{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597946974737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597946974747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 20 14:09:32 2020 " "Processing started: Thu Aug 20 14:09:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597946974747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1597946974747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tse_tutorial -c tse_tutorial " "Command: quartus_sta tse_tutorial -c tse_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1597946974748 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1597946976204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1597946981198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1597946981198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597946981342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597946981342 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1597946986043 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1597946986043 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1597946986489 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1597946986622 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1597946987444 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_tutorial.sdc " "Reading SDC File: 'tse_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1597946987471 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597946987484 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597946987484 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597946987484 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 200 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597946987484 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1597946987484 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597946987484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1597946987485 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597946987716 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|nios2_gen2_0\|cpu\|the_nios_system_nios2_gen2_0_cpu_nios2_oci\|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: system_inst\|nios2_gen2_0\|cpu\|the_nios_system_nios2_gen2_0_cpu_nios2_oci\|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597946987716 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1597946987716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597946988431 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1597946988469 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1597946988554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.380 " "Worst-case setup slack is 2.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.380               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.380               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.681               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.681               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.296               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.296               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.296               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.296               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.650               0.000 altera_reserved_tck  " "   12.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.851               0.000 ENET0_RX_CLK  " "   14.851               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597946990135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.261 " "Worst-case hold slack is 0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.261               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.265               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.265               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.265               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 ENET0_RX_CLK  " "    0.267               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597946990506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.306 " "Worst-case recovery slack is 4.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.306               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.306               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.268               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.268               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.112               0.000 altera_reserved_tck  " "   15.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.765               0.000 ENET0_RX_CLK  " "   16.765               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.306               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.306               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.520               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   96.520               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597946990624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.693 " "Worst-case removal slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.693               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 altera_reserved_tck  " "    0.710               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.975               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.975               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.975               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318               0.000 ENET0_RX_CLK  " "    1.318               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597946990753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.147               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.147               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.165               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.145               0.000 ENET0_RX_CLK  " "    9.145               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 CLOCK_50  " "    9.858               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.743               0.000 altera_reserved_tck  " "   15.743               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.134               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.134               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.154               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  199.154               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597946990799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597946990799 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 466 synchronizer chains. " "Report Metastability: Found 466 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 466 " "Number of Synchronizer Chains Found: 466" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.524 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.524" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.254 ns " "Worst Case Available Settling Time: 6.254 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597946991207 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597946991207 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1597946991230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1597946991373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1597947004959 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597947006787 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|nios2_gen2_0\|cpu\|the_nios_system_nios2_gen2_0_cpu_nios2_oci\|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: system_inst\|nios2_gen2_0\|cpu\|the_nios_system_nios2_gen2_0_cpu_nios2_oci\|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597947006787 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1597947006787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597947006790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.548 " "Worst-case setup slack is 2.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.548               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.548               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.982               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.982               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.322               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.322               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.322               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.322               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.807               0.000 altera_reserved_tck  " "   12.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.985               0.000 ENET0_RX_CLK  " "   14.985               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947007613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 ENET0_RX_CLK  " "    0.207               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.241               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.245               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.245               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.245               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 altera_reserved_tck  " "    0.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947007908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947007908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.536 " "Worst-case recovery slack is 4.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.536               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.536               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.484               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.484               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.274               0.000 altera_reserved_tck  " "   15.274               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.949               0.000 ENET0_RX_CLK  " "   16.949               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.536               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.536               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.727               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   96.727               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947008015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.573 " "Worst-case removal slack is 0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.573               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 altera_reserved_tck  " "    0.644               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.890               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.890               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.890               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 ENET0_RX_CLK  " "    1.223               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947008123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.165               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.165               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.135               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.135               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.189               0.000 ENET0_RX_CLK  " "    9.189               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.871               0.000 CLOCK_50  " "    9.871               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.740               0.000 altera_reserved_tck  " "   15.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.166               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.166               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.172               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  199.172               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947008160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947008160 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 466 synchronizer chains. " "Report Metastability: Found 466 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 466 " "Number of Synchronizer Chains Found: 466" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.524 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.524" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.400 ns " "Worst Case Available Settling Time: 6.400 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947008516 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597947008516 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1597947008539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1597947009509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1597947016187 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597947017775 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|nios2_gen2_0\|cpu\|the_nios_system_nios2_gen2_0_cpu_nios2_oci\|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: system_inst\|nios2_gen2_0\|cpu\|the_nios_system_nios2_gen2_0_cpu_nios2_oci\|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597947017775 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1597947017775 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597947017778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.573 " "Worst-case setup slack is 4.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.573               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.573               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.145               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.145               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.200               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.200               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.200               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.200               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.418               0.000 altera_reserved_tck  " "   14.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.504               0.000 ENET0_RX_CLK  " "   16.504               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947018145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 altera_reserved_tck  " "    0.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.166               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 ENET0_RX_CLK  " "    0.168               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947018439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.358 " "Worst-case recovery slack is 5.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.358               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.358               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.205               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.205               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.946               0.000 altera_reserved_tck  " "   15.946               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.736               0.000 ENET0_RX_CLK  " "   17.736               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.358               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.358               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.536               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   97.536               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947018552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.354 " "Worst-case removal slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.430               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.614               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.614               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.614               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 ENET0_RX_CLK  " "    0.808               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947018733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.011               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.011               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.209               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.209               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.858               0.000 ENET0_RX_CLK  " "    8.858               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 CLOCK_50  " "    9.598               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.694               0.000 altera_reserved_tck  " "   15.694               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.031               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.031               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.027               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  199.027               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947018774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947018774 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 466 synchronizer chains. " "Report Metastability: Found 466 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 466 " "Number of Synchronizer Chains Found: 466" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.524 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.524" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.760 ns " "Worst Case Available Settling Time: 6.760 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 258.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947019124 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597947019124 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1597947019172 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597947020616 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system_inst\|nios2_gen2_0\|cpu\|the_nios_system_nios2_gen2_0_cpu_nios2_oci\|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: system_inst\|nios2_gen2_0\|cpu\|the_nios_system_nios2_gen2_0_cpu_nios2_oci\|the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1597947020616 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1597947020616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597947020619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.831 " "Worst-case setup slack is 4.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947020975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947020975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.831               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.831               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947020975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.354               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.354               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947020975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.354               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.354               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947020975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.705               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.705               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947020975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.658               0.000 altera_reserved_tck  " "   14.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947020975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.799               0.000 ENET0_RX_CLK  " "   16.799               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947020975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947020975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 ENET0_RX_CLK  " "    0.118               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 altera_reserved_tck  " "    0.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.155               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.161               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.161               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.161               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947021261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.696 " "Worst-case recovery slack is 5.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.696               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.696               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.585               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.585               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.085               0.000 altera_reserved_tck  " "   16.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.987               0.000 ENET0_RX_CLK  " "   17.987               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.696               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.696               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.842               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   97.842               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947021371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.320 " "Worst-case removal slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 altera_reserved_tck  " "    0.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.355               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.561               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.561               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.561               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 ENET0_RX_CLK  " "    0.732               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947021514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.059               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.059               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.193               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.193               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.876               0.000 ENET0_RX_CLK  " "    8.876               0.000 ENET0_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 CLOCK_50  " "    9.598               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.736               0.000 altera_reserved_tck  " "   15.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.073               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.073               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.068               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  199.068               0.000 my_pll_inst\|my_pll_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1597947021557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1597947021557 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 466 synchronizer chains. " "Report Metastability: Found 466 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 466 " "Number of Synchronizer Chains Found: 466" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.524 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.524" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.934 ns " "Worst Case Available Settling Time: 6.934 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 49.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1597947021977 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1597947021977 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1597947023997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1597947024000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6035 " "Peak virtual memory: 6035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597947024519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 20 14:10:24 2020 " "Processing ended: Thu Aug 20 14:10:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597947024519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597947024519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597947024519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1597947024519 ""}
