Analysis & Synthesis report for CPU-System
Fri Mar 24 03:02:50 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3
 12. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add5
 13. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add7
 14. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add9
 15. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add11
 16. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add13
 17. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add15
 18. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add17
 19. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add19
 20. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add21
 21. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add23
 22. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add25
 23. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add27
 24. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add29
 25. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add31
 26. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add33
 27. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add35
 28. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add37
 29. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add39
 30. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add41
 31. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add43
 32. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add45
 33. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add47
 34. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add49
 35. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add51
 36. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add53
 37. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add55
 38. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add57
 39. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add59
 40. Port Connectivity Checks: "alu:alu_module|arithmetic_sub:a_sub|RCA32:sum"
 41. Port Connectivity Checks: "alu:alu_module|arithmetic_sub:a_sub"
 42. Port Connectivity Checks: "alu:alu_module|arithmetic_add:a_add|RCA32:sum"
 43. Port Connectivity Checks: "alu:alu_module|arithmetic_add:a_add"
 44. Port Connectivity Checks: "alu:alu_module|ar_shift_right:a_s_right"
 45. Port Connectivity Checks: "alu:alu_module|logical_not:l_not"
 46. Port Connectivity Checks: "alu:alu_module|logical_negate:l_neg"
 47. Port Connectivity Checks: "conff:control|flip_flop:con_flop"
 48. Port Connectivity Checks: "select_encoder:s_e"
 49. Port Connectivity Checks: "ram:physical_ram"
 50. Port Connectivity Checks: "mar_reg:mar|gen_regs:mar_internal"
 51. Port Connectivity Checks: "encoder_32_5:output_mux"
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 24 03:02:49 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CPU-System                                      ;
; Top-level Entity Name              ; datapath                                        ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 6,997                                           ;
;     Total combinational functions  ; 6,394                                           ;
;     Dedicated logic registers      ; 763                                             ;
; Total registers                    ; 763                                             ;
; Total pins                         ; 194                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; datapath           ; CPU-System         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+
; test.hex                         ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/ian/Documents/CPU-Design/CPU-System/test.hex                     ;         ;
; select_encoder.v                 ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v             ;         ;
; conff.v                          ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v                      ;         ;
; rotate.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v                     ;         ;
; mux_2_1.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v                    ;         ;
; logical_ops.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v                ;         ;
; gen_regs.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v                   ;         ;
; encoder_32_5.v                   ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v               ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v                   ;         ;
; bus_mux.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v                    ;         ;
; arithmetic_mult.v                ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v            ;         ;
; arithmetic_div.v                 ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v             ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v                        ;         ;
; add_sub.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v                    ;         ;
; ram.v                            ; yes             ; User Verilog HDL File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v                        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; db/add_sub_gui.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/ian/Documents/CPU-Design/CPU-System/db/add_sub_gui.tdf           ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,997     ;
;                                             ;           ;
; Total combinational functions               ; 6394      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2197      ;
;     -- 3 input functions                    ; 2311      ;
;     -- <=2 input functions                  ; 1886      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4598      ;
;     -- arithmetic mode                      ; 1796      ;
;                                             ;           ;
; Total registers                             ; 763       ;
;     -- Dedicated logic registers            ; 763       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 194       ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 763       ;
; Total fan-out                               ; 22102     ;
; Average fan-out                             ; 2.93      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; |datapath                                ; 6394 (43)         ; 763 (0)      ; 0           ; 0            ; 0       ; 0         ; 194  ; 0            ; |datapath                                                                                         ; work         ;
;    |alu:alu_module|                      ; 5587 (609)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module                                                                          ; work         ;
;       |arithmetic_add:a_add|             ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add                                                     ; work         ;
;          |RCA32:sum|                     ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum                                           ; work         ;
;             |RCA16:RCA16_1|              ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1                             ; work         ;
;                |RCA4:RCA4_1|             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1                 ; work         ;
;                   |FA:FA_2|              ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_2|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_3|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_4|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_4|HA:HA_2 ; work         ;
;             |RCA16:RCA16_2|              ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2                             ; work         ;
;                |RCA4:RCA4_1|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_2|             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_3|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_4|             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_4|HA:HA_2 ; work         ;
;       |arithmetic_div:a_div|             ; 2238 (353)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div                                                     ; work         ;
;          |lpm_add_sub:Add11|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add11                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add11|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add13|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add13                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add13|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add15|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add15                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add15|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add17|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add17                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add17|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add19|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add19                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add19|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add21|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add21                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add21|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add23|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add23                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add23|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add25|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add25                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add25|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add27|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add27                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add27|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add29|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add29                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add29|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add31|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add31                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add31|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add33|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add33                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add33|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add35|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add35                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add35|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add37|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add37                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add37|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add39|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add39                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add39|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add3|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3                                    ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3|add_sub_gui:auto_generated         ; work         ;
;          |lpm_add_sub:Add41|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add41                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add41|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add43|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add43                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add43|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add45|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add45                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add45|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add47|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add47                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add47|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add49|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add49                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add49|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add51|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add51                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add51|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add53|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add53                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add53|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add55|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add55                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add55|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add57|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add57                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add57|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add59|             ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add59                                   ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add59|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add5|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add5                                    ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add5|add_sub_gui:auto_generated         ; work         ;
;          |lpm_add_sub:Add7|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add7                                    ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add7|add_sub_gui:auto_generated         ; work         ;
;          |lpm_add_sub:Add9|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add9                                    ; work         ;
;             |add_sub_gui:auto_generated| ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add9|add_sub_gui:auto_generated         ; work         ;
;       |arithmetic_mult:a_mult|           ; 2173 (2173)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_mult:a_mult                                                   ; work         ;
;       |arithmetic_sub:a_sub|             ; 92 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub                                                     ; work         ;
;          |RCA32:sum|                     ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum                                           ; work         ;
;             |RCA16:RCA16_1|              ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1                             ; work         ;
;                |RCA4:RCA4_1|             ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1                 ; work         ;
;                   |FA:FA_2|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_2         ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_2|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_3|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_4|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_4|HA:HA_2 ; work         ;
;             |RCA16:RCA16_2|              ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2                             ; work         ;
;                |RCA4:RCA4_1|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_2|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_3|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_4|             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4                 ; work         ;
;                   |FA:FA_1|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_1         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_2         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_3         ; work         ;
;                      |HA:HA_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_4         ; work         ;
;                      |HA:HA_2|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_4|HA:HA_2 ; work         ;
;       |logical_and:l_and|                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|logical_and:l_and                                                        ; work         ;
;       |rotate_left:rot_left|             ; 133 (133)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|rotate_left:rot_left                                                     ; work         ;
;       |rotate_right:rot_right|           ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|rotate_right:rot_right                                                   ; work         ;
;       |shift_left:s_left|                ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu:alu_module|shift_left:s_left                                                        ; work         ;
;    |bus_mux:BusMux|                      ; 492 (492)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|bus_mux:BusMux                                                                          ; work         ;
;    |conff:control|                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|conff:control                                                                           ; work         ;
;    |encoder_32_5:output_mux|             ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|encoder_32_5:output_mux                                                                 ; work         ;
;    |gen_regs:hi|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:hi                                                                             ; work         ;
;    |gen_regs:ir|                         ; 6 (6)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:ir                                                                             ; work         ;
;    |gen_regs:lo|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:lo                                                                             ; work         ;
;    |gen_regs:mdr|                        ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:mdr                                                                            ; work         ;
;    |gen_regs:r0|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r0                                                                             ; work         ;
;    |gen_regs:r10|                        ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r10                                                                            ; work         ;
;    |gen_regs:r11|                        ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r11                                                                            ; work         ;
;    |gen_regs:r12|                        ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r12                                                                            ; work         ;
;    |gen_regs:r13|                        ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r13                                                                            ; work         ;
;    |gen_regs:r14|                        ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r14                                                                            ; work         ;
;    |gen_regs:r15|                        ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r15                                                                            ; work         ;
;    |gen_regs:r1|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r1                                                                             ; work         ;
;    |gen_regs:r2|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r2                                                                             ; work         ;
;    |gen_regs:r3|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r3                                                                             ; work         ;
;    |gen_regs:r4|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r4                                                                             ; work         ;
;    |gen_regs:r5|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r5                                                                             ; work         ;
;    |gen_regs:r6|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r6                                                                             ; work         ;
;    |gen_regs:r7|                         ; 28 (28)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r7                                                                             ; work         ;
;    |gen_regs:r8|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r8                                                                             ; work         ;
;    |gen_regs:r9|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:r9                                                                             ; work         ;
;    |gen_regs:y|                          ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:y                                                                              ; work         ;
;    |gen_regs:zhi|                        ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:zhi                                                                            ; work         ;
;    |gen_regs:zlo|                        ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|gen_regs:zlo                                                                            ; work         ;
;    |pc_reg:pc|                           ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|pc_reg:pc                                                                               ; work         ;
;    |select_encoder:s_e|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|select_encoder:s_e                                                                      ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; alu:alu_module|out[32]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[0]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[33]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[1]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[34]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[2]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[35]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[3]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[36]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[4]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[37]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[5]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[38]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[6]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[39]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[7]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[40]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[8]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[41]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[9]                               ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[42]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[10]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[43]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[11]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[44]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[12]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[45]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[13]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[46]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[14]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[47]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[15]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[48]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[16]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[49]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[17]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[50]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[18]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[51]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[19]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[52]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[20]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[53]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[21]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[54]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[22]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[55]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[23]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[56]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[24]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[57]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[25]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[58]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[26]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[59]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[27]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[60]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[28]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[61]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[29]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[62]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[30]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[63]                              ; alu:alu_module|Mux64 ; yes                    ;
; alu:alu_module|out[31]                              ; alu:alu_module|Mux64 ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 763   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 763   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |datapath|gen_regs:ir|q[27]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r7|q[0]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r6|q[0]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r5|q[0]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r4|q[0]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r3|q[29]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r2|q[28]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r1|q[19]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r0|q[28]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r15|q[2]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r14|q[27]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r13|q[27]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r12|q[13]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r11|q[13]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r10|q[13]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r9|q[13]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:r8|q[10]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|pc_reg:pc|pc_out[10]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:zlo|q[16]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:zhi|q[30]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:lo|q[17]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:hi|q[20]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |datapath|gen_regs:y|q[31]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |datapath|gen_regs:mdr|q[21]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux1      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |datapath|alu:alu_module|ShiftRight0                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |datapath|alu:alu_module|rotate_left:rot_left|ShiftRight0 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |datapath|conff:control|ShiftLeft0                        ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux20     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |datapath|alu:alu_module|ShiftRight0                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |datapath|alu:alu_module|rotate_left:rot_left|ShiftRight0 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |datapath|alu:alu_module|shift_left:s_left|ShiftLeft0     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |datapath|alu:alu_module|rotate_left:rot_left|ShiftRight0 ;
; 32:1               ; 17 bits   ; 357 LEs       ; 272 LEs              ; 85 LEs                 ; No         ; |datapath|bus_mux:BusMux|Mux19                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux60     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux112    ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux173    ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux252    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |datapath|alu:alu_module|rotate_left:rot_left|ShiftRight0 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux510    ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux457    ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux367    ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux311    ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux97     ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux135    ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux204    ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux292    ;
; 33:1               ; 31 bits   ; 682 LEs       ; 124 LEs              ; 558 LEs                ; No         ; |datapath|alu:alu_module|Mux41                            ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux481    ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux419    ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |datapath|alu:alu_module|arithmetic_mult:a_mult|Mux339    ;
; 34:1               ; 30 bits   ; 660 LEs       ; 300 LEs              ; 360 LEs                ; No         ; |datapath|alu:alu_module|Mux6                             ;
; 25:1               ; 15 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |datapath|bus_mux:BusMux|Mux3                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add5 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add7 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add9 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add11 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add13 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add15 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add17 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add19 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add21 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add23 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add25 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add27 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add29 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add31 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add33 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add35 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add37 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add39 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add41 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add43 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add45 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add47 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add49 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add51 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add53 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add55 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add57 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add59 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|arithmetic_sub:a_sub|RCA32:sum" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|arithmetic_sub:a_sub"                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|arithmetic_add:a_add|RCA32:sum" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|arithmetic_add:a_add"                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|ar_shift_right:a_s_right"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|logical_not:l_not"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|logical_negate:l_neg"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "conff:control|flip_flop:con_flop"                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q_bar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "select_encoder:s_e"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; decode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:physical_ram"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ram_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mar_reg:mar|gen_regs:mar_internal"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "encoder_32_5:output_mux" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; in[31..24] ; Input ; Info     ; Stuck at GND        ;
+------------+-------+----------+---------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 24 03:02:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file select_encoder.v
    Info (12023): Found entity 1: select_encoder
Info (12021): Found 2 design units, including 2 entities, in source file conff.v
    Info (12023): Found entity 1: conff
    Info (12023): Found entity 2: flip_flop
Info (12021): Found 5 design units, including 5 entities, in source file rotate.v
    Info (12023): Found entity 1: shift_left
    Info (12023): Found entity 2: shift_right
    Info (12023): Found entity 3: ar_shift_right
    Info (12023): Found entity 4: rotate_left
    Info (12023): Found entity 5: rotate_right
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1.v
    Info (12023): Found entity 1: mux_2_1
Info (12021): Found 4 design units, including 4 entities, in source file logical_ops.v
    Info (12023): Found entity 1: logical_or
    Info (12023): Found entity 2: logical_and
    Info (12023): Found entity 3: logical_not
    Info (12023): Found entity 4: logical_negate
Info (12021): Found 3 design units, including 3 entities, in source file gen_regs.v
    Info (12023): Found entity 1: gen_regs
    Info (12023): Found entity 2: pc_reg
    Info (12023): Found entity 3: mar_reg
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_5.v
    Info (12023): Found entity 1: encoder_32_5
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: bus_mux
Info (12021): Found 2 design units, including 2 entities, in source file arithmetic_mult.v
    Info (12023): Found entity 1: bitpair_mult
    Info (12023): Found entity 2: arithmetic_mult
Info (12021): Found 1 design units, including 1 entities, in source file arithmetic_div.v
    Info (12023): Found entity 1: arithmetic_div
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 8 design units, including 8 entities, in source file add_sub.v
    Info (12023): Found entity 1: arithmetic_sub
    Info (12023): Found entity 2: arithmetic_add
    Info (12023): Found entity 3: HA
    Info (12023): Found entity 4: FA
    Info (12023): Found entity 5: RCA4
    Info (12023): Found entity 6: RCA16
    Info (12023): Found entity 7: RCA32
    Info (12023): Found entity 8: RCA64
Info (12021): Found 1 design units, including 1 entities, in source file memory_ram.v
    Info (12023): Found entity 1: memory_ram
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(35): created implicit net for "inport_out"
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(55): created implicit net for "con_enable"
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "encoder_32_5" for hierarchy "encoder_32_5:output_mux"
Warning (10762): Verilog HDL Case Statement warning at encoder_32_5.v(5): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at encoder_32_5.v(5): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "mux_2_1" for hierarchy "mux_2_1:mdrMUX"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:mdr"
Info (12128): Elaborating entity "mar_reg" for hierarchy "mar_reg:mar"
Info (12128): Elaborating entity "ram" for hierarchy "ram:physical_ram"
Info (12128): Elaborating entity "select_encoder" for hierarchy "select_encoder:s_e"
Warning (10855): Verilog HDL warning at select_encoder.v(8): initial value for variable decode should be constant
Warning (10030): Net "decode" at select_encoder.v(3) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "conff" for hierarchy "conff:control"
Info (12128): Elaborating entity "flip_flop" for hierarchy "conff:control|flip_flop:con_flop"
Warning (10230): Verilog HDL assignment warning at conff.v(28): truncated value with size 32 to match size of target (1)
Warning (10235): Verilog HDL Always Construct warning at conff.v(32): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at conff.v(33): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:pc"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_module"
Warning (10240): Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at alu.v(13)
Info (10041): Inferred latch for "out[1]" at alu.v(13)
Info (10041): Inferred latch for "out[2]" at alu.v(13)
Info (10041): Inferred latch for "out[3]" at alu.v(13)
Info (10041): Inferred latch for "out[4]" at alu.v(13)
Info (10041): Inferred latch for "out[5]" at alu.v(13)
Info (10041): Inferred latch for "out[6]" at alu.v(13)
Info (10041): Inferred latch for "out[7]" at alu.v(13)
Info (10041): Inferred latch for "out[8]" at alu.v(13)
Info (10041): Inferred latch for "out[9]" at alu.v(13)
Info (10041): Inferred latch for "out[10]" at alu.v(13)
Info (10041): Inferred latch for "out[11]" at alu.v(13)
Info (10041): Inferred latch for "out[12]" at alu.v(13)
Info (10041): Inferred latch for "out[13]" at alu.v(13)
Info (10041): Inferred latch for "out[14]" at alu.v(13)
Info (10041): Inferred latch for "out[15]" at alu.v(13)
Info (10041): Inferred latch for "out[16]" at alu.v(13)
Info (10041): Inferred latch for "out[17]" at alu.v(13)
Info (10041): Inferred latch for "out[18]" at alu.v(13)
Info (10041): Inferred latch for "out[19]" at alu.v(13)
Info (10041): Inferred latch for "out[20]" at alu.v(13)
Info (10041): Inferred latch for "out[21]" at alu.v(13)
Info (10041): Inferred latch for "out[22]" at alu.v(13)
Info (10041): Inferred latch for "out[23]" at alu.v(13)
Info (10041): Inferred latch for "out[24]" at alu.v(13)
Info (10041): Inferred latch for "out[25]" at alu.v(13)
Info (10041): Inferred latch for "out[26]" at alu.v(13)
Info (10041): Inferred latch for "out[27]" at alu.v(13)
Info (10041): Inferred latch for "out[28]" at alu.v(13)
Info (10041): Inferred latch for "out[29]" at alu.v(13)
Info (10041): Inferred latch for "out[30]" at alu.v(13)
Info (10041): Inferred latch for "out[31]" at alu.v(13)
Info (10041): Inferred latch for "out[32]" at alu.v(13)
Info (10041): Inferred latch for "out[33]" at alu.v(13)
Info (10041): Inferred latch for "out[34]" at alu.v(13)
Info (10041): Inferred latch for "out[35]" at alu.v(13)
Info (10041): Inferred latch for "out[36]" at alu.v(13)
Info (10041): Inferred latch for "out[37]" at alu.v(13)
Info (10041): Inferred latch for "out[38]" at alu.v(13)
Info (10041): Inferred latch for "out[39]" at alu.v(13)
Info (10041): Inferred latch for "out[40]" at alu.v(13)
Info (10041): Inferred latch for "out[41]" at alu.v(13)
Info (10041): Inferred latch for "out[42]" at alu.v(13)
Info (10041): Inferred latch for "out[43]" at alu.v(13)
Info (10041): Inferred latch for "out[44]" at alu.v(13)
Info (10041): Inferred latch for "out[45]" at alu.v(13)
Info (10041): Inferred latch for "out[46]" at alu.v(13)
Info (10041): Inferred latch for "out[47]" at alu.v(13)
Info (10041): Inferred latch for "out[48]" at alu.v(13)
Info (10041): Inferred latch for "out[49]" at alu.v(13)
Info (10041): Inferred latch for "out[50]" at alu.v(13)
Info (10041): Inferred latch for "out[51]" at alu.v(13)
Info (10041): Inferred latch for "out[52]" at alu.v(13)
Info (10041): Inferred latch for "out[53]" at alu.v(13)
Info (10041): Inferred latch for "out[54]" at alu.v(13)
Info (10041): Inferred latch for "out[55]" at alu.v(13)
Info (10041): Inferred latch for "out[56]" at alu.v(13)
Info (10041): Inferred latch for "out[57]" at alu.v(13)
Info (10041): Inferred latch for "out[58]" at alu.v(13)
Info (10041): Inferred latch for "out[59]" at alu.v(13)
Info (10041): Inferred latch for "out[60]" at alu.v(13)
Info (10041): Inferred latch for "out[61]" at alu.v(13)
Info (10041): Inferred latch for "out[62]" at alu.v(13)
Info (10041): Inferred latch for "out[63]" at alu.v(13)
Info (12128): Elaborating entity "logical_or" for hierarchy "alu:alu_module|logical_or:l_or"
Info (12128): Elaborating entity "logical_and" for hierarchy "alu:alu_module|logical_and:l_and"
Info (12128): Elaborating entity "logical_negate" for hierarchy "alu:alu_module|logical_negate:l_neg"
Info (12128): Elaborating entity "logical_not" for hierarchy "alu:alu_module|logical_not:l_not"
Info (12128): Elaborating entity "shift_left" for hierarchy "alu:alu_module|shift_left:s_left"
Info (12128): Elaborating entity "shift_right" for hierarchy "alu:alu_module|shift_right:s_right"
Info (12128): Elaborating entity "ar_shift_right" for hierarchy "alu:alu_module|ar_shift_right:a_s_right"
Info (12128): Elaborating entity "rotate_left" for hierarchy "alu:alu_module|rotate_left:rot_left"
Warning (10764): Verilog HDL warning at rotate.v(27): converting signed shift amount to unsigned
Info (12128): Elaborating entity "rotate_right" for hierarchy "alu:alu_module|rotate_right:rot_right"
Warning (10764): Verilog HDL warning at rotate.v(39): converting signed shift amount to unsigned
Info (12128): Elaborating entity "arithmetic_add" for hierarchy "alu:alu_module|arithmetic_add:a_add"
Info (12128): Elaborating entity "RCA32" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum"
Info (12128): Elaborating entity "RCA16" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1"
Info (12128): Elaborating entity "RCA4" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1"
Info (12128): Elaborating entity "FA" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_1"
Info (12128): Elaborating entity "HA" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_1|HA:HA_1"
Info (12128): Elaborating entity "arithmetic_sub" for hierarchy "alu:alu_module|arithmetic_sub:a_sub"
Info (12128): Elaborating entity "arithmetic_mult" for hierarchy "alu:alu_module|arithmetic_mult:a_mult"
Warning (10199): Verilog HDL Case Statement warning at arithmetic_mult.v(33): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at arithmetic_mult.v(34): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at arithmetic_mult.v(36): case item expression never matches the case expression
Info (12128): Elaborating entity "arithmetic_div" for hierarchy "alu:alu_module|arithmetic_div:a_div"
Warning (10230): Verilog HDL assignment warning at arithmetic_div.v(14): truncated value with size 33 to match size of target (32)
Info (12128): Elaborating entity "bus_mux" for hierarchy "bus_mux:BusMux"
Info (278001): Inferred 29 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add3"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add5"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add7"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add9"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add11"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add13"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add15"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add17"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add19"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add21"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add23"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add25"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add27"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add29"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add31"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add33"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add35"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add37"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add39"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add41"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add43"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add45"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add47"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add49"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add51"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add53"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add55"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add57"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add59"
Info (12130): Elaborated megafunction instantiation "alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3"
Info (12133): Instantiated megafunction "alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf
    Info (12023): Found entity 1: add_sub_gui
Warning (13012): Latch alu:alu_module|out[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[31]
Warning (13012): Latch alu:alu_module|out[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[31]
Warning (13012): Latch alu:alu_module|out[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch alu:alu_module|out[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Warning (13012): Latch alu:alu_module|out[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[28]
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 71 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mar_enable"
    Warning (15610): No output dependent on input pin "ram_enable"
    Warning (15610): No output dependent on input pin "gra"
    Warning (15610): No output dependent on input pin "grb"
    Warning (15610): No output dependent on input pin "grc"
    Warning (15610): No output dependent on input pin "outport_enable"
    Warning (15610): No output dependent on input pin "inport_enable"
    Warning (15610): No output dependent on input pin "inport_data[0]"
    Warning (15610): No output dependent on input pin "inport_data[1]"
    Warning (15610): No output dependent on input pin "inport_data[2]"
    Warning (15610): No output dependent on input pin "inport_data[3]"
    Warning (15610): No output dependent on input pin "inport_data[4]"
    Warning (15610): No output dependent on input pin "inport_data[5]"
    Warning (15610): No output dependent on input pin "inport_data[6]"
    Warning (15610): No output dependent on input pin "inport_data[7]"
    Warning (15610): No output dependent on input pin "inport_data[8]"
    Warning (15610): No output dependent on input pin "inport_data[9]"
    Warning (15610): No output dependent on input pin "inport_data[10]"
    Warning (15610): No output dependent on input pin "inport_data[11]"
    Warning (15610): No output dependent on input pin "inport_data[12]"
    Warning (15610): No output dependent on input pin "inport_data[13]"
    Warning (15610): No output dependent on input pin "inport_data[14]"
    Warning (15610): No output dependent on input pin "inport_data[15]"
    Warning (15610): No output dependent on input pin "inport_data[16]"
    Warning (15610): No output dependent on input pin "inport_data[17]"
    Warning (15610): No output dependent on input pin "inport_data[18]"
    Warning (15610): No output dependent on input pin "inport_data[19]"
    Warning (15610): No output dependent on input pin "inport_data[20]"
    Warning (15610): No output dependent on input pin "inport_data[21]"
    Warning (15610): No output dependent on input pin "inport_data[22]"
    Warning (15610): No output dependent on input pin "inport_data[23]"
    Warning (15610): No output dependent on input pin "inport_data[24]"
    Warning (15610): No output dependent on input pin "inport_data[25]"
    Warning (15610): No output dependent on input pin "inport_data[26]"
    Warning (15610): No output dependent on input pin "inport_data[27]"
    Warning (15610): No output dependent on input pin "inport_data[28]"
    Warning (15610): No output dependent on input pin "inport_data[29]"
    Warning (15610): No output dependent on input pin "inport_data[30]"
    Warning (15610): No output dependent on input pin "inport_data[31]"
    Warning (15610): No output dependent on input pin "outport_data[0]"
    Warning (15610): No output dependent on input pin "outport_data[1]"
    Warning (15610): No output dependent on input pin "outport_data[2]"
    Warning (15610): No output dependent on input pin "outport_data[3]"
    Warning (15610): No output dependent on input pin "outport_data[4]"
    Warning (15610): No output dependent on input pin "outport_data[5]"
    Warning (15610): No output dependent on input pin "outport_data[6]"
    Warning (15610): No output dependent on input pin "outport_data[7]"
    Warning (15610): No output dependent on input pin "outport_data[8]"
    Warning (15610): No output dependent on input pin "outport_data[9]"
    Warning (15610): No output dependent on input pin "outport_data[10]"
    Warning (15610): No output dependent on input pin "outport_data[11]"
    Warning (15610): No output dependent on input pin "outport_data[12]"
    Warning (15610): No output dependent on input pin "outport_data[13]"
    Warning (15610): No output dependent on input pin "outport_data[14]"
    Warning (15610): No output dependent on input pin "outport_data[15]"
    Warning (15610): No output dependent on input pin "outport_data[16]"
    Warning (15610): No output dependent on input pin "outport_data[17]"
    Warning (15610): No output dependent on input pin "outport_data[18]"
    Warning (15610): No output dependent on input pin "outport_data[19]"
    Warning (15610): No output dependent on input pin "outport_data[20]"
    Warning (15610): No output dependent on input pin "outport_data[21]"
    Warning (15610): No output dependent on input pin "outport_data[22]"
    Warning (15610): No output dependent on input pin "outport_data[23]"
    Warning (15610): No output dependent on input pin "outport_data[24]"
    Warning (15610): No output dependent on input pin "outport_data[25]"
    Warning (15610): No output dependent on input pin "outport_data[26]"
    Warning (15610): No output dependent on input pin "outport_data[27]"
    Warning (15610): No output dependent on input pin "outport_data[28]"
    Warning (15610): No output dependent on input pin "outport_data[29]"
    Warning (15610): No output dependent on input pin "outport_data[30]"
    Warning (15610): No output dependent on input pin "outport_data[31]"
Info (21057): Implemented 7223 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 157 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 7029 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 216 warnings
    Info: Peak virtual memory: 4633 megabytes
    Info: Processing ended: Fri Mar 24 03:02:50 2023
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg.


