TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.12:54:21::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-09-15.12:54:21::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform"
		}]
}
TRACE::2024-09-15.12:54:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-09-15.12:54:21::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-09-15.12:54:21::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform"
		}]
}
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:21::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.12:54:21::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:21::SCWMssOS::mss does not exists at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:21::SCWMssOS::Creating sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:21::SCWMssOS::Adding the swdes entry, created swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:21::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:21::SCWMssOS::Writing mss at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:21::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.12:54:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-09-15.12:54:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-09-15.12:54:21::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.12:54:21::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-09-15.12:54:22::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.12:54:22::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"9acdd458c8d8f8a9ec135edf22d3b13b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-09-15.12:54:22::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-15.12:54:22::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-15.12:54:22::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-15.12:54:22::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-15.12:54:22::SCWSystem::Not a boot domain 
LOG::2024-09-15.12:54:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-15.12:54:22::SCWDomain::Generating domain artifcats
TRACE::2024-09-15.12:54:22::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-15.12:54:22::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.12:54:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-15.12:54:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-15.12:54:22::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-09-15.12:54:22::SCWMssOS::skipping the bsp build ... 
TRACE::2024-09-15.12:54:22::SCWMssOS::Copying to export directory.
TRACE::2024-09-15.12:54:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-15.12:54:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-15.12:54:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-15.12:54:22::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-15.12:54:22::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-15.12:54:22::SCWPlatform::Started preparing the platform 
TRACE::2024-09-15.12:54:22::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-15.12:54:22::SCWSystem::dir created 
TRACE::2024-09-15.12:54:22::SCWSystem::Writing the bif 
TRACE::2024-09-15.12:54:22::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-15.12:54:22::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-15.12:54:22::SCWPlatform::Completed generating the platform
TRACE::2024-09-15.12:54:22::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.12:54:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.12:54:22::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"9acdd458c8d8f8a9ec135edf22d3b13b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-15.12:54:22::SCWPlatform::updated the xpfm file.
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.12:54:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.12:54:22::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"9acdd458c8d8f8a9ec135edf22d3b13b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.12:54:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.12:54:22::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"9acdd458c8d8f8a9ec135edf22d3b13b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-15.12:54:22::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.12:54:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.12:54:22::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:22::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2024-09-15.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:22::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:22::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:22::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"9acdd458c8d8f8a9ec135edf22d3b13b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-15.12:54:23::SCWPlatform::Clearing the existing platform
TRACE::2024-09-15.12:54:23::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-15.12:54:23::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWSystem::Clearing the domains completed.
TRACE::2024-09-15.12:54:23::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:23::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.12:54:23::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWReader::Active system found as  k7_platform
TRACE::2024-09-15.12:54:23::SCWReader::Handling sysconfig k7_platform
TRACE::2024-09-15.12:54:23::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:23::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.12:54:23::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.12:54:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.12:54:23::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.12:54:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.12:54:23::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.12:54:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-15.12:54:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.12:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:23::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:23::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:23::SCWReader::No isolation master present  
LOG::2024-09-15.12:54:27::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-15.12:54:27::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-15.12:54:27::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-15.12:54:27::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-15.12:54:27::SCWSystem::Not a boot domain 
LOG::2024-09-15.12:54:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-15.12:54:27::SCWDomain::Generating domain artifcats
TRACE::2024-09-15.12:54:27::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-15.12:54:27::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-15.12:54:27::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:27::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:27::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:27::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:27::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.12:54:27::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.12:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:27::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:27::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:27::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.12:54:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-15.12:54:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-15.12:54:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-15.12:54:27::SCWMssOS::doing bsp build ... 
TRACE::2024-09-15.12:54:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-15.12:54:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-15.12:54:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-15.12:54:27::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-15.12:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.12:54:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.12:54:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.12:54:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.12:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.12:54:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.12:54:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.12:54:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.12:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.12:54:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-15.12:54:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-15.12:54:27::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.12:54:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.12:54:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-15.12:54:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-15.12:54:27::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.12:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.12:54:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.12:54:28::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.12:54:28::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.12:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.12:54:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-15.12:54:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-15.12:54:28::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.12:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.12:54:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.12:54:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.12:54:28::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.12:54:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.12:54:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-15.12:54:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-15.12:54:28::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.12:54:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-15.12:54:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-15.12:54:28::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-15.12:54:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-15.12:54:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-15.12:54:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-15.12:54:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-15.12:54:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-15.12:54:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-15.12:54:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-15.12:54:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-15.12:54:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-15.12:54:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-15.12:54:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-15.12:54:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-15.12:54:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-15.12:54:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2024-09-15.12:54:28::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2024-09-15.12:54:28::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2024-09-15.12:54:28::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib
TRACE::2024-09-15.12:54:28::SCWMssOS::/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuar
TRACE::2024-09-15.12:54:28::SCWMssOS::tlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze
TRACE::2024-09-15.12:54:28::SCWMssOS::_0/lib/xuartlite_stats.o

TRACE::2024-09-15.12:54:28::SCWMssOS::'Finished building libraries'

TRACE::2024-09-15.12:54:28::SCWMssOS::Copying to export directory.
TRACE::2024-09-15.12:54:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-15.12:54:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-15.12:54:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-15.12:54:28::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-15.12:54:28::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-15.12:54:28::SCWPlatform::Started preparing the platform 
TRACE::2024-09-15.12:54:28::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-15.12:54:28::SCWSystem::dir created 
TRACE::2024-09-15.12:54:28::SCWSystem::Writing the bif 
TRACE::2024-09-15.12:54:28::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-15.12:54:28::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-15.12:54:28::SCWPlatform::Completed generating the platform
TRACE::2024-09-15.12:54:28::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.12:54:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.12:54:28::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.12:54:28::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:28::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:28::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:28::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:28::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.12:54:28::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.12:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:28::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:28::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:28::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"9acdd458c8d8f8a9ec135edf22d3b13b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-15.12:54:28::SCWPlatform::updated the xpfm file.
TRACE::2024-09-15.12:54:28::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:28::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:28::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:28::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.12:54:28::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.12:54:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.12:54:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.12:54:28::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.12:54:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.12:54:28::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.12:54:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.12:54:28::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-15.17:23:25::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.17:23:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.17:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:25::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-15.17:23:25::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.17:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:25::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:25::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:25::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2024-09-15.17:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:25::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.17:23:25::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.17:23:25::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.17:23:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-15.17:23:25::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.17:23:25::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2024-09-15.17:23:25::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.17:23:25::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.17:23:25::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2024-09-15.17:23:25::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2024-09-15.17:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:25::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:25::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:25::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc3371",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-15.17:23:26::SCWPlatform::Clearing the existing platform
TRACE::2024-09-15.17:23:26::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-15.17:23:26::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWSystem::Clearing the domains completed.
TRACE::2024-09-15.17:23:26::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:26::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:26::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:26::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.17:23:26::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWReader::Active system found as  k7_platform
TRACE::2024-09-15.17:23:26::SCWReader::Handling sysconfig k7_platform
TRACE::2024-09-15.17:23:26::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:26::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:26::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:26::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:26::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:26::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.17:23:26::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.17:23:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.17:23:26::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.17:23:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.17:23:26::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.17:23:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-15.17:23:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:26::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2024-09-15.17:23:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:26::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:26::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:26::SCWReader::No isolation master present  
LOG::2024-09-15.17:23:33::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-15.17:23:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-15.17:23:33::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-15.17:23:33::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-15.17:23:33::SCWSystem::Not a boot domain 
LOG::2024-09-15.17:23:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-15.17:23:33::SCWDomain::Generating domain artifcats
TRACE::2024-09-15.17:23:33::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-15.17:23:33::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-15.17:23:33::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:33::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:33::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:33::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:33::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2024-09-15.17:23:33::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-09-15.17:23:33::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-09-15.17:23:34::SCWPlatform::Opened new HwDB with name system_wrapper_7
TRACE::2024-09-15.17:23:34::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:34::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:34::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.17:23:34::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-15.17:23:35::SCWMssOS::doing bsp build ... 
TRACE::2024-09-15.17:23:35::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-15.17:23:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-15.17:23:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-15.17:23:35::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-15.17:23:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.17:23:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.17:23:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.17:23:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.17:23:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.17:23:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.17:23:35::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.17:23:35::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.17:23:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.17:23:35::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.17:23:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.17:23:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.17:23:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.17:23:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-15.17:23:35::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-15.17:23:35::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.17:23:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-15.17:23:35::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-15.17:23:35::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.17:23:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.17:23:36::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.17:23:36::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.17:23:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-15.17:23:36::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-15.17:23:36::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.17:23:36::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.17:23:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.17:23:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.17:23:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.17:23:36::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.17:23:36::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.17:23:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.17:23:36::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.17:23:36::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.17:23:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-15.17:23:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-15.17:23:36::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:36::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-15.17:23:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-15.17:23:37::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-15.17:23:37::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-15.17:23:37::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-15.17:23:37::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-15.17:23:37::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-15.17:23:37::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-15.17:23:37::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-15.17:23:37::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-15.17:23:37::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-15.17:23:37::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-15.17:23:37::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-15.17:23:37::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-15.17:23:37::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-15.17:23:37::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-15.17:23:37::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xhwicap_device_read_frame.o
TRACE::2024-09-15.17:23:37::SCWMssOS:: microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xh
TRACE::2024-09-15.17:23:37::SCWMssOS::wicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_assert.o microblaze_0/lib
TRACE::2024-09-15.17:23:37::SCWMssOS::/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_m
TRACE::2024-09-15.17:23:37::SCWMssOS::isc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_
TRACE::2024-09-15.17:23:37::SCWMssOS::0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g
TRACE::2024-09-15.17:23:37::SCWMssOS::.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o 
TRACE::2024-09-15.17:23:37::SCWMssOS::microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microbl
TRACE::2024-09-15.17:23:37::SCWMssOS::aze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaz
TRACE::2024-09-15.17:23:37::SCWMssOS::e_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-15.17:23:37::SCWMssOS::'Finished building libraries'

TRACE::2024-09-15.17:23:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-15.17:23:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-15.17:23:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-15.17:23:37::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-15.17:23:37::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-15.17:23:37::SCWPlatform::Started preparing the platform 
TRACE::2024-09-15.17:23:37::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-15.17:23:37::SCWSystem::dir created 
TRACE::2024-09-15.17:23:37::SCWSystem::Writing the bif 
TRACE::2024-09-15.17:23:37::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-15.17:23:37::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-15.17:23:37::SCWPlatform::Completed generating the platform
TRACE::2024-09-15.17:23:37::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.17:23:37::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:37::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.17:23:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.17:23:37::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.17:23:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:37::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:37::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc337",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-15.17:23:37::SCWPlatform::updated the xpfm file.
TRACE::2024-09-15.17:23:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.17:23:37::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.17:23:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:37::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:44::SCWMssOS::cleaning the bsp 
TRACE::2024-09-15.17:23:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-15.17:23:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-15.17:23:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-15.17:23:45::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-15.17:23:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-15.17:23:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-15.17:23:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-15.17:23:45::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-15.17:23:47::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-15.17:23:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-15.17:23:47::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-15.17:23:47::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-15.17:23:47::SCWSystem::Not a boot domain 
LOG::2024-09-15.17:23:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-15.17:23:47::SCWDomain::Generating domain artifcats
TRACE::2024-09-15.17:23:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-15.17:23:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-15.17:23:47::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:47::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:47::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:47::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:47::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:47::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.17:23:47::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.17:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:47::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:47::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:47::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.17:23:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-15.17:23:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-15.17:23:47::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-15.17:23:47::SCWMssOS::doing bsp build ... 
TRACE::2024-09-15.17:23:47::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-15.17:23:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-15.17:23:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-15.17:23:47::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.17:23:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.17:23:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.17:23:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.17:23:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.17:23:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.17:23:47::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.17:23:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.17:23:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-15.17:23:47::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-15.17:23:47::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-15.17:23:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-15.17:23:47::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.17:23:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.17:23:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-15.17:23:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-15.17:23:47::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.17:23:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.17:23:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.17:23:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.17:23:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.17:23:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.17:23:47::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.17:23:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-15.17:23:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-15.17:23:47::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.17:23:48::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-15.17:23:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-15.17:23:48::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-15.17:23:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-15.17:23:48::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-15.17:23:48::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-15.17:23:48::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-15.17:23:48::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-15.17:23:48::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-15.17:23:48::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-15.17:23:48::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-15.17:23:48::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-15.17:23:48::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-15.17:23:48::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-15.17:23:48::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-15.17:23:48::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-15.17:23:48::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xhwicap_device_read_frame.o
TRACE::2024-09-15.17:23:48::SCWMssOS:: microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xh
TRACE::2024-09-15.17:23:48::SCWMssOS::wicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_assert.o microblaze_0/lib
TRACE::2024-09-15.17:23:48::SCWMssOS::/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_m
TRACE::2024-09-15.17:23:48::SCWMssOS::isc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_
TRACE::2024-09-15.17:23:48::SCWMssOS::0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g
TRACE::2024-09-15.17:23:48::SCWMssOS::.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o 
TRACE::2024-09-15.17:23:48::SCWMssOS::microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microbl
TRACE::2024-09-15.17:23:48::SCWMssOS::aze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaz
TRACE::2024-09-15.17:23:48::SCWMssOS::e_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-15.17:23:48::SCWMssOS::'Finished building libraries'

TRACE::2024-09-15.17:23:48::SCWMssOS::Copying to export directory.
TRACE::2024-09-15.17:23:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-15.17:23:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-15.17:23:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-15.17:23:48::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-15.17:23:48::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-15.17:23:48::SCWPlatform::Started preparing the platform 
TRACE::2024-09-15.17:23:48::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-15.17:23:48::SCWSystem::dir created 
TRACE::2024-09-15.17:23:48::SCWSystem::Writing the bif 
TRACE::2024-09-15.17:23:48::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-15.17:23:48::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-15.17:23:48::SCWPlatform::Completed generating the platform
TRACE::2024-09-15.17:23:48::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.17:23:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.17:23:48::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.17:23:48::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:48::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:48::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:48::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:48::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.17:23:48::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.17:23:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:48::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:48::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:48::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc337",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-15.17:23:48::SCWPlatform::updated the xpfm file.
TRACE::2024-09-15.17:23:48::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:48::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:48::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:48::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:23:48::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:23:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:23:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.17:23:48::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.17:23:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:23:48::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:23:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:23:48::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:24:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:24:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.17:24:14::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.17:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:24:14::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:24:14::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::In reload Mss file.
TRACE::2024-09-15.17:24:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:24:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:24:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.17:24:14::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.17:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:24:14::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.17:24:14::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.17:24:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.17:24:14::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.17:24:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.17:24:14::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.17:24:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.17:24:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.17:24:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.17:24:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.17:24:14::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.17:24:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.17:24:14::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.17:24:14::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.17:24:14::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-15.19:09:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-15.19:09:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.19:09:03::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.19:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2024-09-15.19:09:03::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2024-09-15.19:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:03::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:09:03::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:03::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:03::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:03::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:09:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:09:03::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:03::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-15.19:09:03::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:03::SCWPlatform::update - Opened existing hwdb system_wrapper_9
TRACE::2024-09-15.19:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:03::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:09:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:09:03::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:09:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-15.19:09:04::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:04::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:04::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:04::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:04::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:04::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.19:09:04::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2024-09-15.19:09:04::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:09:04::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:04::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:09:04::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:04::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:04::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:04::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:04::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-09-15.19:09:04::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-09-15.19:09:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:04::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:09:04::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:04::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc3371",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-15.19:09:05::SCWPlatform::Clearing the existing platform
TRACE::2024-09-15.19:09:05::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-15.19:09:05::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWSystem::Clearing the domains completed.
TRACE::2024-09-15.19:09:05::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:05::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:05::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:05::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.19:09:05::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWReader::Active system found as  k7_platform
TRACE::2024-09-15.19:09:05::SCWReader::Handling sysconfig k7_platform
TRACE::2024-09-15.19:09:05::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:05::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:05::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:05::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:05::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:05::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:09:05::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:09:05::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:09:05::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:09:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:09:05::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:09:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-15.19:09:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:05::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:09:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:05::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:09:05::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:05::SCWReader::No isolation master present  
LOG::2024-09-15.19:09:23::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-15.19:09:23::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-15.19:09:23::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-15.19:09:23::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-15.19:09:23::SCWSystem::Not a boot domain 
LOG::2024-09-15.19:09:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-15.19:09:23::SCWDomain::Generating domain artifcats
TRACE::2024-09-15.19:09:23::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-15.19:09:23::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-15.19:09:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:09:23::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:09:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:23::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:09:23::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:23::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.19:09:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:23::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-15.19:09:24::SCWMssOS::doing bsp build ... 
TRACE::2024-09-15.19:09:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-15.19:09:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-15.19:09:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-15.19:09:24::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.19:09:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.19:09:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.19:09:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.19:09:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.19:09:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.19:09:24::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.19:09:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.19:09:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-15.19:09:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-15.19:09:24::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-15.19:09:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-15.19:09:24::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.19:09:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.19:09:24::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-15.19:09:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-15.19:09:24::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.19:09:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.19:09:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.19:09:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.19:09:24::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.19:09:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.19:09:24::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.19:09:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-15.19:09:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-15.19:09:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:09:25::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-15.19:09:25::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-15.19:09:25::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-15.19:09:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-15.19:09:25::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-15.19:09:25::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-15.19:09:25::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-15.19:09:25::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-15.19:09:25::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-15.19:09:25::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-15.19:09:25::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-15.19:09:25::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-15.19:09:25::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-15.19:09:25::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-15.19:09:25::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-15.19:09:25::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-15.19:09:25::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xhwicap_device_read_frame.o
TRACE::2024-09-15.19:09:25::SCWMssOS:: microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xh
TRACE::2024-09-15.19:09:25::SCWMssOS::wicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_assert.o microblaze_0/lib
TRACE::2024-09-15.19:09:25::SCWMssOS::/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_m
TRACE::2024-09-15.19:09:25::SCWMssOS::isc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_
TRACE::2024-09-15.19:09:25::SCWMssOS::0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g
TRACE::2024-09-15.19:09:25::SCWMssOS::.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o 
TRACE::2024-09-15.19:09:25::SCWMssOS::microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microbl
TRACE::2024-09-15.19:09:25::SCWMssOS::aze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaz
TRACE::2024-09-15.19:09:25::SCWMssOS::e_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-15.19:09:25::SCWMssOS::'Finished building libraries'

TRACE::2024-09-15.19:09:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-15.19:09:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-15.19:09:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-15.19:09:25::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-15.19:09:25::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-15.19:09:25::SCWPlatform::Started preparing the platform 
TRACE::2024-09-15.19:09:25::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-15.19:09:25::SCWSystem::dir created 
TRACE::2024-09-15.19:09:25::SCWSystem::Writing the bif 
TRACE::2024-09-15.19:09:25::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-15.19:09:25::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-15.19:09:25::SCWPlatform::Completed generating the platform
TRACE::2024-09-15.19:09:25::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:09:25::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:25::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:09:25::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:25::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:09:25::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:09:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:25::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:09:25::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:25::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc337",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-15.19:09:25::SCWPlatform::updated the xpfm file.
TRACE::2024-09-15.19:09:25::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:25::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:09:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:09:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:09:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:09:25::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:09:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:09:25::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:09:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:09:25::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:22:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:22:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:22:37::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:22:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:22:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:22:37::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::In reload Mss file.
TRACE::2024-09-15.19:22:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:22:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:22:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:22:37::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:22:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:22:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:22:37::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:22:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:22:37::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:22:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:22:37::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:22:37::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:22:37::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:22:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:22:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:22:37::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:22:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:22:37::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:22:37::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:22:37::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-15.19:36:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:36:13::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-15.19:36:13::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-15.19:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:13::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:36:13::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:36:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:36:13::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:13::SCWPlatform::update - Opened existing hwdb system_wrapper_13
TRACE::2024-09-15.19:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:13::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:36:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:36:13::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:36:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-15.19:36:13::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.19:36:13::SCWPlatform::Opened new HwDB with name system_wrapper_14
TRACE::2024-09-15.19:36:13::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:36:13::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:36:13::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:13::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2024-09-15.19:36:13::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2024-09-15.19:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:13::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:36:13::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:13::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc3371",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-15.19:36:14::SCWPlatform::Clearing the existing platform
TRACE::2024-09-15.19:36:14::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-15.19:36:14::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWSystem::Clearing the domains completed.
TRACE::2024-09-15.19:36:14::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:14::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.19:36:14::SCWPlatform::Opened new HwDB with name system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWReader::Active system found as  k7_platform
TRACE::2024-09-15.19:36:14::SCWReader::Handling sysconfig k7_platform
TRACE::2024-09-15.19:36:14::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:14::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:36:14::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:36:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:36:14::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:36:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:36:14::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:36:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-15.19:36:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:14::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2024-09-15.19:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:14::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:36:14::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:14::SCWReader::No isolation master present  
LOG::2024-09-15.19:36:20::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-15.19:36:20::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-15.19:36:20::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-15.19:36:20::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-15.19:36:20::SCWSystem::Not a boot domain 
LOG::2024-09-15.19:36:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-15.19:36:20::SCWDomain::Generating domain artifcats
TRACE::2024-09-15.19:36:20::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-15.19:36:20::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-15.19:36:20::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:20::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:20::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:20::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:20::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2024-09-15.19:36:20::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-09-15.19:36:20::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-09-15.19:36:20::SCWPlatform::Opened new HwDB with name system_wrapper_16
TRACE::2024-09-15.19:36:20::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:36:20::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:20::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.19:36:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:21::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-15.19:36:21::SCWMssOS::doing bsp build ... 
TRACE::2024-09-15.19:36:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-15.19:36:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-15.19:36:21::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-15.19:36:21::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.19:36:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.19:36:22::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.19:36:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.19:36:22::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.19:36:22::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.19:36:22::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.19:36:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.19:36:22::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-15.19:36:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-15.19:36:22::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-15.19:36:22::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-15.19:36:22::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.19:36:22::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.19:36:22::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-15.19:36:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-15.19:36:22::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.19:36:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.19:36:22::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.19:36:22::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.19:36:22::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.19:36:22::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.19:36:22::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.19:36:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-15.19:36:22::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-15.19:36:22::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:36:23::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-15.19:36:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-15.19:36:23::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-15.19:36:23::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-15.19:36:23::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-15.19:36:23::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-15.19:36:23::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-15.19:36:23::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-15.19:36:23::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-15.19:36:23::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-15.19:36:23::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-15.19:36:23::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-15.19:36:23::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-15.19:36:23::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-15.19:36:23::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-15.19:36:23::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-15.19:36:23::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xhwicap_device_read_frame.o
TRACE::2024-09-15.19:36:23::SCWMssOS:: microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xh
TRACE::2024-09-15.19:36:23::SCWMssOS::wicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_assert.o microblaze_0/lib
TRACE::2024-09-15.19:36:23::SCWMssOS::/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_m
TRACE::2024-09-15.19:36:23::SCWMssOS::isc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_
TRACE::2024-09-15.19:36:23::SCWMssOS::0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g
TRACE::2024-09-15.19:36:23::SCWMssOS::.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o 
TRACE::2024-09-15.19:36:23::SCWMssOS::microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microbl
TRACE::2024-09-15.19:36:23::SCWMssOS::aze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaz
TRACE::2024-09-15.19:36:23::SCWMssOS::e_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-15.19:36:23::SCWMssOS::'Finished building libraries'

TRACE::2024-09-15.19:36:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-15.19:36:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-15.19:36:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-15.19:36:23::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-15.19:36:23::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-15.19:36:23::SCWPlatform::Started preparing the platform 
TRACE::2024-09-15.19:36:23::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-15.19:36:23::SCWSystem::dir created 
TRACE::2024-09-15.19:36:23::SCWSystem::Writing the bif 
TRACE::2024-09-15.19:36:23::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-15.19:36:23::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-15.19:36:23::SCWPlatform::Completed generating the platform
TRACE::2024-09-15.19:36:23::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:36:23::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:23::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:36:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-09-15.19:36:23::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-09-15.19:36:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:23::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:36:23::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:23::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc337",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-15.19:36:23::SCWPlatform::updated the xpfm file.
TRACE::2024-09-15.19:36:23::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:23::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:23::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:23::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:36:23::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:36:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:36:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_16
TRACE::2024-09-15.19:36:23::SCWPlatform::Opened existing hwdb system_wrapper_16
TRACE::2024-09-15.19:36:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:36:23::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:36:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:36:23::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:00::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.19:49:00::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2024-09-15.19:49:00::SCWReader::Active system found as  k7_platform
TRACE::2024-09-15.19:49:00::SCWReader::Handling sysconfig k7_platform
TRACE::2024-09-15.19:49:00::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:00::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:00::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:00::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:00::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:00::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:49:00::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:49:00::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:49:00::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:49:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:49:00::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:49:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-15.19:49:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:00::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:00::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:49:00::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:00::SCWReader::No isolation master present  
TRACE::2024-09-15.19:49:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:21::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:49:21::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::In reload Mss file.
TRACE::2024-09-15.19:49:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:21::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:49:21::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:49:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:49:21::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:49:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:49:21::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:49:21::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:21::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:21::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:21::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:49:21::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:21::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2024-09-15.19:49:48::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-15.19:49:48::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-15.19:49:48::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-15.19:49:48::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-15.19:49:48::SCWSystem::Not a boot domain 
LOG::2024-09-15.19:49:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-15.19:49:48::SCWDomain::Generating domain artifcats
TRACE::2024-09-15.19:49:48::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-15.19:49:48::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-15.19:49:48::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:48::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:48::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:48::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:48::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:48::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:48::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:49:48::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:48::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:48::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:48::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:49:48::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:49:48::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:48::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.19:49:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-15.19:49:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-15.19:49:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-15.19:49:48::SCWMssOS::doing bsp build ... 
TRACE::2024-09-15.19:49:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-15.19:49:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-15.19:49:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-15.19:49:48::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-15.19:49:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.19:49:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.19:49:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.19:49:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.19:49:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.19:49:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.19:49:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.19:49:48::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.19:49:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.19:49:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.19:49:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.19:49:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.19:49:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.19:49:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-15.19:49:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-15.19:49:48::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.19:49:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-15.19:49:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-15.19:49:48::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.19:49:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.19:49:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.19:49:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.19:49:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-15.19:49:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-15.19:49:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.19:49:49::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.19:49:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.19:49:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.19:49:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.19:49:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.19:49:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.19:49:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.19:49:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.19:49:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.19:49:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-15.19:49:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-15.19:49:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:49:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-15.19:49:49::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-15.19:49:49::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-15.19:49:49::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-15.19:49:49::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-15.19:49:49::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-15.19:49:49::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-15.19:49:49::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-15.19:49:49::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-15.19:49:49::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-15.19:49:49::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-15.19:49:49::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-15.19:49:49::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-15.19:49:49::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-15.19:49:49::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-15.19:49:49::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xhwicap_device_read_frame.o
TRACE::2024-09-15.19:49:49::SCWMssOS:: microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xh
TRACE::2024-09-15.19:49:49::SCWMssOS::wicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_assert.o microblaze_0/lib
TRACE::2024-09-15.19:49:49::SCWMssOS::/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_m
TRACE::2024-09-15.19:49:49::SCWMssOS::isc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_
TRACE::2024-09-15.19:49:49::SCWMssOS::0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g
TRACE::2024-09-15.19:49:49::SCWMssOS::.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o 
TRACE::2024-09-15.19:49:49::SCWMssOS::microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microbl
TRACE::2024-09-15.19:49:49::SCWMssOS::aze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaz
TRACE::2024-09-15.19:49:49::SCWMssOS::e_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-15.19:49:49::SCWMssOS::'Finished building libraries'

TRACE::2024-09-15.19:49:49::SCWMssOS::Copying to export directory.
TRACE::2024-09-15.19:49:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-15.19:49:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-15.19:49:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-15.19:49:49::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-15.19:49:49::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-15.19:49:49::SCWPlatform::Started preparing the platform 
TRACE::2024-09-15.19:49:49::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-15.19:49:49::SCWSystem::dir created 
TRACE::2024-09-15.19:49:49::SCWSystem::Writing the bif 
TRACE::2024-09-15.19:49:49::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-15.19:49:49::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-15.19:49:49::SCWPlatform::Completed generating the platform
TRACE::2024-09-15.19:49:49::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:49:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:49:49::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:49:49::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:49::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:49::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:49::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:49::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:49::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:49::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:49:49::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:49::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc337",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-15.19:49:49::SCWPlatform::updated the xpfm file.
TRACE::2024-09-15.19:49:50::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:50::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:50::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:50::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:50::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:50::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:50::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:49:50::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-15.19:49:58::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:58::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:58::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:58::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:58::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2024-09-15.19:49:58::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2024-09-15.19:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:58::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:49:58::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:58::SCWPlatform::update - Opened existing hwdb system_wrapper_1
TRACE::2024-09-15.19:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:58::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:49:58::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:49:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-15.19:49:58::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:58::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.19:49:58::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2024-09-15.19:49:58::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:49:58::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:49:58::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:58::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2024-09-15.19:49:58::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2024-09-15.19:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:58::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:49:58::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:58::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc3371",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-15.19:49:59::SCWPlatform::Clearing the existing platform
TRACE::2024-09-15.19:49:59::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-15.19:49:59::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWSystem::Clearing the domains completed.
TRACE::2024-09-15.19:49:59::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:59::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:59::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:59::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-15.19:49:59::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWReader::Active system found as  k7_platform
TRACE::2024-09-15.19:49:59::SCWReader::Handling sysconfig k7_platform
TRACE::2024-09-15.19:49:59::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:59::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:59::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:59::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:59::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:59::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-15.19:49:59::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:49:59::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-15.19:49:59::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-15.19:49:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-15.19:49:59::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:49:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-15.19:49:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:49:59::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:49:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:49:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-15.19:49:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:49:59::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:49:59::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:49:59::SCWReader::No isolation master present  
LOG::2024-09-15.19:50:15::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-15.19:50:15::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-15.19:50:15::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-15.19:50:15::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-15.19:50:15::SCWSystem::Not a boot domain 
LOG::2024-09-15.19:50:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-15.19:50:15::SCWDomain::Generating domain artifcats
TRACE::2024-09-15.19:50:15::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-15.19:50:15::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-15.19:50:15::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:15::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:15::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:15::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:50:15::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:50:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-15.19:50:15::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-09-15.19:50:15::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-09-15.19:50:15::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2024-09-15.19:50:15::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:50:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:50:15::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:50:15::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-15.19:50:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:50:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-15.19:50:16::SCWMssOS::doing bsp build ... 
TRACE::2024-09-15.19:50:16::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-15.19:50:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-15.19:50:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-15.19:50:16::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.19:50:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.19:50:16::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.19:50:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.19:50:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.19:50:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.19:50:16::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-15.19:50:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-15.19:50:16::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-15.19:50:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-15.19:50:16::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-15.19:50:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-15.19:50:16::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.19:50:16::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.19:50:16::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-15.19:50:16::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-15.19:50:16::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-15.19:50:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-15.19:50:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-15.19:50:16::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-15.19:50:16::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-15.19:50:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-15.19:50:16::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-15.19:50:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-15.19:50:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-15.19:50:16::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-15.19:50:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-15.19:50:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-15.19:50:17::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-15.19:50:17::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-15.19:50:17::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-15.19:50:17::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-15.19:50:17::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-15.19:50:17::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-15.19:50:17::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-15.19:50:17::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-15.19:50:17::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-15.19:50:17::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-15.19:50:17::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-15.19:50:17::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-15.19:50:17::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-15.19:50:17::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-15.19:50:17::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xhwicap.o microblaze_0/lib/xhwicap_device_read_frame.o
TRACE::2024-09-15.19:50:17::SCWMssOS:: microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xh
TRACE::2024-09-15.19:50:17::SCWMssOS::wicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_srp.o microblaze_0/lib/xil_assert.o microblaze_0/lib
TRACE::2024-09-15.19:50:17::SCWMssOS::/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_m
TRACE::2024-09-15.19:50:17::SCWMssOS::isc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_
TRACE::2024-09-15.19:50:17::SCWMssOS::0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g
TRACE::2024-09-15.19:50:17::SCWMssOS::.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o 
TRACE::2024-09-15.19:50:17::SCWMssOS::microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microbl
TRACE::2024-09-15.19:50:17::SCWMssOS::aze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaz
TRACE::2024-09-15.19:50:17::SCWMssOS::e_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-09-15.19:50:17::SCWMssOS::'Finished building libraries'

TRACE::2024-09-15.19:50:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-15.19:50:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-15.19:50:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-15.19:50:17::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-15.19:50:17::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-15.19:50:17::SCWPlatform::Started preparing the platform 
TRACE::2024-09-15.19:50:17::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-15.19:50:17::SCWSystem::dir created 
TRACE::2024-09-15.19:50:17::SCWSystem::Writing the bif 
TRACE::2024-09-15.19:50:17::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-15.19:50:17::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-15.19:50:17::SCWPlatform::Completed generating the platform
TRACE::2024-09-15.19:50:17::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:50:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-15.19:50:17::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:50:17::SCWMssOS::Commit changes completed.
TRACE::2024-09-15.19:50:17::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:17::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:17::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:17::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:50:17::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:50:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-15.19:50:17::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-15.19:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:50:17::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:50:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:50:17::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:50:17::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"bc12b56c984a992d3fbee48a7efcc337",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-15.19:50:17::SCWPlatform::updated the xpfm file.
TRACE::2024-09-15.19:50:17::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:17::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:17::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:17::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-15.19:50:17::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-15.19:50:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-15.19:50:17::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-15.19:50:17::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-15.19:50:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-15.19:50:17::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-15.19:50:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-15.19:50:17::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-16.16:31:04::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:04::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-16.16:31:04::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:04::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-16.16:31:04::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-16.16:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:04::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:04::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2024-09-16.16:31:04::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2024-09-16.16:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:04::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:31:04::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:04::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-16.16:31:04::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:04::SCWPlatform::update - Opened existing hwdb system_wrapper_8
TRACE::2024-09-16.16:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:04::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-16.16:31:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-16.16:31:04::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.16:31:04::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-16.16:31:04::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:04::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:04::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-16.16:31:05::SCWPlatform::Opened new HwDB with name system_wrapper_9
TRACE::2024-09-16.16:31:05::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-16.16:31:05::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:05::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.16:31:05::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:05::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:05::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:05::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:05::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2024-09-16.16:31:05::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2024-09-16.16:31:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:05::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:05::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:31:05::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:05::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"02e63cc4b5ab82d6ae4026d55b6e42761",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-09-16.16:31:06::SCWPlatform::Clearing the existing platform
TRACE::2024-09-16.16:31:06::SCWSystem::Clearing the existing sysconfig
TRACE::2024-09-16.16:31:06::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWSystem::Clearing the domains completed.
TRACE::2024-09-16.16:31:06::SCWPlatform::Clearing the opened hw db.
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:06::SCWPlatform::Removing the HwDB with name C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-16.16:31:06::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWReader::Active system found as  k7_platform
TRACE::2024-09-16.16:31:06::SCWReader::Handling sysconfig k7_platform
TRACE::2024-09-16.16:31:06::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:06::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-16.16:31:06::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-16.16:31:06::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-16.16:31:06::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-16.16:31:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-16.16:31:06::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.16:31:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-16.16:31:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:31:06::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:31:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:31:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2024-09-16.16:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:31:06::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:31:06::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:31:06::SCWReader::No isolation master present  
LOG::2024-09-16.16:32:16::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-16.16:32:16::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-16.16:32:16::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-16.16:32:16::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-16.16:32:16::SCWSystem::Not a boot domain 
LOG::2024-09-16.16:32:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-16.16:32:16::SCWDomain::Generating domain artifcats
TRACE::2024-09-16.16:32:16::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-16.16:32:16::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-16.16:32:16::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:16::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:16::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:16::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:32:16::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:32:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2024-09-16.16:32:16::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-09-16.16:32:16::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-09-16.16:32:16::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2024-09-16.16:32:16::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:16::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:32:16::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:16::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-16.16:32:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:16::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-16.16:32:17::SCWMssOS::doing bsp build ... 
TRACE::2024-09-16.16:32:17::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-16.16:32:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-16.16:32:17::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-16.16:32:17::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.16:32:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.16:32:17::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.16:32:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.16:32:17::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.16:32:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.16:32:17::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.16:32:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.16:32:17::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.16:32:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.16:32:17::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-16.16:32:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-16.16:32:17::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-16.16:32:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-16.16:32:17::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.16:32:17::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.16:32:17::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-16.16:32:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-16.16:32:17::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.16:32:17::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.16:32:17::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.16:32:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.16:32:17::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.16:32:17::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.16:32:17::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.16:32:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.16:32:17::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-16.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-16.16:32:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-16.16:32:17::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:32:18::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-16.16:32:18::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-16.16:32:18::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-16.16:32:18::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-16.16:32:18::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-16.16:32:18::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-16.16:32:18::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-16.16:32:18::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-16.16:32:18::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-16.16:32:18::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-16.16:32:18::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-16.16:32:18::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-16.16:32:18::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-16.16:32:18::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-16.16:32:18::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-16.16:32:18::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-16.16:32:18::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-16.16:32:18::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-16.16:32:18::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-16.16:32:18::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-16.16:32:18::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-16.16:32:18::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-16.16:32:18::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-16.16:32:18::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-16.16:32:18::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-16.16:32:18::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartl
TRACE::2024-09-16.16:32:18::SCWMssOS::ite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0
TRACE::2024-09-16.16:32:18::SCWMssOS::/lib/xuartlite_stats.o

TRACE::2024-09-16.16:32:18::SCWMssOS::'Finished building libraries'

TRACE::2024-09-16.16:32:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-16.16:32:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-16.16:32:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-16.16:32:18::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-16.16:32:18::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-16.16:32:18::SCWPlatform::Started preparing the platform 
TRACE::2024-09-16.16:32:18::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-16.16:32:18::SCWSystem::dir created 
TRACE::2024-09-16.16:32:18::SCWSystem::Writing the bif 
TRACE::2024-09-16.16:32:18::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-16.16:32:18::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-16.16:32:18::SCWPlatform::Completed generating the platform
TRACE::2024-09-16.16:32:18::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-16.16:32:18::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:18::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.16:32:18::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:18::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:18::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:18::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:32:18::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:32:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-16.16:32:18::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-16.16:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:32:18::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:32:18::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:18::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"02e63cc4b5ab82d6ae4026d55b6e4276",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-16.16:32:18::SCWPlatform::updated the xpfm file.
TRACE::2024-09-16.16:32:18::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:18::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:18::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:18::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:32:18::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:32:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:32:18::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-16.16:32:18::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-16.16:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:32:18::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:32:18::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:32:48::SCWMssOS::cleaning the bsp 
TRACE::2024-09-16.16:32:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-16.16:32:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-16.16:32:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-16.16:32:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-09-16.16:32:48::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-16.16:32:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-16.16:32:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-16.16:32:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-16.16:32:48::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-16.16:34:35::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-16.16:34:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-16.16:34:35::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-16.16:34:35::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-16.16:34:35::SCWSystem::Not a boot domain 
LOG::2024-09-16.16:34:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-16.16:34:35::SCWDomain::Generating domain artifcats
TRACE::2024-09-16.16:34:35::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-16.16:34:35::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-16.16:34:35::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:35::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:35::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:35::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:34:35::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:34:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-16.16:34:35::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-16.16:34:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:34:35::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:34:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:34:35::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:34:35::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-16.16:34:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:34:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-16.16:34:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-16.16:34:35::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-16.16:34:35::SCWMssOS::doing bsp build ... 
TRACE::2024-09-16.16:34:35::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-16.16:34:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-16.16:34:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-16.16:34:35::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.16:34:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.16:34:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.16:34:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.16:34:35::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.16:34:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.16:34:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.16:34:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.16:34:35::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.16:34:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.16:34:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-16.16:34:35::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-16.16:34:35::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-16.16:34:35::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-16.16:34:35::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.16:34:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.16:34:35::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-16.16:34:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-16.16:34:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.16:34:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.16:34:35::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.16:34:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.16:34:35::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.16:34:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.16:34:35::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.16:34:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.16:34:35::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-16.16:34:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-16.16:34:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-16.16:34:35::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.16:34:36::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-16.16:34:36::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-16.16:34:36::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-16.16:34:36::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-16.16:34:36::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-16.16:34:36::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-16.16:34:36::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-16.16:34:36::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-16.16:34:36::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-16.16:34:36::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-16.16:34:36::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-16.16:34:36::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-16.16:34:36::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-16.16:34:36::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-16.16:34:36::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-16.16:34:36::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-16.16:34:36::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-16.16:34:36::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-16.16:34:36::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-16.16:34:36::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-16.16:34:36::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-16.16:34:36::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-16.16:34:36::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-16.16:34:36::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-16.16:34:36::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-16.16:34:36::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartl
TRACE::2024-09-16.16:34:36::SCWMssOS::ite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0
TRACE::2024-09-16.16:34:36::SCWMssOS::/lib/xuartlite_stats.o

TRACE::2024-09-16.16:34:36::SCWMssOS::'Finished building libraries'

TRACE::2024-09-16.16:34:36::SCWMssOS::Copying to export directory.
TRACE::2024-09-16.16:34:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-16.16:34:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-16.16:34:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-16.16:34:36::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-16.16:34:36::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-16.16:34:36::SCWPlatform::Started preparing the platform 
TRACE::2024-09-16.16:34:36::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-16.16:34:36::SCWSystem::dir created 
TRACE::2024-09-16.16:34:36::SCWSystem::Writing the bif 
TRACE::2024-09-16.16:34:36::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-16.16:34:36::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-16.16:34:36::SCWPlatform::Completed generating the platform
TRACE::2024-09-16.16:34:36::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:34:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-16.16:34:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-16.16:34:36::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.16:34:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:34:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:34:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-16.16:34:36::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-16.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:34:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:34:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:34:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:34:36::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"02e63cc4b5ab82d6ae4026d55b6e4276",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-16.16:34:36::SCWPlatform::updated the xpfm file.
TRACE::2024-09-16.16:34:36::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:36::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:36::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:36::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.16:34:36::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.16:34:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.16:34:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2024-09-16.16:34:36::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2024-09-16.16:34:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.16:34:36::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.16:34:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.16:34:36::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:10::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-16.17:19:10::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWReader::Active system found as  k7_platform
TRACE::2024-09-16.17:19:10::SCWReader::Handling sysconfig k7_platform
TRACE::2024-09-16.17:19:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:10::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:10::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:10::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:10::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:10::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-09-16.17:19:10::SCWMssOS::No sw design opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWMssOS::mss exists loading the mss file  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWMssOS::Opened the sw design from mss  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWMssOS::Adding the swdes entry C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-16.17:19:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-09-16.17:19:10::SCWMssOS::Opened the sw design.  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-16.17:19:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-16.17:19:10::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.17:19:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-09-16.17:19:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:10::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-16.17:19:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:10::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:10::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:10::SCWReader::No isolation master present  
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Platform location is C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-09-16.17:19:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-16.17:19:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-16.17:19:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2024-09-16.17:19:19::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2024-09-16.17:19:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:19::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:19::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/tempdsa/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:19::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2024-09-16.17:19:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:19::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-16.17:19:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-16.17:19:19::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.17:19:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-09-16.17:19:19::SCWMssOS::Removing the swdes entry for  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-09-16.17:19:19::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2024-09-16.17:19:19::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-16.17:19:19::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:19::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.17:19:19::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:19::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-16.17:19:19::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-16.17:19:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:19::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:19::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:19::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e70b4e152d6bcb95dfb5753b2e1816ab1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-09-16.17:19:25::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-16.17:19:25::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-16.17:19:25::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-16.17:19:25::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-16.17:19:25::SCWSystem::Not a boot domain 
LOG::2024-09-16.17:19:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-16.17:19:25::SCWDomain::Generating domain artifcats
TRACE::2024-09-16.17:19:25::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-16.17:19:25::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-16.17:19:25::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:25::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:25::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:25::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:25::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-16.17:19:25::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-16.17:19:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:25::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:25::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:25::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-16.17:19:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:25::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-09-16.17:19:26::SCWMssOS::doing bsp build ... 
TRACE::2024-09-16.17:19:26::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-16.17:19:26::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-16.17:19:26::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-16.17:19:26::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.17:19:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.17:19:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.17:19:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.17:19:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.17:19:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.17:19:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.17:19:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.17:19:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.17:19:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.17:19:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-16.17:19:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-16.17:19:26::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.17:19:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.17:19:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-16.17:19:26::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-16.17:19:26::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.17:19:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.17:19:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-16.17:19:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-16.17:19:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.17:19:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.17:19:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.17:19:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.17:19:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.17:19:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.17:19:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.17:19:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.17:19:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-16.17:19:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.17:19:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.17:19:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-16.17:19:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-16.17:19:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-16.17:19:27::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:27::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-16.17:19:27::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-16.17:19:27::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-16.17:19:27::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-16.17:19:27::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-16.17:19:27::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-16.17:19:27::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-16.17:19:27::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-16.17:19:27::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-16.17:19:27::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-16.17:19:27::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-16.17:19:27::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-16.17:19:27::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-16.17:19:27::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-16.17:19:27::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-16.17:19:27::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-16.17:19:27::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-16.17:19:27::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-16.17:19:27::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-16.17:19:27::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-16.17:19:27::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-16.17:19:27::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-16.17:19:27::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-16.17:19:27::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-16.17:19:27::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-16.17:19:27::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_in
TRACE::2024-09-16.17:19:27::SCWMssOS::tr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrc
TRACE::2024-09-16.17:19:27::SCWMssOS::tr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartl
TRACE::2024-09-16.17:19:27::SCWMssOS::ite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0
TRACE::2024-09-16.17:19:27::SCWMssOS::/lib/xuartlite_stats.o

TRACE::2024-09-16.17:19:27::SCWMssOS::'Finished building libraries'

TRACE::2024-09-16.17:19:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-16.17:19:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-16.17:19:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-16.17:19:27::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-16.17:19:27::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-16.17:19:27::SCWPlatform::Started preparing the platform 
TRACE::2024-09-16.17:19:27::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-16.17:19:27::SCWSystem::dir created 
TRACE::2024-09-16.17:19:27::SCWSystem::Writing the bif 
TRACE::2024-09-16.17:19:27::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-16.17:19:27::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-16.17:19:27::SCWPlatform::Completed generating the platform
TRACE::2024-09-16.17:19:27::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-09-16.17:19:27::SCWMssOS::Writing the mss file completed C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:27::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.17:19:27::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:27::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:27::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:27::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:27::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-16.17:19:27::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-16.17:19:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:27::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:27::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:27::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e70b4e152d6bcb95dfb5753b2e1816ab",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-16.17:19:27::SCWPlatform::updated the xpfm file.
TRACE::2024-09-16.17:19:27::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:27::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:27::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:27::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:27::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-16.17:19:27::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-16.17:19:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:27::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:27::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:42::SCWMssOS::cleaning the bsp 
TRACE::2024-09-16.17:19:42::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2024-09-16.17:19:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-09-16.17:19:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-09-16.17:19:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-09-16.17:19:42::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s clean 

TRACE::2024-09-16.17:19:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2024-09-16.17:19:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s clean 

TRACE::2024-09-16.17:19:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2024-09-16.17:19:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2024-09-16.17:19:42::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-09-16.17:19:48::SCWPlatform::Started generating the artifacts platform k7_platform
TRACE::2024-09-16.17:19:48::SCWPlatform::Sanity checking of platform is completed
LOG::2024-09-16.17:19:48::SCWPlatform::Started generating the artifacts for system configuration k7_platform
LOG::2024-09-16.17:19:48::SCWSystem::Checking the domain standalone_domain
LOG::2024-09-16.17:19:48::SCWSystem::Not a boot domain 
LOG::2024-09-16.17:19:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-09-16.17:19:48::SCWDomain::Generating domain artifcats
TRACE::2024-09-16.17:19:48::SCWMssOS::Generating standalone artifcats
TRACE::2024-09-16.17:19:48::SCWMssOS:: Copying the user libraries. 
TRACE::2024-09-16.17:19:48::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:48::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:48::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:48::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:48::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-16.17:19:48::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-16.17:19:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:48::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:48::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:48::SCWMssOS::Completed writing the mss file at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-09-16.17:19:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-09-16.17:19:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-09-16.17:19:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-09-16.17:19:48::SCWMssOS::doing bsp build ... 
TRACE::2024-09-16.17:19:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-09-16.17:19:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-09-16.17:19:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-09-16.17:19:48::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.17:19:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.17:19:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.17:19:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.17:19:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.17:19:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.17:19:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.17:19:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.17:19:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-09-16.17:19:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-09-16.17:19:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-09-16.17:19:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-09-16.17:19:48::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.17:19:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.17:19:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-09-16.17:19:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-09-16.17:19:48::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.17:19:48::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.17:19:48::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-09-16.17:19:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-09-16.17:19:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.17:19:48::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.17:19:48::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/hwicap_v11_6/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/hwicap_v11_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.17:19:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.17:19:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-09-16.17:19:48::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-09-16.17:19:48::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-09-16.17:19:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-09-16.17:19:48::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-09-16.17:19:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-09-16.17:19:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-09-16.17:19:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-09-16.17:19:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-09-16.17:19:49::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-09-16.17:19:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-09-16.17:19:49::SCWMssOS::make --no-print-directory archive

TRACE::2024-09-16.17:19:49::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-09-16.17:19:49::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-09-16.17:19:49::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-09-16.17:19:49::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-09-16.17:19:49::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-09-16.17:19:49::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-09-16.17:19:49::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-09-16.17:19:49::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-09-16.17:19:49::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-09-16.17:19:49::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-09-16.17:19:49::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-09-16.17:19:49::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-09-16.17:19:49::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-09-16.17:19:49::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-09-16.17:19:49::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xhw
TRACE::2024-09-16.17:19:49::SCWMssOS::icap.o microblaze_0/lib/xhwicap_device_read_frame.o microblaze_0/lib/xhwicap_device_write_frame.o microblaze_0/lib/xhwicap_g.o 
TRACE::2024-09-16.17:19:49::SCWMssOS::microblaze_0/lib/xhwicap_intr.o microblaze_0/lib/xhwicap_selftest.o microblaze_0/lib/xhwicap_sinit.o microblaze_0/lib/xhwicap_s
TRACE::2024-09-16.17:19:49::SCWMssOS::rp.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.
TRACE::2024-09-16.17:19:49::SCWMssOS::o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepco
TRACE::2024-09-16.17:19:49::SCWMssOS::mmon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.
TRACE::2024-09-16.17:19:49::SCWMssOS::o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib
TRACE::2024-09-16.17:19:49::SCWMssOS::/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/x
TRACE::2024-09-16.17:19:49::SCWMssOS::platform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_in
TRACE::2024-09-16.17:19:49::SCWMssOS::tr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrc
TRACE::2024-09-16.17:19:49::SCWMssOS::tr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartl
TRACE::2024-09-16.17:19:49::SCWMssOS::ite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0
TRACE::2024-09-16.17:19:49::SCWMssOS::/lib/xuartlite_stats.o

TRACE::2024-09-16.17:19:49::SCWMssOS::'Finished building libraries'

TRACE::2024-09-16.17:19:49::SCWMssOS::Copying to export directory.
TRACE::2024-09-16.17:19:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-09-16.17:19:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-09-16.17:19:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-09-16.17:19:49::SCWSystem::Completed Processing the sysconfig k7_platform
LOG::2024-09-16.17:19:49::SCWPlatform::Completed generating the artifacts for system configuration k7_platform
TRACE::2024-09-16.17:19:49::SCWPlatform::Started preparing the platform 
TRACE::2024-09-16.17:19:49::SCWSystem::Writing the bif file for system config k7_platform
TRACE::2024-09-16.17:19:49::SCWSystem::dir created 
TRACE::2024-09-16.17:19:49::SCWSystem::Writing the bif 
TRACE::2024-09-16.17:19:49::SCWPlatform::Started writing the spfm file 
TRACE::2024-09-16.17:19:49::SCWPlatform::Started writing the xpfm file 
TRACE::2024-09-16.17:19:49::SCWPlatform::Completed generating the platform
TRACE::2024-09-16.17:19:49::SCWMssOS::Saving the mss changes C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-09-16.17:19:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-09-16.17:19:49::SCWMssOS::Commit changes completed.
TRACE::2024-09-16.17:19:49::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:49::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:49::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:49::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:49::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-16.17:19:49::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-16.17:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:49::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:49::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:49::SCWWriter::formatted JSON is {
	"platformName":	"k7_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"k7_platform",
	"platHandOff":	"C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"k7_platform",
	"systems":	[{
			"systemName":	"k7_platform",
			"systemDesc":	"k7_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"k7_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"e70b4e152d6bcb95dfb5753b2e1816ab",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-09-16.17:19:49::SCWPlatform::updated the xpfm file.
TRACE::2024-09-16.17:19:49::SCWPlatform::Trying to open the hw design at C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:49::SCWPlatform::DSA given C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:49::SCWPlatform::DSA absoulate path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:49::SCWPlatform::DSA directory C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw
TRACE::2024-09-16.17:19:49::SCWPlatform:: Platform Path C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/hw/system_wrapper.xsa
TRACE::2024-09-16.17:19:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-09-16.17:19:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2024-09-16.17:19:49::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2024-09-16.17:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-09-16.17:19:49::SCWMssOS::Checking the sw design at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-09-16.17:19:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-09-16.17:19:49::SCWMssOS::Sw design exists and opened at  C:/Users/openfpga/Desktop/project/golden/example3/vitis_ide/k7_platform/microblaze_0/standalone_domain/bsp/system.mss
