// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "04/10/2023 21:20:31"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    display16bits_todos
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module display16bits_todos_vlg_sample_tst(
	DD,
	DE,
	DMD,
	DME,
	sampler_tx
);
input [3:0] DD;
input [3:0] DE;
input [3:0] DMD;
input [3:0] DME;
output sampler_tx;

reg sample;
time current_time;
always @(DD or DE or DMD or DME)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module display16bits_todos_vlg_check_tst (
	SAIDAD,
	SAIDAE,
	SAIDAMD,
	SAIDAME,
	sampler_rx
);
input [6:0] SAIDAD;
input [6:0] SAIDAE;
input [6:0] SAIDAMD;
input [6:0] SAIDAME;
input sampler_rx;

reg [6:0] SAIDAD_expected;
reg [6:0] SAIDAE_expected;
reg [6:0] SAIDAMD_expected;
reg [6:0] SAIDAME_expected;

reg [6:0] SAIDAD_prev;
reg [6:0] SAIDAE_prev;
reg [6:0] SAIDAMD_prev;
reg [6:0] SAIDAME_prev;

reg [6:0] SAIDAD_expected_prev;
reg [6:0] SAIDAE_expected_prev;
reg [6:0] SAIDAMD_expected_prev;
reg [6:0] SAIDAME_expected_prev;

reg [6:0] last_SAIDAD_exp;
reg [6:0] last_SAIDAE_exp;
reg [6:0] last_SAIDAMD_exp;
reg [6:0] last_SAIDAME_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:4] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 4'b1;
end

// update real /o prevs

always @(trigger)
begin
	SAIDAD_prev = SAIDAD;
	SAIDAE_prev = SAIDAE;
	SAIDAMD_prev = SAIDAMD;
	SAIDAME_prev = SAIDAME;
end

// update expected /o prevs

always @(trigger)
begin
	SAIDAD_expected_prev = SAIDAD_expected;
	SAIDAE_expected_prev = SAIDAE_expected;
	SAIDAMD_expected_prev = SAIDAMD_expected;
	SAIDAME_expected_prev = SAIDAME_expected;
end


// expected SAIDAD[ 6 ]
initial
begin
	SAIDAD_expected[6] = 1'bX;
end 
// expected SAIDAD[ 5 ]
initial
begin
	SAIDAD_expected[5] = 1'bX;
end 
// expected SAIDAD[ 4 ]
initial
begin
	SAIDAD_expected[4] = 1'bX;
end 
// expected SAIDAD[ 3 ]
initial
begin
	SAIDAD_expected[3] = 1'bX;
end 
// expected SAIDAD[ 2 ]
initial
begin
	SAIDAD_expected[2] = 1'bX;
end 
// expected SAIDAD[ 1 ]
initial
begin
	SAIDAD_expected[1] = 1'bX;
end 
// expected SAIDAD[ 0 ]
initial
begin
	SAIDAD_expected[0] = 1'bX;
end 
// expected SAIDAE[ 6 ]
initial
begin
	SAIDAE_expected[6] = 1'bX;
end 
// expected SAIDAE[ 5 ]
initial
begin
	SAIDAE_expected[5] = 1'bX;
end 
// expected SAIDAE[ 4 ]
initial
begin
	SAIDAE_expected[4] = 1'bX;
end 
// expected SAIDAE[ 3 ]
initial
begin
	SAIDAE_expected[3] = 1'bX;
end 
// expected SAIDAE[ 2 ]
initial
begin
	SAIDAE_expected[2] = 1'bX;
end 
// expected SAIDAE[ 1 ]
initial
begin
	SAIDAE_expected[1] = 1'bX;
end 
// expected SAIDAE[ 0 ]
initial
begin
	SAIDAE_expected[0] = 1'bX;
end 
// expected SAIDAMD[ 6 ]
initial
begin
	SAIDAMD_expected[6] = 1'bX;
end 
// expected SAIDAMD[ 5 ]
initial
begin
	SAIDAMD_expected[5] = 1'bX;
end 
// expected SAIDAMD[ 4 ]
initial
begin
	SAIDAMD_expected[4] = 1'bX;
end 
// expected SAIDAMD[ 3 ]
initial
begin
	SAIDAMD_expected[3] = 1'bX;
end 
// expected SAIDAMD[ 2 ]
initial
begin
	SAIDAMD_expected[2] = 1'bX;
end 
// expected SAIDAMD[ 1 ]
initial
begin
	SAIDAMD_expected[1] = 1'bX;
end 
// expected SAIDAMD[ 0 ]
initial
begin
	SAIDAMD_expected[0] = 1'bX;
end 
// expected SAIDAME[ 6 ]
initial
begin
	SAIDAME_expected[6] = 1'bX;
end 
// expected SAIDAME[ 5 ]
initial
begin
	SAIDAME_expected[5] = 1'bX;
end 
// expected SAIDAME[ 4 ]
initial
begin
	SAIDAME_expected[4] = 1'bX;
end 
// expected SAIDAME[ 3 ]
initial
begin
	SAIDAME_expected[3] = 1'bX;
end 
// expected SAIDAME[ 2 ]
initial
begin
	SAIDAME_expected[2] = 1'bX;
end 
// expected SAIDAME[ 1 ]
initial
begin
	SAIDAME_expected[1] = 1'bX;
end 
// expected SAIDAME[ 0 ]
initial
begin
	SAIDAME_expected[0] = 1'bX;
end 
// generate trigger
always @(SAIDAD_expected or SAIDAD or SAIDAE_expected or SAIDAE or SAIDAMD_expected or SAIDAMD or SAIDAME_expected or SAIDAME)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected SAIDAD = %b | expected SAIDAE = %b | expected SAIDAMD = %b | expected SAIDAME = %b | ",SAIDAD_expected_prev,SAIDAE_expected_prev,SAIDAMD_expected_prev,SAIDAME_expected_prev);
	$display("| real SAIDAD = %b | real SAIDAE = %b | real SAIDAMD = %b | real SAIDAME = %b | ",SAIDAD_prev,SAIDAE_prev,SAIDAMD_prev,SAIDAME_prev);
`endif
	if (
		( SAIDAD_expected_prev[0] !== 1'bx ) && ( SAIDAD_prev[0] !== SAIDAD_expected_prev[0] )
		&& ((SAIDAD_expected_prev[0] !== last_SAIDAD_exp[0]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAD[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAD_expected_prev);
		$display ("     Real value = %b", SAIDAD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_SAIDAD_exp[0] = SAIDAD_expected_prev[0];
	end
	if (
		( SAIDAD_expected_prev[1] !== 1'bx ) && ( SAIDAD_prev[1] !== SAIDAD_expected_prev[1] )
		&& ((SAIDAD_expected_prev[1] !== last_SAIDAD_exp[1]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAD[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAD_expected_prev);
		$display ("     Real value = %b", SAIDAD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_SAIDAD_exp[1] = SAIDAD_expected_prev[1];
	end
	if (
		( SAIDAD_expected_prev[2] !== 1'bx ) && ( SAIDAD_prev[2] !== SAIDAD_expected_prev[2] )
		&& ((SAIDAD_expected_prev[2] !== last_SAIDAD_exp[2]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAD[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAD_expected_prev);
		$display ("     Real value = %b", SAIDAD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_SAIDAD_exp[2] = SAIDAD_expected_prev[2];
	end
	if (
		( SAIDAD_expected_prev[3] !== 1'bx ) && ( SAIDAD_prev[3] !== SAIDAD_expected_prev[3] )
		&& ((SAIDAD_expected_prev[3] !== last_SAIDAD_exp[3]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAD[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAD_expected_prev);
		$display ("     Real value = %b", SAIDAD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_SAIDAD_exp[3] = SAIDAD_expected_prev[3];
	end
	if (
		( SAIDAD_expected_prev[4] !== 1'bx ) && ( SAIDAD_prev[4] !== SAIDAD_expected_prev[4] )
		&& ((SAIDAD_expected_prev[4] !== last_SAIDAD_exp[4]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAD[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAD_expected_prev);
		$display ("     Real value = %b", SAIDAD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_SAIDAD_exp[4] = SAIDAD_expected_prev[4];
	end
	if (
		( SAIDAD_expected_prev[5] !== 1'bx ) && ( SAIDAD_prev[5] !== SAIDAD_expected_prev[5] )
		&& ((SAIDAD_expected_prev[5] !== last_SAIDAD_exp[5]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAD[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAD_expected_prev);
		$display ("     Real value = %b", SAIDAD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_SAIDAD_exp[5] = SAIDAD_expected_prev[5];
	end
	if (
		( SAIDAD_expected_prev[6] !== 1'bx ) && ( SAIDAD_prev[6] !== SAIDAD_expected_prev[6] )
		&& ((SAIDAD_expected_prev[6] !== last_SAIDAD_exp[6]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAD[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAD_expected_prev);
		$display ("     Real value = %b", SAIDAD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_SAIDAD_exp[6] = SAIDAD_expected_prev[6];
	end
	if (
		( SAIDAE_expected_prev[0] !== 1'bx ) && ( SAIDAE_prev[0] !== SAIDAE_expected_prev[0] )
		&& ((SAIDAE_expected_prev[0] !== last_SAIDAE_exp[0]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAE[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAE_expected_prev);
		$display ("     Real value = %b", SAIDAE_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SAIDAE_exp[0] = SAIDAE_expected_prev[0];
	end
	if (
		( SAIDAE_expected_prev[1] !== 1'bx ) && ( SAIDAE_prev[1] !== SAIDAE_expected_prev[1] )
		&& ((SAIDAE_expected_prev[1] !== last_SAIDAE_exp[1]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAE[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAE_expected_prev);
		$display ("     Real value = %b", SAIDAE_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SAIDAE_exp[1] = SAIDAE_expected_prev[1];
	end
	if (
		( SAIDAE_expected_prev[2] !== 1'bx ) && ( SAIDAE_prev[2] !== SAIDAE_expected_prev[2] )
		&& ((SAIDAE_expected_prev[2] !== last_SAIDAE_exp[2]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAE[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAE_expected_prev);
		$display ("     Real value = %b", SAIDAE_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SAIDAE_exp[2] = SAIDAE_expected_prev[2];
	end
	if (
		( SAIDAE_expected_prev[3] !== 1'bx ) && ( SAIDAE_prev[3] !== SAIDAE_expected_prev[3] )
		&& ((SAIDAE_expected_prev[3] !== last_SAIDAE_exp[3]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAE[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAE_expected_prev);
		$display ("     Real value = %b", SAIDAE_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SAIDAE_exp[3] = SAIDAE_expected_prev[3];
	end
	if (
		( SAIDAE_expected_prev[4] !== 1'bx ) && ( SAIDAE_prev[4] !== SAIDAE_expected_prev[4] )
		&& ((SAIDAE_expected_prev[4] !== last_SAIDAE_exp[4]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAE[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAE_expected_prev);
		$display ("     Real value = %b", SAIDAE_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SAIDAE_exp[4] = SAIDAE_expected_prev[4];
	end
	if (
		( SAIDAE_expected_prev[5] !== 1'bx ) && ( SAIDAE_prev[5] !== SAIDAE_expected_prev[5] )
		&& ((SAIDAE_expected_prev[5] !== last_SAIDAE_exp[5]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAE[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAE_expected_prev);
		$display ("     Real value = %b", SAIDAE_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SAIDAE_exp[5] = SAIDAE_expected_prev[5];
	end
	if (
		( SAIDAE_expected_prev[6] !== 1'bx ) && ( SAIDAE_prev[6] !== SAIDAE_expected_prev[6] )
		&& ((SAIDAE_expected_prev[6] !== last_SAIDAE_exp[6]) ||
			on_first_change[2])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAE[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAE_expected_prev);
		$display ("     Real value = %b", SAIDAE_prev);
		nummismatches = nummismatches + 1;
		on_first_change[2] = 1'b0;
		last_SAIDAE_exp[6] = SAIDAE_expected_prev[6];
	end
	if (
		( SAIDAMD_expected_prev[0] !== 1'bx ) && ( SAIDAMD_prev[0] !== SAIDAMD_expected_prev[0] )
		&& ((SAIDAMD_expected_prev[0] !== last_SAIDAMD_exp[0]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAMD[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAMD_expected_prev);
		$display ("     Real value = %b", SAIDAMD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_SAIDAMD_exp[0] = SAIDAMD_expected_prev[0];
	end
	if (
		( SAIDAMD_expected_prev[1] !== 1'bx ) && ( SAIDAMD_prev[1] !== SAIDAMD_expected_prev[1] )
		&& ((SAIDAMD_expected_prev[1] !== last_SAIDAMD_exp[1]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAMD[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAMD_expected_prev);
		$display ("     Real value = %b", SAIDAMD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_SAIDAMD_exp[1] = SAIDAMD_expected_prev[1];
	end
	if (
		( SAIDAMD_expected_prev[2] !== 1'bx ) && ( SAIDAMD_prev[2] !== SAIDAMD_expected_prev[2] )
		&& ((SAIDAMD_expected_prev[2] !== last_SAIDAMD_exp[2]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAMD[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAMD_expected_prev);
		$display ("     Real value = %b", SAIDAMD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_SAIDAMD_exp[2] = SAIDAMD_expected_prev[2];
	end
	if (
		( SAIDAMD_expected_prev[3] !== 1'bx ) && ( SAIDAMD_prev[3] !== SAIDAMD_expected_prev[3] )
		&& ((SAIDAMD_expected_prev[3] !== last_SAIDAMD_exp[3]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAMD[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAMD_expected_prev);
		$display ("     Real value = %b", SAIDAMD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_SAIDAMD_exp[3] = SAIDAMD_expected_prev[3];
	end
	if (
		( SAIDAMD_expected_prev[4] !== 1'bx ) && ( SAIDAMD_prev[4] !== SAIDAMD_expected_prev[4] )
		&& ((SAIDAMD_expected_prev[4] !== last_SAIDAMD_exp[4]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAMD[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAMD_expected_prev);
		$display ("     Real value = %b", SAIDAMD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_SAIDAMD_exp[4] = SAIDAMD_expected_prev[4];
	end
	if (
		( SAIDAMD_expected_prev[5] !== 1'bx ) && ( SAIDAMD_prev[5] !== SAIDAMD_expected_prev[5] )
		&& ((SAIDAMD_expected_prev[5] !== last_SAIDAMD_exp[5]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAMD[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAMD_expected_prev);
		$display ("     Real value = %b", SAIDAMD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_SAIDAMD_exp[5] = SAIDAMD_expected_prev[5];
	end
	if (
		( SAIDAMD_expected_prev[6] !== 1'bx ) && ( SAIDAMD_prev[6] !== SAIDAMD_expected_prev[6] )
		&& ((SAIDAMD_expected_prev[6] !== last_SAIDAMD_exp[6]) ||
			on_first_change[3])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAMD[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAMD_expected_prev);
		$display ("     Real value = %b", SAIDAMD_prev);
		nummismatches = nummismatches + 1;
		on_first_change[3] = 1'b0;
		last_SAIDAMD_exp[6] = SAIDAMD_expected_prev[6];
	end
	if (
		( SAIDAME_expected_prev[0] !== 1'bx ) && ( SAIDAME_prev[0] !== SAIDAME_expected_prev[0] )
		&& ((SAIDAME_expected_prev[0] !== last_SAIDAME_exp[0]) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAME[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAME_expected_prev);
		$display ("     Real value = %b", SAIDAME_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_SAIDAME_exp[0] = SAIDAME_expected_prev[0];
	end
	if (
		( SAIDAME_expected_prev[1] !== 1'bx ) && ( SAIDAME_prev[1] !== SAIDAME_expected_prev[1] )
		&& ((SAIDAME_expected_prev[1] !== last_SAIDAME_exp[1]) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAME[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAME_expected_prev);
		$display ("     Real value = %b", SAIDAME_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_SAIDAME_exp[1] = SAIDAME_expected_prev[1];
	end
	if (
		( SAIDAME_expected_prev[2] !== 1'bx ) && ( SAIDAME_prev[2] !== SAIDAME_expected_prev[2] )
		&& ((SAIDAME_expected_prev[2] !== last_SAIDAME_exp[2]) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAME[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAME_expected_prev);
		$display ("     Real value = %b", SAIDAME_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_SAIDAME_exp[2] = SAIDAME_expected_prev[2];
	end
	if (
		( SAIDAME_expected_prev[3] !== 1'bx ) && ( SAIDAME_prev[3] !== SAIDAME_expected_prev[3] )
		&& ((SAIDAME_expected_prev[3] !== last_SAIDAME_exp[3]) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAME[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAME_expected_prev);
		$display ("     Real value = %b", SAIDAME_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_SAIDAME_exp[3] = SAIDAME_expected_prev[3];
	end
	if (
		( SAIDAME_expected_prev[4] !== 1'bx ) && ( SAIDAME_prev[4] !== SAIDAME_expected_prev[4] )
		&& ((SAIDAME_expected_prev[4] !== last_SAIDAME_exp[4]) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAME[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAME_expected_prev);
		$display ("     Real value = %b", SAIDAME_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_SAIDAME_exp[4] = SAIDAME_expected_prev[4];
	end
	if (
		( SAIDAME_expected_prev[5] !== 1'bx ) && ( SAIDAME_prev[5] !== SAIDAME_expected_prev[5] )
		&& ((SAIDAME_expected_prev[5] !== last_SAIDAME_exp[5]) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAME[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAME_expected_prev);
		$display ("     Real value = %b", SAIDAME_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_SAIDAME_exp[5] = SAIDAME_expected_prev[5];
	end
	if (
		( SAIDAME_expected_prev[6] !== 1'bx ) && ( SAIDAME_prev[6] !== SAIDAME_expected_prev[6] )
		&& ((SAIDAME_expected_prev[6] !== last_SAIDAME_exp[6]) ||
			on_first_change[4])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port SAIDAME[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", SAIDAME_expected_prev);
		$display ("     Real value = %b", SAIDAME_prev);
		nummismatches = nummismatches + 1;
		on_first_change[4] = 1'b0;
		last_SAIDAME_exp[6] = SAIDAME_expected_prev[6];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module display16bits_todos_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [3:0] DD;
reg [3:0] DE;
reg [3:0] DMD;
reg [3:0] DME;
// wires                                               
wire [6:0] SAIDAD;
wire [6:0] SAIDAE;
wire [6:0] SAIDAMD;
wire [6:0] SAIDAME;

wire sampler;                             

// assign statements (if any)                          
display16bits_todos i1 (
// port map - connection between master ports and signals/registers   
	.DD(DD),
	.DE(DE),
	.DMD(DMD),
	.DME(DME),
	.SAIDAD(SAIDAD),
	.SAIDAE(SAIDAE),
	.SAIDAMD(SAIDAMD),
	.SAIDAME(SAIDAME)
);
// DD[ 3 ]
initial
begin
	repeat(6)
	begin
		DD[3] = 1'b0;
		DD[3] = #80000 1'b1;
		# 80000;
	end
	DD[3] = 1'b0;
end 
// DD[ 2 ]
initial
begin
	repeat(12)
	begin
		DD[2] = 1'b0;
		DD[2] = #40000 1'b1;
		# 40000;
	end
	DD[2] = 1'b0;
end 
// DD[ 1 ]
always
begin
	DD[1] = 1'b0;
	DD[1] = #20000 1'b1;
	#20000;
end 
// DD[ 0 ]
always
begin
	DD[0] = 1'b0;
	DD[0] = #10000 1'b1;
	#10000;
end 
// DE[ 3 ]
initial
begin
	repeat(3)
	begin
		DE[3] = 1'b0;
		DE[3] = #160000 1'b1;
		# 160000;
	end
	DE[3] = 1'b0;
end 
// DE[ 2 ]
initial
begin
	repeat(6)
	begin
		DE[2] = 1'b0;
		DE[2] = #80000 1'b1;
		# 80000;
	end
	DE[2] = 1'b0;
end 
// DE[ 1 ]
initial
begin
	repeat(12)
	begin
		DE[1] = 1'b0;
		DE[1] = #40000 1'b1;
		# 40000;
	end
	DE[1] = 1'b0;
end 
// DE[ 0 ]
always
begin
	DE[0] = 1'b0;
	DE[0] = #20000 1'b1;
	#20000;
end 
// DMD[ 3 ]
initial
begin
	DMD[3] = 1'b0;
	DMD[3] = #320000 1'b1;
	DMD[3] = #320000 1'b0;
	DMD[3] = #320000 1'b1;
end 
// DMD[ 2 ]
initial
begin
	repeat(3)
	begin
		DMD[2] = 1'b0;
		DMD[2] = #160000 1'b1;
		# 160000;
	end
	DMD[2] = 1'b0;
end 
// DMD[ 1 ]
initial
begin
	repeat(6)
	begin
		DMD[1] = 1'b0;
		DMD[1] = #80000 1'b1;
		# 80000;
	end
	DMD[1] = 1'b0;
end 
// DMD[ 0 ]
initial
begin
	repeat(12)
	begin
		DMD[0] = 1'b0;
		DMD[0] = #40000 1'b1;
		# 40000;
	end
	DMD[0] = 1'b0;
end 
// DME[ 3 ]
initial
begin
	DME[3] = 1'b0;
	DME[3] = #400000 1'b1;
	DME[3] = #400000 1'b0;
end 
// DME[ 2 ]
initial
begin
	repeat(2)
	begin
		DME[2] = 1'b0;
		DME[2] = #200000 1'b1;
		# 200000;
	end
	DME[2] = 1'b0;
end 
// DME[ 1 ]
always
begin
	DME[1] = 1'b0;
	DME[1] = #100000 1'b1;
	#100000;
end 
// DME[ 0 ]
always
begin
	DME[0] = 1'b0;
	DME[0] = #50000 1'b1;
	#50000;
end 

display16bits_todos_vlg_sample_tst tb_sample (
	.DD(DD),
	.DE(DE),
	.DMD(DMD),
	.DME(DME),
	.sampler_tx(sampler)
);

display16bits_todos_vlg_check_tst tb_out(
	.SAIDAD(SAIDAD),
	.SAIDAE(SAIDAE),
	.SAIDAMD(SAIDAMD),
	.SAIDAME(SAIDAME),
	.sampler_rx(sampler)
);
endmodule

