/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [3:0] _04_;
  reg [4:0] _05_;
  wire [3:0] _06_;
  wire [6:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = ~(celloutsig_0_34z[3] | celloutsig_0_32z);
  assign celloutsig_0_54z = ~(celloutsig_0_9z | _00_);
  assign celloutsig_0_55z = ~(celloutsig_0_50z | celloutsig_0_29z[1]);
  assign celloutsig_0_22z = ~(celloutsig_0_18z | _01_);
  assign celloutsig_0_23z = celloutsig_0_1z | celloutsig_0_4z;
  assign celloutsig_0_9z = celloutsig_0_5z ^ celloutsig_0_3z;
  reg [3:0] _13_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= { _03_[3:1], celloutsig_0_9z };
  assign { _00_, _04_[2:0] } = _13_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 5'h00;
    else _05_ <= in_data[105:101];
  reg [3:0] _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 4'h0;
    else _15_ <= in_data[166:163];
  assign { _06_[3:2], _02_, _06_[0] } = _15_;
  reg [3:0] _16_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 4'h0;
    else _16_ <= celloutsig_0_10z[4:1];
  assign { _03_[3:1], _01_ } = _16_;
  assign celloutsig_1_18z = { celloutsig_1_4z[3], celloutsig_1_4z, celloutsig_1_9z, _06_[3:2], _02_, _06_[0], celloutsig_1_1z, celloutsig_1_7z } / { 1'h1, celloutsig_1_3z[14:10], celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_12z = { celloutsig_0_7z[3:2], celloutsig_0_9z, celloutsig_0_1z } / { 1'h1, celloutsig_0_8z[7:5] };
  assign celloutsig_1_5z = { celloutsig_1_3z[7:5], celloutsig_1_1z } / { 1'h1, celloutsig_1_4z[3:1] };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z } == { celloutsig_0_0z[0], celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_7z[3:1] === celloutsig_0_12z[3:1];
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_0z } === { in_data[45:41], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_1_7z = { in_data[144:142], celloutsig_1_1z } >= celloutsig_1_3z[3:0];
  assign celloutsig_1_8z = { in_data[114:110], celloutsig_1_7z, celloutsig_1_7z } >= { celloutsig_1_3z[9:4], celloutsig_1_6z };
  assign celloutsig_1_9z = { _05_[3:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z } >= { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_3z = { celloutsig_0_0z[6:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >= { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_8z[10:9], celloutsig_0_30z, celloutsig_0_13z } <= { celloutsig_0_19z[7], celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_22z };
  assign celloutsig_0_4z = { in_data[37:30], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } <= { in_data[32:26], celloutsig_0_0z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <= { in_data[121:120], celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[58:56], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z } <= { celloutsig_0_8z[13:9], celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_0z[3:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_0z } <= { in_data[53:48], celloutsig_0_6z, _03_[3:1], _01_, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_12z[3:2], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_22z } <= { _03_[1], _01_, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_30z = { celloutsig_0_2z[3:1], celloutsig_0_9z } <= { celloutsig_0_8z[1:0], celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_1_0z = ! in_data[113:100];
  assign celloutsig_1_6z = ! { celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_1z = ! { in_data[37:31], celloutsig_0_0z };
  assign celloutsig_0_15z = ! { in_data[15:11], celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_6z & ~(celloutsig_0_3z);
  assign celloutsig_0_28z = celloutsig_0_13z & ~(celloutsig_0_15z);
  assign celloutsig_1_4z = celloutsig_1_3z[16:12] % { 1'h1, in_data[189:186] };
  assign celloutsig_0_8z = { in_data[44:28], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[2:0], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_34z = { _03_[3:1], celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_17z } * { in_data[76:74], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_18z };
  assign out_data[114:97] = { celloutsig_1_10z[1], celloutsig_1_18z, _06_[3:2], _02_, _06_[0], celloutsig_1_6z } * { _06_[3:2], _02_, 1'h0, celloutsig_1_5z, 1'h0, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_29z = { celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_22z } * { celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_24z };
  assign celloutsig_1_3z = { in_data[126:113], _05_, celloutsig_1_0z } | { celloutsig_1_1z, celloutsig_1_1z, _05_, _05_, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, _05_ };
  assign celloutsig_0_19z = { in_data[40:37], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } | { celloutsig_0_2z[2:1], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_8z[2], celloutsig_0_11z, celloutsig_0_19z } | { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_6z = celloutsig_0_3z & in_data[91];
  assign celloutsig_0_2z = { in_data[23], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } << { celloutsig_0_0z[6:4], celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_0z } >> celloutsig_1_5z[2:0];
  assign celloutsig_0_10z = { celloutsig_0_8z[7:4], celloutsig_0_1z } >>> { celloutsig_0_8z[18:17], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[71:65] ~^ in_data[89:83];
  assign celloutsig_1_11z = { celloutsig_1_7z, _05_ } ~^ { celloutsig_1_4z[1:0], celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z } ~^ { celloutsig_0_0z[3:0], celloutsig_0_6z };
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_9z) | celloutsig_0_2z[2]);
  assign celloutsig_0_17z = ~((celloutsig_0_9z & celloutsig_0_3z) | in_data[22]);
  assign celloutsig_0_24z = ~((in_data[53] & celloutsig_0_11z) | celloutsig_0_21z[5]);
  assign _03_[0] = celloutsig_0_9z;
  assign _04_[3] = _00_;
  assign _06_[1] = _02_;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_54z, celloutsig_0_55z };
endmodule
