Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/test_cpu_isim_beh.exe" -prj "C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/test_cpu_beh.prj" "work.test_cpu" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/memory.v" into library work
Analyzing Verilog file "C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/decoder.v" into library work
Analyzing Verilog file "C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/alu.v" into library work
Analyzing Verilog file "C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/cpu.v" into library work
Analyzing Verilog file "C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/test_cpu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/cpu.v" Line 41: Size mismatch in connection of port <instruction>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module memory
Compiling module decoder
Compiling module alu
Compiling module cpu
Compiling module test_cpu
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\test_cpu_isim_beh.exe.sim\libPortability.dll".
Compiled 6 Verilog Units
Built simulation executable C:/Users/Alex/Desktop/CN/lab09_skel/lab09_skel/test_cpu_isim_beh.exe
Fuse Memory Usage: 27704 KB
Fuse CPU Usage: 312 ms
