# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 19:07:00 on Oct 15,2020
=======
# Start time: 00:13:38 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
<<<<<<< HEAD
# End time: 19:07:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:00 on Oct 15,2020
=======
# End time: 00:13:38 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:38 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
<<<<<<< HEAD
# End time: 19:07:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:00 on Oct 15,2020
=======
# End time: 00:13:38 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:38 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
<<<<<<< HEAD
# End time: 19:07:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:00 on Oct 15,2020
=======
# End time: 00:13:38 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:38 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
<<<<<<< HEAD
# End time: 19:07:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:00 on Oct 15,2020
=======
# End time: 00:13:38 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:38 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
<<<<<<< HEAD
# End time: 19:07:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:00 on Oct 15,2020
=======
# End time: 00:13:39 on Oct 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:39 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
<<<<<<< HEAD
# End time: 19:07:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:00 on Oct 15,2020
=======
# End time: 00:13:39 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:39 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
<<<<<<< HEAD
# End time: 19:07:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:00 on Oct 15,2020
=======
# End time: 00:13:39 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:39 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
<<<<<<< HEAD
# End time: 19:07:00 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:00 on Oct 15,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:07:01 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:01 on Oct 15,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:07:01 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 19:07:02 on Oct 15,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'register' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:25 on Oct 15,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 19:09:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:25 on Oct 15,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 19:09:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:25 on Oct 15,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 19:09:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:25 on Oct 15,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 19:09:25 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:25 on Oct 15,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:09:26 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Oct 15,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 19:09:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Oct 15,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 19:09:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Oct 15,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 19:09:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Oct 15,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:09:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Oct 15,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:09:26 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 19:07:02 on Oct 15,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'register' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:53 on Oct 15,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 19:10:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:53 on Oct 15,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 19:10:53 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:54 on Oct 15,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 19:10:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:54 on Oct 15,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 19:10:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:54 on Oct 15,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:10:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:54 on Oct 15,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 19:10:54 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:54 on Oct 15,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 19:10:55 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:55 on Oct 15,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 19:10:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:55 on Oct 15,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:10:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:55 on Oct 15,2020
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:10:55 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 19:07:02 on Oct 15,2020
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'register' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:40 on Oct 15,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 19:11:41 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:41 on Oct 15,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 19:11:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:41 on Oct 15,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 19:11:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:41 on Oct 15,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 19:11:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:41 on Oct 15,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 19:11:41 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:42 on Oct 15,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 19:11:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:42 on Oct 15,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 19:11:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:42 on Oct 15,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 19:11:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:42 on Oct 15,2020
=======
# End time: 00:13:39 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:39 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
<<<<<<< HEAD
# End time: 19:11:42 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:42 on Oct 15,2020
=======
# End time: 00:13:39 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:39 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
<<<<<<< HEAD
# End time: 19:11:43 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 19:07:02 on Oct 15,2020
=======
# End time: 00:13:39 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 00:13:40 on Oct 16,2020
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.register
# Loading work.mux32x1
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[0]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[1]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[2]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[3]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[4]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[5]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[6]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[7]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[8]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[9]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[10]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[11]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[12]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[13]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[14]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[15]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[16]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[17]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[18]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[19]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[20]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[21]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[22]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[23]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[24]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[25]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[26]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[27]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[28]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[29]/regs File: ./register.sv
# ** Warning: (vsim-3015) ./regfile.sv(19): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ./register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/stackReg[30]/regs File: ./register.sv
# ** Warning: Design size of 7310 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
<<<<<<< HEAD
#           Attempting to use alternate WLF file "./wlft9nbnqr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9nbnqr
=======
#           Attempting to use alternate WLF file "./wlftz0khcn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz0khcn
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
<<<<<<< HEAD
# End time: 19:15:42 on Oct 15,2020, Elapsed time: 0:08:40
# Errors: 3, Warnings: 34
=======
# End time: 00:42:54 on Oct 16,2020, Elapsed time: 0:29:14
# Errors: 0, Warnings: 34
>>>>>>> ef80d716419be370080dcc3835d08da2249dda76
