--------------- Build Started: 05/29/2018 12:09:12 Project: Design01, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\telmex\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\telmex\Documents\PSoC Creator\Workspace13\Design01.cydsn\Design01.cyprj" -d CY8C4245AXI-483 -s "C:\Users\telmex\Documents\PSoC Creator\Workspace13\Design01.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (171428 SPS) differs from the desired sample rate (166666 SPS) due to the clock configuration in the DWR.
 * C:\Users\telmex\Documents\PSoC Creator\Workspace13\Design01.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 9 pin(s) will be assigned a location by the fitter: Pin_1(0), Pin_2(0), Pin_2(1), Pin_2(2), Pin_2(3), Pin_2(4), Pin_2(5), Pin_2(6), Pin_2(7)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 05/29/2018 12:09:24 ---------------
