Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Thu Oct  5 17:06:04 2017
| Host             : mark-dell-e4310 running 64-bit major release  (build 9200)
| Command          : report_power -file wifipmod_wrapper_power_routed.rpt -pb wifipmod_wrapper_power_summary_routed.pb -rpx wifipmod_wrapper_power_routed.rpx
| Design           : wifipmod_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.705 |
| Dynamic (W)              | 1.574 |
| Device Static (W)        | 0.130 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.3  |
| Junction Temperature (C) | 44.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |     3797 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1280 |     17600 |            7.27 |
|   Register               |    <0.001 |     1734 |     35200 |            4.93 |
|   CARRY4                 |    <0.001 |       66 |      4400 |            1.50 |
|   LUT as Distributed RAM |    <0.001 |       16 |      6000 |            0.27 |
|   F7/F8 Muxes            |    <0.001 |        2 |     17600 |            0.01 |
|   LUT as Shift Register  |    <0.001 |       63 |      6000 |            1.05 |
|   Others                 |     0.000 |      343 |       --- |             --- |
| Signals                  |     0.003 |     2643 |       --- |             --- |
| I/O                      |     0.004 |       20 |       100 |           20.00 |
| PS7                      |     1.556 |        1 |       --- |             --- |
| Static Power             |     0.130 |          |           |                 |
| Total                    |     1.705 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.014 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.030 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | wifipmod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------+-----------+
| Name                                                                                 | Power (W) |
+--------------------------------------------------------------------------------------+-----------+
| wifipmod_wrapper                                                                     |     1.574 |
|   je_pin10_iobuf                                                                     |    <0.001 |
|   je_pin1_iobuf                                                                      |     0.000 |
|   je_pin2_iobuf                                                                      |    <0.001 |
|   je_pin3_iobuf                                                                      |    <0.001 |
|   je_pin4_iobuf                                                                      |    <0.001 |
|   je_pin7_iobuf                                                                      |    <0.001 |
|   je_pin8_iobuf                                                                      |    <0.001 |
|   je_pin9_iobuf                                                                      |    <0.001 |
|   leds_4bits_tri_iobuf_0                                                             |    <0.001 |
|   leds_4bits_tri_iobuf_1                                                             |    <0.001 |
|   leds_4bits_tri_iobuf_2                                                             |    <0.001 |
|   leds_4bits_tri_iobuf_3                                                             |    <0.001 |
|   wifipmod_i                                                                         |     1.570 |
|     PmodWIFI_0                                                                       |     0.007 |
|       inst                                                                           |     0.007 |
|         axi_gpio_cs                                                                  |    <0.001 |
|           U0                                                                         |    <0.001 |
|             AXI_LITE_IPIF_I                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|                 I_DECODER                                                            |    <0.001 |
|             gpio_core_1                                                              |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                            |    <0.001 |
|         axi_gpio_wf                                                                  |    <0.001 |
|           U0                                                                         |    <0.001 |
|             AXI_LITE_IPIF_I                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|                 I_DECODER                                                            |    <0.001 |
|             INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                       |    <0.001 |
|             gpio_core_1                                                              |    <0.001 |
|               Not_Dual.INPUT_DOUBLE_REGS3                                            |    <0.001 |
|         axi_quad_spi_0                                                               |     0.003 |
|           U0                                                                         |     0.003 |
|             NO_DUAL_QUAD_MODE.QSPI_NORMAL                                            |     0.003 |
|               QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                     |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                   |    <0.001 |
|                   I_DECODER                                                          |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                               |     0.003 |
|                 CONTROL_REG_I                                                        |    <0.001 |
|                 FIFO_EXISTS.CLK_CROSS_I                                              |    <0.001 |
|                 FIFO_EXISTS.FIFO_IF_MODULE_I                                         |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                         |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                      |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                        |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_II                                               |    <0.001 |
|                   USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                     |    <0.001 |
|                     inst_fifo_gen                                                    |    <0.001 |
|                       gconvfifo.rf                                                   |    <0.001 |
|                         grf.rf                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                             gr1.gr1_int.rfwft                                        |    <0.001 |
|                             gras.rsts                                                |    <0.001 |
|                             rpntr                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                             gwas.wsts                                                |    <0.001 |
|                             wpntr                                                    |    <0.001 |
|                           gntv_or_sync_fifo.mem                                      |    <0.001 |
|                             gdm.dm_gen.dm                                            |    <0.001 |
|                               RAM_reg_0_15_0_5                                       |    <0.001 |
|                               RAM_reg_0_15_6_7                                       |    <0.001 |
|                           rstblk                                                     |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                     |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_II                                               |    <0.001 |
|                   USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                     |    <0.001 |
|                     inst_fifo_gen                                                    |    <0.001 |
|                       gconvfifo.rf                                                   |    <0.001 |
|                         grf.rf                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                             gr1.gr1_int.rfwft                                        |    <0.001 |
|                             gras.rsts                                                |    <0.001 |
|                             rpntr                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                             gwas.wsts                                                |    <0.001 |
|                             wpntr                                                    |    <0.001 |
|                           gntv_or_sync_fifo.mem                                      |    <0.001 |
|                             gdm.dm_gen.dm                                            |    <0.001 |
|                               RAM_reg_0_15_0_5                                       |    <0.001 |
|                               RAM_reg_0_15_6_7                                       |    <0.001 |
|                           rstblk                                                     |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 INTERRUPT_CONTROL_I                                                  |    <0.001 |
|                 LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                      |    <0.001 |
|                 RESET_SYNC_AXI_SPI_CLK_INST                                          |    <0.001 |
|                 SOFT_RESET_I                                                         |    <0.001 |
|                 STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                         |    <0.001 |
|         axi_timer_0                                                                  |     0.003 |
|           U0                                                                         |     0.003 |
|             AXI4_LITE_I                                                              |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|                 I_DECODER                                                            |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|             TC_CORE_I                                                                |     0.003 |
|               COUNTER_0_I                                                            |     0.001 |
|                 COUNTER_I                                                            |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                           |     0.001 |
|                 COUNTER_I                                                            |     0.001 |
|               READ_MUX_I                                                             |     0.000 |
|               TIMER_CONTROL_I                                                        |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                   |    <0.001 |
|         pmod_bridge_0                                                                |     0.000 |
|           inst                                                                       |     0.000 |
|     axi_gpio_0                                                                       |    <0.001 |
|       U0                                                                             |    <0.001 |
|         AXI_LITE_IPIF_I                                                              |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                         |    <0.001 |
|             I_DECODER                                                                |    <0.001 |
|         gpio_core_1                                                                  |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                    |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                    |    <0.001 |
|     axi_gpio_1                                                                       |    <0.001 |
|       U0                                                                             |    <0.001 |
|         AXI_LITE_IPIF_I                                                              |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                         |    <0.001 |
|             I_DECODER                                                                |    <0.001 |
|         gpio_core_1                                                                  |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                |    <0.001 |
|     processing_system7_0                                                             |     1.557 |
|       inst                                                                           |     1.557 |
|     ps7_0_axi_periph                                                                 |     0.005 |
|       s00_couplers                                                                   |     0.004 |
|         auto_pc                                                                      |     0.004 |
|           inst                                                                       |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                     |     0.004 |
|               RD.ar_channel_0                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                         |    <0.001 |
|                 cmd_translator_0                                                     |    <0.001 |
|                   incr_cmd_0                                                         |    <0.001 |
|                   wrap_cmd_0                                                         |    <0.001 |
|               RD.r_channel_0                                                         |    <0.001 |
|                 rd_data_fifo_0                                                       |    <0.001 |
|                 transaction_fifo_0                                                   |    <0.001 |
|               SI_REG                                                                 |     0.002 |
|                 ar_pipe                                                              |    <0.001 |
|                 aw_pipe                                                              |    <0.001 |
|                 b_pipe                                                               |    <0.001 |
|                 r_pipe                                                               |    <0.001 |
|               WR.aw_channel_0                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                         |    <0.001 |
|                 cmd_translator_0                                                     |    <0.001 |
|                   incr_cmd_0                                                         |    <0.001 |
|                   wrap_cmd_0                                                         |    <0.001 |
|               WR.b_channel_0                                                         |    <0.001 |
|                 bid_fifo_0                                                           |    <0.001 |
|                 bresp_fifo_0                                                         |    <0.001 |
|       xbar                                                                           |    <0.001 |
|         inst                                                                         |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                   |    <0.001 |
|             addr_arbiter_inst                                                        |    <0.001 |
|             gen_decerr.decerr_slave_inst                                             |    <0.001 |
|             reg_slice_r                                                              |    <0.001 |
|             splitter_ar                                                              |    <0.001 |
|             splitter_aw                                                              |    <0.001 |
|     rst_ps7_0_100M                                                                   |    <0.001 |
|       U0                                                                             |    <0.001 |
|         EXT_LPF                                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |    <0.001 |
|         SEQ                                                                          |    <0.001 |
|           SEQ_COUNTER                                                                |    <0.001 |
+--------------------------------------------------------------------------------------+-----------+


