
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 461.395 ; gain = 107.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/AXI_DMA_SLAVE.v:82]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_MulnS_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_MulnS_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 33'b100000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:90]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_Ffa' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_Ffa_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_Ffa_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_Ffa_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_Ffa' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_32_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_32_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_32_8_1_1' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_32_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_285_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_285_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_285_8_1_1' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_285_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:2924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:2934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:2936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:2942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:2944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:2950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:2952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:3000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:3036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:3050]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sIfE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sIfE.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sIfE_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sIfE.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sIfE.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sIfE_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sIfE.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sIfE_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sIfE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sIfE' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sIfE.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sLf8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sLf8.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 416 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sLf8_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sLf8.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sLf8.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sLf8_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sLf8.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sLf8_ram' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sLf8' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_sLf8.v:61]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_6nbbk' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mac_muladd_6nbbk.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_6nbbk_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mac_muladd_6nbbk.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_6nbbk_DSP48_1' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mac_muladd_6nbbk.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_6nbbk' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mac_muladd_6nbbk.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5261]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5335]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5457]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:5615]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 26'b00000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 26'b00000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 26'b00000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 26'b00000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 26'b00000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 26'b00000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 26'b00000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 26'b00000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 26'b00000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 26'b00000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 26'b00000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 26'b00000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 26'b00000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 26'b00000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 26'b00000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 26'b00000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 26'b00000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 26'b00000000100000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 26'b00000001000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 26'b00000010000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 26'b00000100000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 26'b00001000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 26'b00010000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 26'b00100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 26'b01000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 26'b10000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:83]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_bck' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s_A_bck.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_bck_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s_A_bck.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s_A_bck.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_bck_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s_A_bck.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_bck_ram' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s_A_bck.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_bck' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s_A_bck.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_245_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_245_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_245_8_1_1' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_245_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:2801]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:80]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VbAo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_A_VbAo.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VbAo_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_A_VbAo.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_A_VbAo.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_VbAo_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_A_VbAo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VbAo_ram' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_A_VbAo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VbAo' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_A_VbAo.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_VcKz' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_B_VcKz.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_VcKz_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_B_VcKz.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_B_VcKz.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_VcKz_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_B_VcKz.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_VcKz_ram' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_B_VcKz.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_VcKz' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s_B_VcKz.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_7232_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_7232_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_7232_8_1_1' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_7232_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:9192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:9198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:9208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:9228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:9232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:9240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:9266]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:4504]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:80]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s_B_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s_B_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0_ram' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_832_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_832_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_832_8_1_1' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mux_832_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:2269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:2275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:2285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:2303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:2307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:2319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:2343]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/AXI_DMA_MASTER.v:76]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1000_A' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d12000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d12000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 12000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d12000_A' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d12000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d20000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d20000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d20000_A' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d20000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1500_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d1500_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1500_A' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d1500_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d500_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d500_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d500_A' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d500_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d100_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d100_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d100_A' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d100_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_dUL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Conv_1_dUL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_dUL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Conv_1_dUL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_dUL_shiftReg' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Conv_1_dUL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_dUL' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Conv_1_dUL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16dVL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Conv_16dVL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16dVL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Conv_16dVL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16dVL_shiftReg' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Conv_16dVL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16dVL' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Conv_16dVL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32dWL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Pool_32dWL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32dWL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Pool_32dWL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32dWL_shiftReg' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Pool_32dWL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32dWL' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_Pool_32dWL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152dXL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_FC_1152dXL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152dXL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_FC_1152dXL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152dXL_shiftReg' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_FC_1152dXL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152dXL' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_FC_1152dXL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_dYM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_FC_128_dYM.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_dYM_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_FC_128_dYM.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_dYM_shiftReg' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_FC_128_dYM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_dYM' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_FC_128_dYM.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAdZM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_AXI_DMAdZM.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAdZM_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_AXI_DMAdZM.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAdZM_shiftReg' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_AXI_DMAdZM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAdZM' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/start_for_AXI_DMAdZM.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mul_mul_16s_1cud_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_32s_32s_3bkb has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[31]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[30]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[29]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[28]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[27]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[26]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[25]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[24]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[23]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[22]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[21]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[20]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[19]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[18]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[17]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[16]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[15]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[14]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[13]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[12]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[11]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[10]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[9]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[8]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[7]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[6]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[5]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[4]
WARNING: [Synth 8-3331] design cnn_mux_832_8_1_1 has unconnected port din8[3]
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_1152_128_s_A_VbAo has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[31]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[30]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[29]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[28]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[27]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[26]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[25]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[24]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[23]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[22]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[21]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[20]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[19]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[18]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[17]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[16]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[15]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[14]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[13]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[12]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[11]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[10]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[9]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[8]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[7]
WARNING: [Synth 8-3331] design FC_1152_128_s_B_VcKz has unconnected port reset
WARNING: [Synth 8-3331] design Pool_32_24_4_s_A_bck has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mac_muladd_6nbbk_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sLf8 has unconnected port reset
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sIfE has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_Ffa has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_dEe has unconnected port reset
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 599.539 ; gain = 245.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 599.539 ; gain = 245.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 599.539 ; gain = 245.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.477 . Memory (MB): peak = 994.094 ; gain = 6.176
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 994.094 ; gain = 639.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 994.094 ; gain = 639.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 994.094 ; gain = 639.770
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'A_V_10_addr_1_reg_2092_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:697]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_1_reg_2097_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:713]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_1_reg_2102_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:729]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_1_reg_2107_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:745]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_1_reg_2112_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:761]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_1_reg_2117_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:777]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_1_reg_2122_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:793]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_1_reg_2127_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:809]
INFO: [Synth 8-4471] merging register 'A_V_188_addr_1_reg_2137_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:553]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_1_reg_2132_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:825]
INFO: [Synth 8-4471] merging register 'A_V_19_addr_1_reg_2142_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:841]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_1_reg_2147_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:857]
INFO: [Synth 8-4471] merging register 'A_V_21_addr_1_reg_2152_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:873]
INFO: [Synth 8-4471] merging register 'A_V_22_addr_1_reg_2157_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:889]
INFO: [Synth 8-4471] merging register 'A_V_23_addr_1_reg_2162_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:905]
INFO: [Synth 8-4471] merging register 'A_V_24_addr_1_reg_2167_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:921]
INFO: [Synth 8-4471] merging register 'A_V_25_addr_1_reg_2172_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:937]
INFO: [Synth 8-4471] merging register 'A_V_26_addr_1_reg_2177_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:953]
INFO: [Synth 8-4471] merging register 'A_V_27_addr_1_reg_2182_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:969]
INFO: [Synth 8-4471] merging register 'A_V_289_addr_1_reg_2187_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:569]
INFO: [Synth 8-4471] merging register 'A_V_390_addr_1_reg_2192_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:585]
INFO: [Synth 8-4471] merging register 'A_V_491_addr_1_reg_2197_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:601]
INFO: [Synth 8-4471] merging register 'A_V_5_addr_1_reg_2202_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:617]
INFO: [Synth 8-4471] merging register 'A_V_6_addr_1_reg_2207_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:633]
INFO: [Synth 8-4471] merging register 'A_V_7_addr_1_reg_2212_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:649]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_1_reg_2217_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:665]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_1_reg_2222_reg[4:0]' into 'A_V_0_addr_1_reg_2087_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:681]
INFO: [Synth 8-4471] merging register 'B_V_192_addr_1_reg_2232_reg[5:0]' into 'B_V_0_addr_1_reg_2227_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:1001]
INFO: [Synth 8-4471] merging register 'B_V_293_addr_1_reg_2237_reg[5:0]' into 'B_V_0_addr_1_reg_2227_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:1017]
INFO: [Synth 8-4471] merging register 'A_V_10_addr_reg_1875_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:700]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_reg_1880_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:716]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_reg_1885_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:732]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_reg_1890_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:748]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_reg_1895_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:764]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_reg_1900_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:780]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_reg_1905_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:796]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_reg_1910_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:812]
INFO: [Synth 8-4471] merging register 'A_V_188_addr_reg_1920_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:556]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_reg_1915_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:828]
INFO: [Synth 8-4471] merging register 'A_V_19_addr_reg_1925_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:844]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_reg_1930_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:860]
INFO: [Synth 8-4471] merging register 'A_V_21_addr_reg_1935_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:876]
INFO: [Synth 8-4471] merging register 'A_V_22_addr_reg_1940_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:892]
INFO: [Synth 8-4471] merging register 'A_V_23_addr_reg_1945_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:908]
INFO: [Synth 8-4471] merging register 'A_V_24_addr_reg_1950_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:924]
INFO: [Synth 8-4471] merging register 'A_V_25_addr_reg_1955_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:940]
INFO: [Synth 8-4471] merging register 'A_V_26_addr_reg_1960_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:956]
INFO: [Synth 8-4471] merging register 'A_V_27_addr_reg_1965_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:972]
INFO: [Synth 8-4471] merging register 'A_V_289_addr_reg_1970_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:572]
INFO: [Synth 8-4471] merging register 'A_V_390_addr_reg_1975_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:588]
INFO: [Synth 8-4471] merging register 'A_V_491_addr_reg_1980_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:604]
INFO: [Synth 8-4471] merging register 'A_V_5_addr_reg_1985_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:620]
INFO: [Synth 8-4471] merging register 'A_V_6_addr_reg_1990_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:636]
INFO: [Synth 8-4471] merging register 'A_V_7_addr_reg_1995_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:652]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_reg_2000_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:668]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_reg_2005_reg[4:0]' into 'A_V_0_addr_reg_1870_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:684]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_1_reg_2092_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:697]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_1_reg_2097_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:713]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_1_reg_2102_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:729]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_1_reg_2107_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:745]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_1_reg_2112_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:761]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_1_reg_2117_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:777]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_1_reg_2122_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:793]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_1_reg_2127_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:809]
WARNING: [Synth 8-6014] Unused sequential element A_V_188_addr_1_reg_2137_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:553]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_1_reg_2132_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:825]
WARNING: [Synth 8-6014] Unused sequential element A_V_19_addr_1_reg_2142_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:841]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_1_reg_2147_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:857]
WARNING: [Synth 8-6014] Unused sequential element A_V_21_addr_1_reg_2152_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:873]
WARNING: [Synth 8-6014] Unused sequential element A_V_22_addr_1_reg_2157_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:889]
WARNING: [Synth 8-6014] Unused sequential element A_V_23_addr_1_reg_2162_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:905]
WARNING: [Synth 8-6014] Unused sequential element A_V_24_addr_1_reg_2167_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:921]
WARNING: [Synth 8-6014] Unused sequential element A_V_25_addr_1_reg_2172_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:937]
WARNING: [Synth 8-6014] Unused sequential element A_V_26_addr_1_reg_2177_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:953]
WARNING: [Synth 8-6014] Unused sequential element A_V_27_addr_1_reg_2182_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:969]
WARNING: [Synth 8-6014] Unused sequential element A_V_289_addr_1_reg_2187_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:569]
WARNING: [Synth 8-6014] Unused sequential element A_V_390_addr_1_reg_2192_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:585]
WARNING: [Synth 8-6014] Unused sequential element A_V_491_addr_1_reg_2197_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:601]
WARNING: [Synth 8-6014] Unused sequential element A_V_5_addr_1_reg_2202_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:617]
WARNING: [Synth 8-6014] Unused sequential element A_V_6_addr_1_reg_2207_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:633]
WARNING: [Synth 8-6014] Unused sequential element A_V_7_addr_1_reg_2212_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:649]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_1_reg_2217_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:665]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_1_reg_2222_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:681]
WARNING: [Synth 8-6014] Unused sequential element B_V_192_addr_1_reg_2232_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:1001]
WARNING: [Synth 8-6014] Unused sequential element B_V_293_addr_1_reg_2237_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:1017]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_reg_1875_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:700]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_reg_1880_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:716]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_reg_1885_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:732]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_reg_1890_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:748]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_reg_1895_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:764]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_reg_1900_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:780]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_reg_1905_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:796]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_reg_1910_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:812]
WARNING: [Synth 8-6014] Unused sequential element A_V_188_addr_reg_1920_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:556]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_reg_1915_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:828]
WARNING: [Synth 8-6014] Unused sequential element A_V_19_addr_reg_1925_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:844]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_reg_1930_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:860]
WARNING: [Synth 8-6014] Unused sequential element A_V_21_addr_reg_1935_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:876]
WARNING: [Synth 8-6014] Unused sequential element A_V_22_addr_reg_1940_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:892]
WARNING: [Synth 8-6014] Unused sequential element A_V_23_addr_reg_1945_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:908]
WARNING: [Synth 8-6014] Unused sequential element A_V_24_addr_reg_1950_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:924]
WARNING: [Synth 8-6014] Unused sequential element A_V_25_addr_reg_1955_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:940]
WARNING: [Synth 8-6014] Unused sequential element A_V_26_addr_reg_1960_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:956]
WARNING: [Synth 8-6014] Unused sequential element A_V_27_addr_reg_1965_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:972]
WARNING: [Synth 8-6014] Unused sequential element A_V_289_addr_reg_1970_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:572]
WARNING: [Synth 8-6014] Unused sequential element A_V_390_addr_reg_1975_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:588]
WARNING: [Synth 8-6014] Unused sequential element A_V_491_addr_reg_1980_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:604]
WARNING: [Synth 8-6014] Unused sequential element A_V_5_addr_reg_1985_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:620]
WARNING: [Synth 8-6014] Unused sequential element A_V_6_addr_reg_1990_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:636]
WARNING: [Synth 8-6014] Unused sequential element A_V_7_addr_reg_1995_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:652]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_reg_2000_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:668]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_reg_2005_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:684]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:3000]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_134_reg_2471_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:1588]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_141_reg_2069_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:1601]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_fu_1286_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_1360_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_1194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_1461_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten10_fu_1616_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_2395_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:1487]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_2400_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_1_28_16_3_s.v:1607]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mac_muladd_6nbbk.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mac_muladd_6nbbk.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mac_muladd_6nbbk.v:32]
INFO: [Synth 8-4471] merging register 'B_V_1_2_addr_1_reg_4798_reg[10:0]' into 'B_V_1_1_addr_1_reg_4793_reg[10:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2508]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_1724_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2523]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_1778_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2524]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_1991_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2525]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_2044_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2526]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_2097_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2527]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_1832_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2528]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_1885_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2529]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_1938_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2530]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_1724_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2537]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_1778_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2538]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_1991_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2539]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_2044_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2540]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_2097_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2541]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_1832_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2542]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_1885_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2543]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_A_V_1_load_2_2_phi_reg_1938_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2544]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_2_addr_1_reg_4798_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2508]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_1724_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2523]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_1778_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2524]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_1991_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2525]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_2044_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2526]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_2097_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2527]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_1832_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2528]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_1885_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2529]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_1938_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2530]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_1724_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2537]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_1778_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2538]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_1991_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2539]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_2044_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2540]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_2097_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2541]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_1832_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2542]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_1885_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2543]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_A_V_1_load_2_2_phi_reg_1938_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2544]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_reg_5022_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2764]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_1_reg_5117_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2745]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_2_reg_5037_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2763]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_2_1_reg_5052_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2761]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_0_1_reg_5087_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2741]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_1_1_reg_5132_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2743]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_2_2_reg_5067_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2762]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_0_2_reg_5102_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2742]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_1_2_reg_5147_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2744]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_4353_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:3173]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_5350_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:3154]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_reg_5326_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2721]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_99_reg_4505_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:3124]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_116_reg_4782_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2510]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_113_reg_4517_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:3123]
INFO: [Synth 8-4471] merging register 'B_V_1_1_addr_1_reg_4793_reg[10:0]' into 'tmp_116_reg_4782_reg[10:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2507]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_1_addr_1_reg_4793_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2507]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_2740_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_2745_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_2793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_3952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2805_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3260_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_2958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_2990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2978_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten3_fu_4009_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_2850_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_99_reg_4505_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:3124]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_1671_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:1766]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_1724_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:1822]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_1778_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:1878]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_1991_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:1933]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_2044_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:1987]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_1_2_phi_reg_2097_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2041]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_1832_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2096]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_1885_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2152]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_A_V_1_load_2_2_phi_reg_1938_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2208]
WARNING: [Synth 8-6014] Unused sequential element reg_2735_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2450]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_load_0_1_phi_reg_1724_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2485]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_load_0_2_phi_reg_1778_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2486]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_0_load_1_reg_4997_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2492]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_0_load_2_reg_5017_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2493]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_1_load_1_reg_5002_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2494]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_2_load_1_reg_5012_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2495]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_0_load_reg_4972_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2501]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tmp_s_fu_2740_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_2745_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_2793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_3952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2805_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3260_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_2958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_2990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2978_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten3_fu_4009_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_2850_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_111_reg_4512" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'A_V_4_12_addr_1_reg_1807_reg[9:0]' into 'A_V_4_0_addr_1_reg_1802_reg[9:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:1253]
INFO: [Synth 8-4471] merging register 'A_V_4_16_addr_1_reg_1812_reg[9:0]' into 'A_V_4_0_addr_1_reg_1802_reg[9:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:1254]
INFO: [Synth 8-4471] merging register 'A_V_4_20_addr_1_reg_1817_reg[9:0]' into 'A_V_4_0_addr_1_reg_1802_reg[9:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:1255]
INFO: [Synth 8-4471] merging register 'A_V_4_4_addr_1_reg_1822_reg[9:0]' into 'A_V_4_0_addr_1_reg_1802_reg[9:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:1256]
INFO: [Synth 8-4471] merging register 'A_V_4_8_addr_1_reg_1827_reg[9:0]' into 'A_V_4_0_addr_1_reg_1802_reg[9:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:1257]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_1715_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:1415]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_1841_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:1429]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_reg_1797_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Pool_32_24_4_s.v:1260]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1350_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1088_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:9240]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_36_mid2_v_reg_6803_pp3_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_1152_128_s.v:4496]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_33_fu_4311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_4316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_4364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4469_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_4964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_4487_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_4686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:2319]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_709_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_714_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_762_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_803_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1042_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_892_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d12000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d20000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d1500_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d500_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/fifo_w16_d100_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 994.094 ; gain = 639.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 15    
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 22    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 74    
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 76    
	               15 Bit    Registers := 14    
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 638   
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 55    
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 258   
+---Multipliers : 
	                32x32  Multipliers := 9     
+---RAMs : 
	             312K Bit         RAMs := 1     
	             187K Bit         RAMs := 1     
	              23K Bit         RAMs := 1     
	              16K Bit         RAMs := 72    
	              15K Bit         RAMs := 1     
	               7K Bit         RAMs := 1     
	               6K Bit         RAMs := 24    
	               1K Bit         RAMs := 9     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 3     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 7     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 13    
	   3 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 57    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 269   
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 13    
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 25    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 23    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 199   
	  25 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_mul_32s_32s_3bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_mul_16s_1cud_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 14    
Module Conv_1_28_16_3_s_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_Ffa_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mux_32_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module cnn_mux_285_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 27    
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 35    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module Conv_16_26_32_3_sIfE_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cnn_mac_muladd_6nbbk_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 123   
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 30    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 64    
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 51    
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	  25 Input      1 Bit        Muxes := 1     
Module Pool_32_24_4_s_A_bck_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module cnn_mux_245_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module FC_1152_128_s_A_VbAo_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VcKz_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_mux_7232_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 71    
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 154   
	                7 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 39    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module FC_128_10_s_B_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module cnn_mux_832_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 26    
	                4 Bit    Registers := 17    
	                1 Bit    Registers := 39    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	  28 Input     27 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w16_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d12000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             187K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d20000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             312K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1500_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              23K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d500_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d100_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_1_dUL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_dUL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_16dVL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16dVL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_32dWL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_32dWL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_1152dXL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1152dXL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_dYM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_dYM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMAdZM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAdZM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_fu_1461_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1360_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond7_fu_1320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1286_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten10_fu_1616_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_62_fu_1194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_16_fu_714_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_709_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_762_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_803_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_892_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1042_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_112_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP tmp2_reg_289_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_4_reg_218_reg is absorbed into DSP tmp2_reg_289_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_289_reg.
DSP Report: register tmp_data_V_4_reg_218_reg is absorbed into DSP tmp2_reg_289_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_289_reg.
DSP Report: register tmp2_reg_289_reg is absorbed into DSP tmp2_reg_289_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_289_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_289_reg.
DSP Report: Generating DSP tmp1_reg_284_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_1_reg_202_reg is absorbed into DSP tmp1_reg_284_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_284_reg.
DSP Report: register tmp_data_V_3_reg_212_reg is absorbed into DSP tmp1_reg_284_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp1_reg_284_reg.
DSP Report: register tmp1_reg_284_reg is absorbed into DSP tmp1_reg_284_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_284_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_284_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP tmp4_reg_265_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_5_reg_223_reg is absorbed into DSP tmp4_reg_265_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_265_reg.
DSP Report: register tmp_data_V_3_reg_212_reg is absorbed into DSP tmp4_reg_265_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp4_reg_265_reg.
DSP Report: register tmp4_reg_265_reg is absorbed into DSP tmp4_reg_265_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp4_reg_265_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp4_reg_265_reg.
DSP Report: Generating DSP tmp3_reg_260_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_2_reg_207_reg is absorbed into DSP tmp3_reg_260_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_260_reg.
DSP Report: register tmp_data_V_2_reg_207_reg is absorbed into DSP tmp3_reg_260_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_260_reg.
DSP Report: register tmp3_reg_260_reg is absorbed into DSP tmp3_reg_260_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_260_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_260_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_1286_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_1194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1189_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1604_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP tmp4_reg_1835_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_84_reg_1801_reg is absorbed into DSP tmp4_reg_1835_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp4_reg_1835_reg.
DSP Report: register tmp_V_80_reg_1796_reg is absorbed into DSP tmp4_reg_1835_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp4_reg_1835_reg.
DSP Report: register tmp4_reg_1835_reg is absorbed into DSP tmp4_reg_1835_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp4_reg_1835_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp4_reg_1835_reg.
DSP Report: Generating DSP tmp3_reg_1830_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_78_reg_1791_reg is absorbed into DSP tmp3_reg_1830_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_1830_reg.
DSP Report: register tmp_V_78_reg_1791_reg is absorbed into DSP tmp3_reg_1830_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_1830_reg.
DSP Report: register tmp3_reg_1830_reg is absorbed into DSP tmp3_reg_1830_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_1830_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_1830_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U12/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-4471] merging register 'reg_2730_reg[7:0]' into 'reg_2730_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2440]
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-4471] merging register 'j4_mid2_reg_4473_reg[4:0]' into 'j4_mid2_reg_4473_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2644]
INFO: [Synth 8-4471] merging register 'j4_mid2_reg_4473_reg[4:0]' into 'j4_mid2_reg_4473_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2644]
INFO: [Synth 8-4471] merging register 'reg_2735_reg[7:0]' into 'reg_2735_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2450]
INFO: [Synth 8-4471] merging register 'j4_mid2_reg_4473_reg[4:0]' into 'j4_mid2_reg_4473_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:2644]
INFO: [Synth 8-4471] merging register 'tmp_99_reg_4505_reg[8:0]' into 'tmp_99_reg_4505_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:3124]
INFO: [Synth 8-4471] merging register 'tmp_99_reg_4505_reg[8:0]' into 'tmp_99_reg_4505_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/Conv_16_26_32_3_s.v:3124]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mac_muladd_6nbbk_U26/cnn_mac_muladd_6nbbk_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mac_muladd_6nbbk.v:32]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_43_fu_2745_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2740_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_2793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_2958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_2990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_3952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2805_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP tmp9_reg_4277_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_65_reg_4243_reg is absorbed into DSP tmp9_reg_4277_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp9_reg_4277_reg.
DSP Report: register tmp_V_61_reg_4238_reg is absorbed into DSP tmp9_reg_4277_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp9_reg_4277_reg.
DSP Report: register tmp9_reg_4277_reg is absorbed into DSP tmp9_reg_4277_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp9_reg_4277_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp9_reg_4277_reg.
DSP Report: Generating DSP tmp8_reg_4272_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_59_reg_4233_reg is absorbed into DSP tmp8_reg_4272_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_4272_reg.
DSP Report: register tmp_V_59_reg_4233_reg is absorbed into DSP tmp8_reg_4272_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp8_reg_4272_reg.
DSP Report: register tmp8_reg_4272_reg is absorbed into DSP tmp8_reg_4272_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp8_reg_4272_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U24/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp8_reg_4272_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U23/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP tmp_81_reg_4353_reg, operation Mode is: (C'+((A:0x1a)'*B'')')'.
DSP Report: register B is absorbed into DSP tmp_81_reg_4353_reg.
DSP Report: register B is absorbed into DSP tmp_81_reg_4353_reg.
DSP Report: register cnn_mac_muladd_6nbbk_U26/cnn_mac_muladd_6nbbk_DSP48_1_U/a_reg_reg is absorbed into DSP tmp_81_reg_4353_reg.
DSP Report: register C is absorbed into DSP tmp_81_reg_4353_reg.
DSP Report: register tmp_81_reg_4353_reg is absorbed into DSP tmp_81_reg_4353_reg.
DSP Report: register cnn_mac_muladd_6nbbk_U26/cnn_mac_muladd_6nbbk_DSP48_1_U/m_reg_reg is absorbed into DSP tmp_81_reg_4353_reg.
DSP Report: operator cnn_mac_muladd_6nbbk_U26/cnn_mac_muladd_6nbbk_DSP48_1_U/p is absorbed into DSP tmp_81_reg_4353_reg.
DSP Report: operator cnn_mac_muladd_6nbbk_U26/cnn_mac_muladd_6nbbk_DSP48_1_U/m is absorbed into DSP tmp_81_reg_4353_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U34/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U34/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1088_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP tmp2_reg_1643_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_10_reg_1617_reg is absorbed into DSP tmp2_reg_1643_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U35/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1643_reg.
DSP Report: register tmp_V_6_reg_1612_reg is absorbed into DSP tmp2_reg_1643_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U35/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1643_reg.
DSP Report: register tmp2_reg_1643_reg is absorbed into DSP tmp2_reg_1643_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U35/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1643_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U35/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1643_reg.
DSP Report: Generating DSP tmp1_reg_1638_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_4_reg_1607_reg is absorbed into DSP tmp1_reg_1638_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U34/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1638_reg.
DSP Report: register tmp_V_4_reg_1607_reg is absorbed into DSP tmp1_reg_1638_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U34/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1638_reg.
DSP Report: register tmp1_reg_1638_reg is absorbed into DSP tmp1_reg_1638_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U34/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1638_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U34/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1638_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U32/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_34_fu_4316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_33_fu_4311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_4364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_4487_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_4686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4469_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4946_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP tmp2_reg_5162_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_46_reg_5128_reg is absorbed into DSP tmp2_reg_5162_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U44/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_5162_reg.
DSP Report: register tmp_V_42_reg_5123_reg is absorbed into DSP tmp2_reg_5162_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U44/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_5162_reg.
DSP Report: register tmp2_reg_5162_reg is absorbed into DSP tmp2_reg_5162_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U44/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_5162_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U44/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_5162_reg.
DSP Report: Generating DSP tmp1_reg_5157_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_40_reg_5118_reg is absorbed into DSP tmp1_reg_5157_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_5157_reg.
DSP Report: register tmp_V_40_reg_5118_reg is absorbed into DSP tmp1_reg_5157_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_5157_reg.
DSP Report: register tmp1_reg_5157_reg is absorbed into DSP tmp1_reg_5157_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_5157_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_5157_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U40/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo2_reg_1251_pp2_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:1153]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo2_reg_1251_pp2_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:1144]
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo2_reg_1251_reg' and it is trimmed from '4' to '3' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/FC_128_10_s.v:1136]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP tmp2_reg_1173_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_27_reg_1139_reg is absorbed into DSP tmp2_reg_1173_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_1173_reg.
DSP Report: register tmp_V_23_reg_1134_reg is absorbed into DSP tmp2_reg_1173_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_1173_reg.
DSP Report: register tmp2_reg_1173_reg is absorbed into DSP tmp2_reg_1173_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_1173_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U54/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_1173_reg.
DSP Report: Generating DSP tmp1_reg_1168_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_21_reg_1129_reg is absorbed into DSP tmp1_reg_1168_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1168_reg.
DSP Report: register tmp_V_21_reg_1129_reg is absorbed into DSP tmp1_reg_1168_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp1_reg_1168_reg.
DSP Report: register tmp1_reg_1168_reg is absorbed into DSP tmp1_reg_1168_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp1_reg_1168_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U53/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp1_reg_1168_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U50/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:20]
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' into 'cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_mul_16s_1cud.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc3e/hdl/verilog/cnn_mul_32s_32s_3bkb.v:26]
DSP Report: Generating DSP tmp3_reg_319_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_105_reg_245_reg is absorbed into DSP tmp3_reg_319_reg.
DSP Report: register reg_119_reg is absorbed into DSP tmp3_reg_319_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp3_reg_319_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp3_reg_319_reg.
DSP Report: register tmp3_reg_319_reg is absorbed into DSP tmp3_reg_319_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp3_reg_319_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp3_reg_319_reg.
DSP Report: Generating DSP tmp2_reg_314_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_105_reg_245_reg is absorbed into DSP tmp2_reg_314_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp2_reg_314_reg.
DSP Report: register reg_114_reg is absorbed into DSP tmp2_reg_314_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp2_reg_314_reg.
DSP Report: register tmp2_reg_314_reg is absorbed into DSP tmp2_reg_314_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp2_reg_314_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp2_reg_314_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U60/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP tmp6_reg_284_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_119_reg is absorbed into DSP tmp6_reg_284_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp6_reg_284_reg.
DSP Report: register tmp_V_101_reg_233_reg is absorbed into DSP tmp6_reg_284_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp6_reg_284_reg.
DSP Report: register tmp6_reg_284_reg is absorbed into DSP tmp6_reg_284_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp6_reg_284_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp6_reg_284_reg.
DSP Report: Generating DSP tmp5_reg_279_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_102_reg_239_reg is absorbed into DSP tmp5_reg_279_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/b_reg_reg is absorbed into DSP tmp5_reg_279_reg.
DSP Report: register tmp_V_101_reg_233_reg is absorbed into DSP tmp5_reg_279_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/a_reg_reg is absorbed into DSP tmp5_reg_279_reg.
DSP Report: register tmp5_reg_279_reg is absorbed into DSP tmp5_reg_279_reg.
DSP Report: register cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg_reg is absorbed into DSP tmp5_reg_279_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U61/cnn_mul_mul_16s_1cud_DSP48_0_U/p_reg0 is absorbed into DSP tmp5_reg_279_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_mul_32s_32s_3bkb_U59/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[31]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[30]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[29]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[28]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[27]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[26]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[25]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[24]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[23]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[22]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[21]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[20]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[19]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[18]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[17]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[16]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[15]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[14]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[13]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[12]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[11]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[10]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[9]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[8]
WARNING: [Synth 8-3331] design cnn_mux_7232_8_1_1 has unconnected port din72[7]
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/ia_2_reg_4393_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_58_reg_4388_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/ia_2_reg_4393_pp2_iter1_reg_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_58_reg_4388_pp2_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\tmp_99_reg_4505_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4505_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_99_reg_4505_reg[2]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[2]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[3]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[4]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[5]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_57_reg_5321_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_63_reg_5326_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[1]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[2]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[3]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[4]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[5]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/tmp_111_reg_4512_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_113_reg_4517_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_1_reg_5052_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_115_reg_5062_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_1_reg_5052_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_115_reg_5062_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_1_reg_5052_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_115_reg_5062_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_1_reg_5052_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_115_reg_5062_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_1_reg_5052_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_115_reg_5062_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_1_reg_5052_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_115_reg_5062_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_1_reg_5052_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_115_reg_5062_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_1_reg_5052_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_115_reg_5062_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_reg_5037_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_5047_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_reg_5037_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_5047_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_reg_5037_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_5047_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_reg_5037_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_5047_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_reg_5037_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_5047_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_reg_5037_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_5047_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_reg_5037_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_5047_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_reg_5037_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_108_reg_5047_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_2_reg_5067_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_122_reg_5077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_2_reg_5067_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_122_reg_5077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_2_reg_5067_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_122_reg_5077_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_2_reg_5067_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_122_reg_5077_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_2_reg_5067_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_122_reg_5077_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_2_reg_5067_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_122_reg_5077_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_2_reg_5067_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_122_reg_5077_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_2_2_reg_5067_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_122_reg_5077_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_1_reg_5132_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_94_reg_5142_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_1_reg_5132_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_94_reg_5142_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_1_reg_5132_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_94_reg_5142_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_1_reg_5132_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_94_reg_5142_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_1_reg_5132_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_94_reg_5142_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_1_reg_5132_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_94_reg_5142_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_1_reg_5132_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_94_reg_5142_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_1_reg_5132_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_94_reg_5142_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_2_reg_5147_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_101_reg_5157_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_2_reg_5147_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_101_reg_5157_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_2_reg_5147_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_101_reg_5157_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_2_reg_5147_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_101_reg_5157_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_2_reg_5147_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_101_reg_5157_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_2_reg_5147_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_101_reg_5157_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_2_reg_5147_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_101_reg_5157_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_2_reg_5147_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_101_reg_5157_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_2_reg_5102_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_80_reg_5112_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_2_reg_5102_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_80_reg_5112_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_2_reg_5102_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_80_reg_5112_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_2_reg_5102_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_80_reg_5112_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_2_reg_5102_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_80_reg_5112_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_2_reg_5102_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_80_reg_5112_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_2_reg_5102_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_80_reg_5112_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_2_reg_5102_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_80_reg_5112_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_reg_5117_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_87_reg_5127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_reg_5117_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_87_reg_5127_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_reg_5117_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_87_reg_5127_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_reg_5117_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_87_reg_5127_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_reg_5117_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_87_reg_5127_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_reg_5117_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_87_reg_5127_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_reg_5117_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_87_reg_5127_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_1_reg_5117_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_87_reg_5127_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_reg_5022_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_67_reg_5032_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_reg_5022_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_67_reg_5032_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_reg_5022_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_67_reg_5032_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_reg_5022_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_67_reg_5032_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_reg_5022_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_67_reg_5032_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_reg_5022_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_67_reg_5032_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_reg_5022_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_67_reg_5032_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_reg_5022_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_67_reg_5032_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_1_reg_5087_reg[6]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_74_reg_5097_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_1_reg_5087_reg[7]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_74_reg_5097_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_1_reg_5087_reg[8]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_74_reg_5097_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_1_reg_5087_reg[9]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_74_reg_5097_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_1_reg_5087_reg[10]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_74_reg_5097_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_1_reg_5087_reg[11]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_74_reg_5097_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_1_reg_5087_reg[12]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_74_reg_5097_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/r_V_3_0_1_reg_5087_reg[13]' (FDE) to 'inst/Conv_16_26_32_3_U0/tmp_74_reg_5097_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/tmp_19_reg_1797_reg[0]' (FD) to 'inst/Pool_32_24_4_U0/tmp_19_reg_1797_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/tmp_19_reg_1797_reg[1]' (FD) to 'inst/Pool_32_24_4_U0/tmp_19_reg_1797_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/tmp_19_reg_1797_reg[2]' (FD) to 'inst/Pool_32_24_4_U0/ia_cast_cast_mid2_reg_1786_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/ia_cast_cast_mid2_reg_1786_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0/A_V_4_0_addr_1_reg_1802_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0/ia_cast_cast_mid2_reg_1786_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0/A_V_4_0_addr_1_reg_1802_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\ia_cast_cast_mid2_reg_1786_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_1152_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FC_128_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_SLAVE_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_MASTER_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U2/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (cnn_mul_32s_32s_3bkb_U1/cnn_mul_32s_32s_3bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module AXI_DMA_SLAVE.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\kb_mid2_reg_2452_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 994.094 ; gain = 639.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d12000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|fifo_w16_d20000_A:        | mem_reg    | 32 K x 16(READ_FIRST)  | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|fifo_w16_d1500_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d500_A:          | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d100_A:          | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name             | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|inst/Conv_1_28_16_3_U0  | A_V_27_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_26_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_24_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_23_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_22_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_21_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_20_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_19_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_18_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_17_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_16_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_15_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_14_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_13_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_12_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_11_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_10_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_9_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_8_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_7_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_6_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_5_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_491_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_390_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_289_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_188_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_0_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | B_V_192_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM64M x 3                     | 
|inst/Conv_1_28_16_3_U0  | B_V_0_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg    | User Attribute | 64 x 8               | RAM64M x 3                     | 
|inst/Conv_1_28_16_3_U0  | B_V_293_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM64M x 3                     | 
|inst/Conv_16_26_32_3_U0 | B_V_1_1_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg  | User Attribute | 2 K x 8              | RAM128X1D x 96                 | 
|inst/Conv_16_26_32_3_U0 | A_V_1_24_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_23_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_22_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_21_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_18_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_16_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_14_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_11_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_8_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_7_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_6_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_4_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_2_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_1_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_0_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg  | User Attribute | 2 K x 8              | RAM128X1D x 96                 | 
|inst/Conv_16_26_32_3_U0 | A_V_1_25_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg  | User Attribute | 2 K x 8              | RAM128X1D x 96                 | 
|inst/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_64_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_65_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_66_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_67_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_68_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_69_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_70_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_71_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_7_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_6_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_5_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_4_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_3_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_2_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_1_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_0_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AXI_DMA_SLAVE     | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE     | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE     | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_SLAVE     | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE     | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE     | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE     | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE     | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_SLAVE     | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE     | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s  | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s  | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s  | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_1_28_16_3_s  | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s  | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Conv_16_26_32_3_s | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s | (C'+((A:0x1a)'*B'')')' | 10     | 10     | 6      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s    | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s    | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s    | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Pool_32_24_4_s    | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s    | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s     | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s     | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s     | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s     | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s     | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s       | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s       | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_10_s       | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s       | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER    | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER    | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER    | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER    | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER    | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER    | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER    | (A''*B'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER    | (A2*B2)'               | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER    | (PCIN>>17)+(A2*B2)'    | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER    | (PCIN+(A''*B'')')'     | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_14_7/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_14_7/mem_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:05 . Memory (MB): peak = 1029.523 ; gain = 675.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:19 . Memory (MB): peak = 1098.445 ; gain = 744.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_VcKz_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d12000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|fifo_w16_d20000_A:        | mem_reg    | 32 K x 16(READ_FIRST)  | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|fifo_w16_d1500_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d500_A:          | mem_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d100_A:          | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name             | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|inst/Conv_1_28_16_3_U0  | A_V_27_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_26_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_24_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_23_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_22_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_21_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_20_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_19_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_18_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_17_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_16_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_15_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_14_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_13_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_12_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_11_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_10_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_9_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_8_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_7_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_6_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_5_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_491_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_390_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_289_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_188_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | A_V_0_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg    | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/Conv_1_28_16_3_U0  | B_V_192_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM64M x 3                     | 
|inst/Conv_1_28_16_3_U0  | B_V_0_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg    | User Attribute | 64 x 8               | RAM64M x 3                     | 
|inst/Conv_1_28_16_3_U0  | B_V_293_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg  | User Attribute | 64 x 8               | RAM64M x 3                     | 
|inst/Conv_16_26_32_3_U0 | B_V_1_1_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg  | User Attribute | 2 K x 8              | RAM128X1D x 96                 | 
|inst/Conv_16_26_32_3_U0 | A_V_1_24_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_23_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_22_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_21_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_18_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_16_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_14_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_11_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_8_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_7_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_6_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_4_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_2_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_1_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | A_V_1_0_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg  | User Attribute | 2 K x 8              | RAM128X1D x 96                 | 
|inst/Conv_16_26_32_3_U0 | A_V_1_25_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/Conv_16_26_32_3_U0 | B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg  | User Attribute | 2 K x 8              | RAM128X1D x 96                 | 
|inst/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_64_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_65_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_66_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_67_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_68_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_69_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_70_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_1152_128_U0     | A_V_2_71_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_7_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_6_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_5_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_4_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_3_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_2_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_1_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/FC_128_10_U0       | A_V_3_0_U/FC_1152_128_s_A_VbAo_ram_U/ram_reg  | User Attribute | 16 x 8               | RAM32M x 2                     | 
+------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/Conv_16_26_32_3_U0/ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[0]' (FDE) to 'inst/Conv_16_26_32_3_U0/ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Conv_16_26_32_3_U0/ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_1671_reg[6] )
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:50 . Memory (MB): peak = 1374.820 ; gain = 1020.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0_stream_out_V_V_write is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_1_28_16_3_U0_stream_out_V_V_write is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net connect_5_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_V_2_0_load_reg_60450  is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_V_2_0_ce0  is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 73 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:02:55 . Memory (MB): peak = 1374.820 ; gain = 1020.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:02:56 . Memory (MB): peak = 1374.820 ; gain = 1020.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:03:00 . Memory (MB): peak = 1374.820 ; gain = 1020.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:40 ; elapsed = 00:03:00 . Memory (MB): peak = 1374.820 ; gain = 1020.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:03:00 . Memory (MB): peak = 1374.820 ; gain = 1020.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:41 ; elapsed = 00:03:01 . Memory (MB): peak = 1374.820 ; gain = 1020.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | Conv_16_26_32_3_U0/ifzero_reg_4803_pp2_iter5_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/tmp_90_reg_4468_pp2_iter4_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/k_mid2_reg_4338_pp1_iter4_reg_reg[4] | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/ifzero_reg_6041_pp2_iter6_reg_reg[0]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond4_reg_5293_pp2_iter5_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ifzero_reg_1348_pp2_iter6_reg_reg[0]       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond3_reg_1240_pp2_iter5_reg_reg[0]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_1_28_16_3_U0/ap_CS_fsm_reg[13]                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/ap_CS_fsm_reg[13]                    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/ap_CS_fsm_reg[13]                       | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ap_CS_fsm_reg[13]                        | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_CS_fsm_reg[13]                          | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter6_reg              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter6_reg                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   475|
|2     |DSP48E1    |    27|
|3     |DSP48E1_3  |     1|
|4     |DSP48E1_4  |     9|
|5     |DSP48E1_5  |     9|
|6     |LUT1       |   281|
|7     |LUT2       |   563|
|8     |LUT3       |  1081|
|9     |LUT4       |  1361|
|10    |LUT5       |  1352|
|11    |LUT6       |  3331|
|12    |MUXF7      |   192|
|13    |MUXF8      |    64|
|14    |RAM128X1D  |   912|
|15    |RAM32M     |   216|
|16    |RAM32X1D   |   208|
|17    |RAM64M     |     9|
|18    |RAMB18E1_2 |     3|
|19    |RAMB18E1_3 |    32|
|20    |RAMB18E1_4 |    72|
|21    |RAMB36E1   |     8|
|22    |RAMB36E1_1 |    16|
|23    |RAMB36E1_2 |     1|
|24    |SRL16E     |    18|
|25    |FDRE       |  6816|
|26    |FDSE       |    31|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------+------+
|      |Instance                               |Module                           |Cells |
+------+---------------------------------------+---------------------------------+------+
|1     |top                                    |                                 | 17088|
|2     |  inst                                 |cnn                              | 17088|
|3     |    AXI_DMA_MASTER_U0                  |AXI_DMA_MASTER                   |   652|
|4     |      cnn_mul_32s_32s_3bkb_U59         |cnn_mul_32s_32s_3bkb_470         |    37|
|5     |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_473 |    37|
|6     |      cnn_mul_32s_32s_3bkb_U60         |cnn_mul_32s_32s_3bkb_471         |    37|
|7     |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_472 |    37|
|8     |    AXI_DMA_SLAVE_U0                   |AXI_DMA_SLAVE                    |   453|
|9     |      cnn_mul_32s_32s_3bkb_U1          |cnn_mul_32s_32s_3bkb_466         |    37|
|10    |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_469 |    37|
|11    |      cnn_mul_32s_32s_3bkb_U2          |cnn_mul_32s_32s_3bkb_467         |    37|
|12    |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_468 |    37|
|13    |    Conv_16_26_32_3_U0                 |Conv_16_26_32_3_s                |  8386|
|14    |      A_V_1_0_U                        |Conv_16_26_32_3_sLf8             |    93|
|15    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_465     |    93|
|16    |      A_V_1_10_U                       |Conv_16_26_32_3_sLf8_410         |   119|
|17    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_464     |   119|
|18    |      A_V_1_11_U                       |Conv_16_26_32_3_sLf8_411         |   117|
|19    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_463     |   117|
|20    |      A_V_1_12_U                       |Conv_16_26_32_3_sLf8_412         |   120|
|21    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_462     |   120|
|22    |      A_V_1_13_U                       |Conv_16_26_32_3_sLf8_413         |   116|
|23    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_461     |   116|
|24    |      A_V_1_14_U                       |Conv_16_26_32_3_sLf8_414         |   116|
|25    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_460     |   116|
|26    |      A_V_1_15_U                       |Conv_16_26_32_3_sLf8_415         |   118|
|27    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_459     |   118|
|28    |      A_V_1_16_U                       |Conv_16_26_32_3_sLf8_416         |   122|
|29    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_458     |   122|
|30    |      A_V_1_17_U                       |Conv_16_26_32_3_sLf8_417         |   115|
|31    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_457     |   115|
|32    |      A_V_1_18_U                       |Conv_16_26_32_3_sLf8_418         |   117|
|33    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_456     |   117|
|34    |      A_V_1_19_U                       |Conv_16_26_32_3_sLf8_419         |   117|
|35    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_455     |   117|
|36    |      A_V_1_1_U                        |Conv_16_26_32_3_sLf8_420         |   119|
|37    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_454     |   119|
|38    |      A_V_1_20_U                       |Conv_16_26_32_3_sLf8_421         |   117|
|39    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_453     |   117|
|40    |      A_V_1_21_U                       |Conv_16_26_32_3_sLf8_422         |   118|
|41    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_452     |   118|
|42    |      A_V_1_22_U                       |Conv_16_26_32_3_sLf8_423         |   117|
|43    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_451     |   117|
|44    |      A_V_1_23_U                       |Conv_16_26_32_3_sLf8_424         |   124|
|45    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_450     |   124|
|46    |      A_V_1_24_U                       |Conv_16_26_32_3_sLf8_425         |   140|
|47    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_449     |   140|
|48    |      A_V_1_25_U                       |Conv_16_26_32_3_sLf8_426         |   116|
|49    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_448     |   116|
|50    |      A_V_1_2_U                        |Conv_16_26_32_3_sLf8_427         |   117|
|51    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_447     |   117|
|52    |      A_V_1_3_U                        |Conv_16_26_32_3_sLf8_428         |   117|
|53    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_446     |   117|
|54    |      A_V_1_4_U                        |Conv_16_26_32_3_sLf8_429         |   118|
|55    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_445     |   118|
|56    |      A_V_1_5_U                        |Conv_16_26_32_3_sLf8_430         |   117|
|57    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_444     |   117|
|58    |      A_V_1_6_U                        |Conv_16_26_32_3_sLf8_431         |   117|
|59    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_443     |   117|
|60    |      A_V_1_7_U                        |Conv_16_26_32_3_sLf8_432         |   120|
|61    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_442     |   120|
|62    |      A_V_1_8_U                        |Conv_16_26_32_3_sLf8_433         |   119|
|63    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_441     |   119|
|64    |      A_V_1_9_U                        |Conv_16_26_32_3_sLf8_434         |   117|
|65    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram         |   117|
|66    |      B_V_1_0_U                        |Conv_16_26_32_3_sIfE             |   245|
|67    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram_440     |   245|
|68    |      B_V_1_1_U                        |Conv_16_26_32_3_sIfE_435         |   236|
|69    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram_439     |   236|
|70    |      B_V_1_2_U                        |Conv_16_26_32_3_sIfE_436         |   248|
|71    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram         |   248|
|72    |      cnn_mul_32s_32s_3bkb_U23         |cnn_mul_32s_32s_3bkb_437         |    37|
|73    |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_438 |    37|
|74    |    Conv_1_28_16_3_U0                  |Conv_1_28_16_3_s                 |  1478|
|75    |      A_V_0_U                          |Conv_1_28_16_3_s_dEe             |    11|
|76    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_409     |    11|
|77    |      A_V_10_U                         |Conv_1_28_16_3_s_dEe_350         |    11|
|78    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_408     |    11|
|79    |      A_V_11_U                         |Conv_1_28_16_3_s_dEe_351         |    11|
|80    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_407     |    11|
|81    |      A_V_12_U                         |Conv_1_28_16_3_s_dEe_352         |    11|
|82    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_406     |    11|
|83    |      A_V_13_U                         |Conv_1_28_16_3_s_dEe_353         |    11|
|84    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_405     |    11|
|85    |      A_V_14_U                         |Conv_1_28_16_3_s_dEe_354         |    11|
|86    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_404     |    11|
|87    |      A_V_15_U                         |Conv_1_28_16_3_s_dEe_355         |    11|
|88    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_403     |    11|
|89    |      A_V_16_U                         |Conv_1_28_16_3_s_dEe_356         |    11|
|90    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_402     |    11|
|91    |      A_V_17_U                         |Conv_1_28_16_3_s_dEe_357         |    11|
|92    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_401     |    11|
|93    |      A_V_188_U                        |Conv_1_28_16_3_s_dEe_358         |    11|
|94    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_400     |    11|
|95    |      A_V_18_U                         |Conv_1_28_16_3_s_dEe_359         |    11|
|96    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_399     |    11|
|97    |      A_V_19_U                         |Conv_1_28_16_3_s_dEe_360         |    11|
|98    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_398     |    11|
|99    |      A_V_20_U                         |Conv_1_28_16_3_s_dEe_361         |    11|
|100   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_397     |    11|
|101   |      A_V_21_U                         |Conv_1_28_16_3_s_dEe_362         |    11|
|102   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_396     |    11|
|103   |      A_V_22_U                         |Conv_1_28_16_3_s_dEe_363         |    11|
|104   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_395     |    11|
|105   |      A_V_23_U                         |Conv_1_28_16_3_s_dEe_364         |    11|
|106   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_394     |    11|
|107   |      A_V_24_U                         |Conv_1_28_16_3_s_dEe_365         |    11|
|108   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_393     |    11|
|109   |      A_V_25_U                         |Conv_1_28_16_3_s_dEe_366         |    11|
|110   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_392     |    11|
|111   |      A_V_26_U                         |Conv_1_28_16_3_s_dEe_367         |    11|
|112   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_391     |    11|
|113   |      A_V_27_U                         |Conv_1_28_16_3_s_dEe_368         |    11|
|114   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_390     |    11|
|115   |      A_V_289_U                        |Conv_1_28_16_3_s_dEe_369         |    11|
|116   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_389     |    11|
|117   |      A_V_390_U                        |Conv_1_28_16_3_s_dEe_370         |    11|
|118   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_388     |    11|
|119   |      A_V_491_U                        |Conv_1_28_16_3_s_dEe_371         |    11|
|120   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_387     |    11|
|121   |      A_V_5_U                          |Conv_1_28_16_3_s_dEe_372         |    11|
|122   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_386     |    11|
|123   |      A_V_6_U                          |Conv_1_28_16_3_s_dEe_373         |    11|
|124   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_385     |    11|
|125   |      A_V_7_U                          |Conv_1_28_16_3_s_dEe_374         |    11|
|126   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_384     |    11|
|127   |      A_V_8_U                          |Conv_1_28_16_3_s_dEe_375         |    11|
|128   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_383     |    11|
|129   |      A_V_9_U                          |Conv_1_28_16_3_s_dEe_376         |    11|
|130   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram         |    11|
|131   |      B_V_0_U                          |Conv_1_28_16_3_s_Ffa             |    20|
|132   |        Conv_1_28_16_3_s_Ffa_ram_U     |Conv_1_28_16_3_s_Ffa_ram_382     |    20|
|133   |      B_V_192_U                        |Conv_1_28_16_3_s_Ffa_377         |    13|
|134   |        Conv_1_28_16_3_s_Ffa_ram_U     |Conv_1_28_16_3_s_Ffa_ram_381     |    13|
|135   |      B_V_293_U                        |Conv_1_28_16_3_s_Ffa_378         |    12|
|136   |        Conv_1_28_16_3_s_Ffa_ram_U     |Conv_1_28_16_3_s_Ffa_ram         |    12|
|137   |      cnn_mul_32s_32s_3bkb_U12         |cnn_mul_32s_32s_3bkb_379         |    37|
|138   |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_380 |    37|
|139   |      cnn_mux_285_8_1_1_U14            |cnn_mux_285_8_1_1                |    88|
|140   |    FC_1152_128_U0                     |FC_1152_128_s                    |  3170|
|141   |      A_V_2_0_U                        |FC_1152_128_s_A_VbAo_62          |    11|
|142   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_349     |    11|
|143   |      A_V_2_10_U                       |FC_1152_128_s_A_VbAo_63          |    11|
|144   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_348     |    11|
|145   |      A_V_2_11_U                       |FC_1152_128_s_A_VbAo_64          |    11|
|146   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_347     |    11|
|147   |      A_V_2_12_U                       |FC_1152_128_s_A_VbAo_65          |    11|
|148   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_346     |    11|
|149   |      A_V_2_13_U                       |FC_1152_128_s_A_VbAo_66          |    11|
|150   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_345     |    11|
|151   |      A_V_2_14_U                       |FC_1152_128_s_A_VbAo_67          |    11|
|152   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_344     |    11|
|153   |      A_V_2_15_U                       |FC_1152_128_s_A_VbAo_68          |    11|
|154   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_343     |    11|
|155   |      A_V_2_16_U                       |FC_1152_128_s_A_VbAo_69          |    12|
|156   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_342     |    12|
|157   |      A_V_2_17_U                       |FC_1152_128_s_A_VbAo_70          |    12|
|158   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_341     |    12|
|159   |      A_V_2_18_U                       |FC_1152_128_s_A_VbAo_71          |    12|
|160   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_340     |    12|
|161   |      A_V_2_19_U                       |FC_1152_128_s_A_VbAo_72          |    12|
|162   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_339     |    12|
|163   |      A_V_2_1_U                        |FC_1152_128_s_A_VbAo_73          |    11|
|164   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_338     |    11|
|165   |      A_V_2_20_U                       |FC_1152_128_s_A_VbAo_74          |    11|
|166   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_337     |    11|
|167   |      A_V_2_21_U                       |FC_1152_128_s_A_VbAo_75          |    11|
|168   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_336     |    11|
|169   |      A_V_2_22_U                       |FC_1152_128_s_A_VbAo_76          |    11|
|170   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_335     |    11|
|171   |      A_V_2_23_U                       |FC_1152_128_s_A_VbAo_77          |    11|
|172   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_334     |    11|
|173   |      A_V_2_24_U                       |FC_1152_128_s_A_VbAo_78          |    12|
|174   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_333     |    12|
|175   |      A_V_2_25_U                       |FC_1152_128_s_A_VbAo_79          |    12|
|176   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_332     |    12|
|177   |      A_V_2_26_U                       |FC_1152_128_s_A_VbAo_80          |    12|
|178   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_331     |    12|
|179   |      A_V_2_27_U                       |FC_1152_128_s_A_VbAo_81          |    12|
|180   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_330     |    12|
|181   |      A_V_2_28_U                       |FC_1152_128_s_A_VbAo_82          |    11|
|182   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_329     |    11|
|183   |      A_V_2_29_U                       |FC_1152_128_s_A_VbAo_83          |    11|
|184   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_328     |    11|
|185   |      A_V_2_2_U                        |FC_1152_128_s_A_VbAo_84          |    11|
|186   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_327     |    11|
|187   |      A_V_2_30_U                       |FC_1152_128_s_A_VbAo_85          |    11|
|188   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_326     |    11|
|189   |      A_V_2_31_U                       |FC_1152_128_s_A_VbAo_86          |    11|
|190   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_325     |    11|
|191   |      A_V_2_32_U                       |FC_1152_128_s_A_VbAo_87          |    11|
|192   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_324     |    11|
|193   |      A_V_2_33_U                       |FC_1152_128_s_A_VbAo_88          |    11|
|194   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_323     |    11|
|195   |      A_V_2_34_U                       |FC_1152_128_s_A_VbAo_89          |    11|
|196   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_322     |    11|
|197   |      A_V_2_35_U                       |FC_1152_128_s_A_VbAo_90          |    11|
|198   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_321     |    11|
|199   |      A_V_2_36_U                       |FC_1152_128_s_A_VbAo_91          |    11|
|200   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_320     |    11|
|201   |      A_V_2_37_U                       |FC_1152_128_s_A_VbAo_92          |    11|
|202   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_319     |    11|
|203   |      A_V_2_38_U                       |FC_1152_128_s_A_VbAo_93          |    11|
|204   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_318     |    11|
|205   |      A_V_2_39_U                       |FC_1152_128_s_A_VbAo_94          |    11|
|206   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_317     |    11|
|207   |      A_V_2_3_U                        |FC_1152_128_s_A_VbAo_95          |    11|
|208   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_316     |    11|
|209   |      A_V_2_40_U                       |FC_1152_128_s_A_VbAo_96          |    11|
|210   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_315     |    11|
|211   |      A_V_2_41_U                       |FC_1152_128_s_A_VbAo_97          |    11|
|212   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_314     |    11|
|213   |      A_V_2_42_U                       |FC_1152_128_s_A_VbAo_98          |    11|
|214   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_313     |    11|
|215   |      A_V_2_43_U                       |FC_1152_128_s_A_VbAo_99          |    11|
|216   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_312     |    11|
|217   |      A_V_2_44_U                       |FC_1152_128_s_A_VbAo_100         |    11|
|218   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_311     |    11|
|219   |      A_V_2_45_U                       |FC_1152_128_s_A_VbAo_101         |    11|
|220   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_310     |    11|
|221   |      A_V_2_46_U                       |FC_1152_128_s_A_VbAo_102         |    11|
|222   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_309     |    11|
|223   |      A_V_2_47_U                       |FC_1152_128_s_A_VbAo_103         |    11|
|224   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_308     |    11|
|225   |      A_V_2_48_U                       |FC_1152_128_s_A_VbAo_104         |    11|
|226   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_307     |    11|
|227   |      A_V_2_49_U                       |FC_1152_128_s_A_VbAo_105         |    11|
|228   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_306     |    11|
|229   |      A_V_2_4_U                        |FC_1152_128_s_A_VbAo_106         |    11|
|230   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_305     |    11|
|231   |      A_V_2_50_U                       |FC_1152_128_s_A_VbAo_107         |    11|
|232   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_304     |    11|
|233   |      A_V_2_51_U                       |FC_1152_128_s_A_VbAo_108         |    11|
|234   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_303     |    11|
|235   |      A_V_2_52_U                       |FC_1152_128_s_A_VbAo_109         |    11|
|236   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_302     |    11|
|237   |      A_V_2_53_U                       |FC_1152_128_s_A_VbAo_110         |    11|
|238   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_301     |    11|
|239   |      A_V_2_54_U                       |FC_1152_128_s_A_VbAo_111         |    11|
|240   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_300     |    11|
|241   |      A_V_2_55_U                       |FC_1152_128_s_A_VbAo_112         |    11|
|242   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_299     |    11|
|243   |      A_V_2_56_U                       |FC_1152_128_s_A_VbAo_113         |    11|
|244   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_298     |    11|
|245   |      A_V_2_57_U                       |FC_1152_128_s_A_VbAo_114         |    11|
|246   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_297     |    11|
|247   |      A_V_2_58_U                       |FC_1152_128_s_A_VbAo_115         |    11|
|248   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_296     |    11|
|249   |      A_V_2_59_U                       |FC_1152_128_s_A_VbAo_116         |    11|
|250   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_295     |    11|
|251   |      A_V_2_5_U                        |FC_1152_128_s_A_VbAo_117         |    11|
|252   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_294     |    11|
|253   |      A_V_2_60_U                       |FC_1152_128_s_A_VbAo_118         |    11|
|254   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_293     |    11|
|255   |      A_V_2_61_U                       |FC_1152_128_s_A_VbAo_119         |    11|
|256   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_292     |    11|
|257   |      A_V_2_62_U                       |FC_1152_128_s_A_VbAo_120         |    11|
|258   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_291     |    11|
|259   |      A_V_2_63_U                       |FC_1152_128_s_A_VbAo_121         |    11|
|260   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_290     |    11|
|261   |      A_V_2_64_U                       |FC_1152_128_s_A_VbAo_122         |    13|
|262   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_289     |    13|
|263   |      A_V_2_65_U                       |FC_1152_128_s_A_VbAo_123         |    11|
|264   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_288     |    11|
|265   |      A_V_2_66_U                       |FC_1152_128_s_A_VbAo_124         |    11|
|266   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_287     |    11|
|267   |      A_V_2_67_U                       |FC_1152_128_s_A_VbAo_125         |    11|
|268   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_286     |    11|
|269   |      A_V_2_68_U                       |FC_1152_128_s_A_VbAo_126         |    12|
|270   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_285     |    12|
|271   |      A_V_2_69_U                       |FC_1152_128_s_A_VbAo_127         |    11|
|272   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_284     |    11|
|273   |      A_V_2_6_U                        |FC_1152_128_s_A_VbAo_128         |    11|
|274   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_283     |    11|
|275   |      A_V_2_70_U                       |FC_1152_128_s_A_VbAo_129         |    11|
|276   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_282     |    11|
|277   |      A_V_2_71_U                       |FC_1152_128_s_A_VbAo_130         |    13|
|278   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_281     |    13|
|279   |      A_V_2_7_U                        |FC_1152_128_s_A_VbAo_131         |    11|
|280   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_280     |    11|
|281   |      A_V_2_8_U                        |FC_1152_128_s_A_VbAo_132         |    11|
|282   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_279     |    11|
|283   |      A_V_2_9_U                        |FC_1152_128_s_A_VbAo_133         |    11|
|284   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_278     |    11|
|285   |      B_V_2_0_U                        |FC_1152_128_s_B_VcKz             |     5|
|286   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_277     |     5|
|287   |      B_V_2_10_U                       |FC_1152_128_s_B_VcKz_134         |     2|
|288   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_276     |     2|
|289   |      B_V_2_11_U                       |FC_1152_128_s_B_VcKz_135         |    18|
|290   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_275     |    18|
|291   |      B_V_2_12_U                       |FC_1152_128_s_B_VcKz_136         |     4|
|292   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_274     |     4|
|293   |      B_V_2_13_U                       |FC_1152_128_s_B_VcKz_137         |     2|
|294   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_273     |     2|
|295   |      B_V_2_14_U                       |FC_1152_128_s_B_VcKz_138         |     2|
|296   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_272     |     2|
|297   |      B_V_2_15_U                       |FC_1152_128_s_B_VcKz_139         |    10|
|298   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_271     |    10|
|299   |      B_V_2_16_U                       |FC_1152_128_s_B_VcKz_140         |     3|
|300   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_270     |     3|
|301   |      B_V_2_17_U                       |FC_1152_128_s_B_VcKz_141         |     3|
|302   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_269     |     3|
|303   |      B_V_2_18_U                       |FC_1152_128_s_B_VcKz_142         |     3|
|304   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_268     |     3|
|305   |      B_V_2_19_U                       |FC_1152_128_s_B_VcKz_143         |    28|
|306   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_267     |    28|
|307   |      B_V_2_1_U                        |FC_1152_128_s_B_VcKz_144         |     2|
|308   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_266     |     2|
|309   |      B_V_2_20_U                       |FC_1152_128_s_B_VcKz_145         |     2|
|310   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_265     |     2|
|311   |      B_V_2_21_U                       |FC_1152_128_s_B_VcKz_146         |     2|
|312   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_264     |     2|
|313   |      B_V_2_22_U                       |FC_1152_128_s_B_VcKz_147         |     4|
|314   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_263     |     4|
|315   |      B_V_2_23_U                       |FC_1152_128_s_B_VcKz_148         |    10|
|316   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_262     |    10|
|317   |      B_V_2_24_U                       |FC_1152_128_s_B_VcKz_149         |     3|
|318   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_261     |     3|
|319   |      B_V_2_25_U                       |FC_1152_128_s_B_VcKz_150         |     3|
|320   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_260     |     3|
|321   |      B_V_2_26_U                       |FC_1152_128_s_B_VcKz_151         |     3|
|322   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_259     |     3|
|323   |      B_V_2_27_U                       |FC_1152_128_s_B_VcKz_152         |    20|
|324   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_258     |    20|
|325   |      B_V_2_28_U                       |FC_1152_128_s_B_VcKz_153         |     2|
|326   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_257     |     2|
|327   |      B_V_2_29_U                       |FC_1152_128_s_B_VcKz_154         |     2|
|328   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_256     |     2|
|329   |      B_V_2_2_U                        |FC_1152_128_s_B_VcKz_155         |     4|
|330   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_255     |     4|
|331   |      B_V_2_30_U                       |FC_1152_128_s_B_VcKz_156         |     2|
|332   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_254     |     2|
|333   |      B_V_2_31_U                       |FC_1152_128_s_B_VcKz_157         |    10|
|334   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_253     |    10|
|335   |      B_V_2_32_U                       |FC_1152_128_s_B_VcKz_158         |     4|
|336   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_252     |     4|
|337   |      B_V_2_33_U                       |FC_1152_128_s_B_VcKz_159         |     2|
|338   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_251     |     2|
|339   |      B_V_2_34_U                       |FC_1152_128_s_B_VcKz_160         |     2|
|340   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_250     |     2|
|341   |      B_V_2_35_U                       |FC_1152_128_s_B_VcKz_161         |    26|
|342   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_249     |    26|
|343   |      B_V_2_36_U                       |FC_1152_128_s_B_VcKz_162         |     2|
|344   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_248     |     2|
|345   |      B_V_2_37_U                       |FC_1152_128_s_B_VcKz_163         |     2|
|346   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_247     |     2|
|347   |      B_V_2_38_U                       |FC_1152_128_s_B_VcKz_164         |     2|
|348   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_246     |     2|
|349   |      B_V_2_39_U                       |FC_1152_128_s_B_VcKz_165         |    10|
|350   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_245     |    10|
|351   |      B_V_2_3_U                        |FC_1152_128_s_B_VcKz_166         |    26|
|352   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_244     |    26|
|353   |      B_V_2_40_U                       |FC_1152_128_s_B_VcKz_167         |     2|
|354   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_243     |     2|
|355   |      B_V_2_41_U                       |FC_1152_128_s_B_VcKz_168         |     2|
|356   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_242     |     2|
|357   |      B_V_2_42_U                       |FC_1152_128_s_B_VcKz_169         |     4|
|358   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_241     |     4|
|359   |      B_V_2_43_U                       |FC_1152_128_s_B_VcKz_170         |    18|
|360   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_240     |    18|
|361   |      B_V_2_44_U                       |FC_1152_128_s_B_VcKz_171         |     2|
|362   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_239     |     2|
|363   |      B_V_2_45_U                       |FC_1152_128_s_B_VcKz_172         |     2|
|364   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_238     |     2|
|365   |      B_V_2_46_U                       |FC_1152_128_s_B_VcKz_173         |     2|
|366   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_237     |     2|
|367   |      B_V_2_47_U                       |FC_1152_128_s_B_VcKz_174         |    10|
|368   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_236     |    10|
|369   |      B_V_2_48_U                       |FC_1152_128_s_B_VcKz_175         |     2|
|370   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_235     |     2|
|371   |      B_V_2_49_U                       |FC_1152_128_s_B_VcKz_176         |     2|
|372   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_234     |     2|
|373   |      B_V_2_4_U                        |FC_1152_128_s_B_VcKz_177         |     2|
|374   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_233     |     2|
|375   |      B_V_2_50_U                       |FC_1152_128_s_B_VcKz_178         |     2|
|376   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_232     |     2|
|377   |      B_V_2_51_U                       |FC_1152_128_s_B_VcKz_179         |    34|
|378   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_231     |    34|
|379   |      B_V_2_52_U                       |FC_1152_128_s_B_VcKz_180         |     4|
|380   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_230     |     4|
|381   |      B_V_2_53_U                       |FC_1152_128_s_B_VcKz_181         |     2|
|382   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_229     |     2|
|383   |      B_V_2_54_U                       |FC_1152_128_s_B_VcKz_182         |     2|
|384   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_228     |     2|
|385   |      B_V_2_55_U                       |FC_1152_128_s_B_VcKz_183         |    10|
|386   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_227     |    10|
|387   |      B_V_2_56_U                       |FC_1152_128_s_B_VcKz_184         |     2|
|388   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_226     |     2|
|389   |      B_V_2_57_U                       |FC_1152_128_s_B_VcKz_185         |     2|
|390   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_225     |     2|
|391   |      B_V_2_58_U                       |FC_1152_128_s_B_VcKz_186         |     2|
|392   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_224     |     2|
|393   |      B_V_2_59_U                       |FC_1152_128_s_B_VcKz_187         |    18|
|394   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_223     |    18|
|395   |      B_V_2_5_U                        |FC_1152_128_s_B_VcKz_188         |     2|
|396   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_222     |     2|
|397   |      B_V_2_60_U                       |FC_1152_128_s_B_VcKz_189         |     2|
|398   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_221     |     2|
|399   |      B_V_2_61_U                       |FC_1152_128_s_B_VcKz_190         |     2|
|400   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_220     |     2|
|401   |      B_V_2_62_U                       |FC_1152_128_s_B_VcKz_191         |     4|
|402   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_219     |     4|
|403   |      B_V_2_63_U                       |FC_1152_128_s_B_VcKz_192         |    10|
|404   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_218     |    10|
|405   |      B_V_2_64_U                       |FC_1152_128_s_B_VcKz_193         |     3|
|406   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_217     |     3|
|407   |      B_V_2_65_U                       |FC_1152_128_s_B_VcKz_194         |     2|
|408   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_216     |     2|
|409   |      B_V_2_66_U                       |FC_1152_128_s_B_VcKz_195         |     2|
|410   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_215     |     2|
|411   |      B_V_2_67_U                       |FC_1152_128_s_B_VcKz_196         |    10|
|412   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_214     |    10|
|413   |      B_V_2_68_U                       |FC_1152_128_s_B_VcKz_197         |     3|
|414   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_213     |     3|
|415   |      B_V_2_69_U                       |FC_1152_128_s_B_VcKz_198         |     2|
|416   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_212     |     2|
|417   |      B_V_2_6_U                        |FC_1152_128_s_B_VcKz_199         |     2|
|418   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_211     |     2|
|419   |      B_V_2_70_U                       |FC_1152_128_s_B_VcKz_200         |     2|
|420   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_210     |     2|
|421   |      B_V_2_71_U                       |FC_1152_128_s_B_VcKz_201         |    21|
|422   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_209     |    21|
|423   |      B_V_2_7_U                        |FC_1152_128_s_B_VcKz_202         |    10|
|424   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_208     |    10|
|425   |      B_V_2_8_U                        |FC_1152_128_s_B_VcKz_203         |     2|
|426   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram_207     |     2|
|427   |      B_V_2_9_U                        |FC_1152_128_s_B_VcKz_204         |     2|
|428   |        FC_1152_128_s_B_VcKz_ram_U     |FC_1152_128_s_B_VcKz_ram         |     2|
|429   |      cnn_mul_32s_32s_3bkb_U40         |cnn_mul_32s_32s_3bkb_205         |    37|
|430   |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_206 |    37|
|431   |    FC_128_10_U0                       |FC_128_10_s                      |  1024|
|432   |      A_V_3_0_U                        |FC_1152_128_s_A_VbAo             |    12|
|433   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_61      |    12|
|434   |      A_V_3_1_U                        |FC_1152_128_s_A_VbAo_46          |    11|
|435   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_60      |    11|
|436   |      A_V_3_2_U                        |FC_1152_128_s_A_VbAo_47          |    11|
|437   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_59      |    11|
|438   |      A_V_3_3_U                        |FC_1152_128_s_A_VbAo_48          |    11|
|439   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_58      |    11|
|440   |      A_V_3_4_U                        |FC_1152_128_s_A_VbAo_49          |    11|
|441   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_57      |    11|
|442   |      A_V_3_5_U                        |FC_1152_128_s_A_VbAo_50          |    12|
|443   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_56      |    12|
|444   |      A_V_3_6_U                        |FC_1152_128_s_A_VbAo_51          |    11|
|445   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram_55      |    11|
|446   |      A_V_3_7_U                        |FC_1152_128_s_A_VbAo_52          |    11|
|447   |        FC_1152_128_s_A_VbAo_ram_U     |FC_1152_128_s_A_VbAo_ram         |    11|
|448   |      cnn_mul_32s_32s_3bkb_U50         |cnn_mul_32s_32s_3bkb_53          |    37|
|449   |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0_54  |    37|
|450   |    Pool_32_24_4_U0                    |Pool_32_24_4_s                   |   911|
|451   |      A_V_4_0_U                        |Pool_32_24_4_s_A_bck             |    12|
|452   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_45      |    12|
|453   |      A_V_4_10_U                       |Pool_32_24_4_s_A_bck_0           |     2|
|454   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_44      |     2|
|455   |      A_V_4_11_U                       |Pool_32_24_4_s_A_bck_1           |     2|
|456   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_43      |     2|
|457   |      A_V_4_12_U                       |Pool_32_24_4_s_A_bck_2           |    21|
|458   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_42      |    21|
|459   |      A_V_4_13_U                       |Pool_32_24_4_s_A_bck_3           |     2|
|460   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_41      |     2|
|461   |      A_V_4_14_U                       |Pool_32_24_4_s_A_bck_4           |     2|
|462   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_40      |     2|
|463   |      A_V_4_15_U                       |Pool_32_24_4_s_A_bck_5           |    10|
|464   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_39      |    10|
|465   |      A_V_4_16_U                       |Pool_32_24_4_s_A_bck_6           |     3|
|466   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_38      |     3|
|467   |      A_V_4_17_U                       |Pool_32_24_4_s_A_bck_7           |     2|
|468   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_37      |     2|
|469   |      A_V_4_18_U                       |Pool_32_24_4_s_A_bck_8           |     2|
|470   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_36      |     2|
|471   |      A_V_4_19_U                       |Pool_32_24_4_s_A_bck_9           |    18|
|472   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_35      |    18|
|473   |      A_V_4_1_U                        |Pool_32_24_4_s_A_bck_10          |     2|
|474   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_34      |     2|
|475   |      A_V_4_20_U                       |Pool_32_24_4_s_A_bck_11          |    14|
|476   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_33      |    14|
|477   |      A_V_4_21_U                       |Pool_32_24_4_s_A_bck_12          |    10|
|478   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_32      |    10|
|479   |      A_V_4_22_U                       |Pool_32_24_4_s_A_bck_13          |     2|
|480   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_31      |     2|
|481   |      A_V_4_23_U                       |Pool_32_24_4_s_A_bck_14          |     4|
|482   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_30      |     4|
|483   |      A_V_4_2_U                        |Pool_32_24_4_s_A_bck_15          |     2|
|484   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_29      |     2|
|485   |      A_V_4_3_U                        |Pool_32_24_4_s_A_bck_16          |    18|
|486   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_28      |    18|
|487   |      A_V_4_4_U                        |Pool_32_24_4_s_A_bck_17          |     3|
|488   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_27      |     3|
|489   |      A_V_4_5_U                        |Pool_32_24_4_s_A_bck_18          |     2|
|490   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_26      |     2|
|491   |      A_V_4_6_U                        |Pool_32_24_4_s_A_bck_19          |    10|
|492   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_25      |    10|
|493   |      A_V_4_7_U                        |Pool_32_24_4_s_A_bck_20          |     2|
|494   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_24      |     2|
|495   |      A_V_4_8_U                        |Pool_32_24_4_s_A_bck_21          |    20|
|496   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_23      |    20|
|497   |      A_V_4_9_U                        |Pool_32_24_4_s_A_bck_22          |    10|
|498   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram         |    10|
|499   |      cnn_mul_32s_32s_3bkb_U32         |cnn_mul_32s_32s_3bkb             |    37|
|500   |        cnn_mul_32s_32s_3bkb_MulnS_0_U |cnn_mul_32s_32s_3bkb_MulnS_0     |    37|
|501   |    connect_0_V_V_U                    |fifo_w16_d1000_A                 |   144|
|502   |    connect_1_V_V_U                    |fifo_w16_d12000_A                |   163|
|503   |    connect_2_V_V_U                    |fifo_w16_d20000_A                |   216|
|504   |    connect_3_V_V_U                    |fifo_w16_d1500_A                 |   160|
|505   |    connect_4_V_V_U                    |fifo_w16_d500_A                  |   133|
|506   |    connect_5_V_V_U                    |fifo_w16_d100_A                  |   127|
|507   |    start_for_AXI_DMAdZM_U             |start_for_AXI_DMAdZM             |    10|
|508   |    start_for_Conv_16dVL_U             |start_for_Conv_16dVL             |    10|
|509   |    start_for_Conv_1_dUL_U             |start_for_Conv_1_dUL             |    11|
|510   |    start_for_FC_1152dXL_U             |start_for_FC_1152dXL             |    11|
|511   |    start_for_FC_128_dYM_U             |start_for_FC_128_dYM             |    10|
|512   |    start_for_Pool_32dWL_U             |start_for_Pool_32dWL             |    11|
+------+---------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:03:01 . Memory (MB): peak = 1374.820 ; gain = 1020.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1086 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:13 ; elapsed = 00:02:39 . Memory (MB): peak = 1374.820 ; gain = 625.941
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:03:01 . Memory (MB): peak = 1374.820 ; gain = 1020.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1345 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 912 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 216 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 208 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
576 Infos, 390 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:03:16 . Memory (MB): peak = 1374.820 ; gain = 1031.969
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.820 ; gain = 0.000
