==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'yuv_filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.668 ; gain = 44.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.891 ; gain = 45.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.449 ; gain = 46.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.996 ; gain = 47.184
INFO: [XFORM 203-602] Inlining function 'yuv_scale' into 'yuv_filter' (yuv_filter.c:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yuv_filter.c:88:33) to (yuv_filter.c:88:27) in function 'yuv2rgb'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rgb2yuv' (yuv_filter.c:30)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 126.449 ; gain = 68.637
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 137.648 ; gain = 79.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yuv_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb2yuv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_25', yuv_filter.c:53) (3.36 ns)
	'add' operation ('tmp3', yuv_filter.c:53) (3.02 ns)
	'add' operation ('tmp_26', yuv_filter.c:53) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.58 seconds; current allocated memory: 96.853 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 97.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv2rgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.7234ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_12', yuv_filter.c:97) (3.36 ns)
	'add' operation ('tmp1', yuv_filter.c:97) (3.02 ns)
	'add' operation ('tmp_14', yuv_filter.c:97) (2.14 ns)
	'icmp' operation ('icmp9', yuv_filter.c:97) (0.959 ns)
	'select' operation ('p_phitmp2', yuv_filter.c:97) (0 ns)
	'select' operation ('G', yuv_filter.c:97) (1.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 97.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 97.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 98.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 98.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2yuv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8ns_6ns_9ns_13_1_1' to 'yuv_filter_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8ns_7s_16ns_16_1_1' to 'yuv_filter_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8ns_8s_16ns_16_1_1' to 'yuv_filter_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2yuv'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 99.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv2rgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'yuv_filter_ama_addmuladd_5s_8ns_18s_18s_18_1_1' to 'yuv_filter_ama_adeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_10ns_8s_18s_18_1_1' to 'yuv_filter_mac_mufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8s_8s_17ns_17_1_1' to 'yuv_filter_mac_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_ama_adeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv2rgb'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 99.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_width' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_height' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/Y_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/U_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/V_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'yuv_filter' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch1' to 'yuv_filter_p_yuv_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch2' to 'yuv_filter_p_yuv_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch3' to 'yuv_filter_p_yuv_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch1' to 'yuv_filter_p_scalkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch2' to 'yuv_filter_p_scallbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch3' to 'yuv_filter_p_scalmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 100.667 MB.
INFO: [RTMG 210-278] Implementing memory 'yuv_filter_p_yuv_hbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 154.980 ; gain = 97.168
INFO: [SYSC 207-301] Generating SystemC RTL for yuv_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for yuv_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for yuv_filter.
INFO: [HLS 200-112] Total elapsed time: 11.772 seconds; peak allocated memory: 100.667 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Aug  2 20:56:19 2018...
