$date
	Wed Dec 15 15:26:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 5 ! count [4:0] $end
$var reg 1 " clk $end
$var reg 1 # mode $end
$var reg 1 $ preset $end
$var reg 1 % reset $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 # mode $end
$var wire 1 $ preset $end
$var wire 1 % reset $end
$var reg 5 & count [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
1%
x$
x#
0"
b0 !
$end
#1
0%
#2
b11111 !
b11111 &
0#
1$
1"
#3
b11110 !
b11110 &
0$
#4
0"
#6
b11101 !
b11101 &
1"
#8
0"
#10
b11100 !
b11100 &
1"
#12
0"
#14
b11011 !
b11011 &
1"
#16
0"
#18
b11010 !
b11010 &
1"
#20
0"
#22
b11001 !
b11001 &
1"
#24
0"
#26
b11000 !
b11000 &
1"
#28
0"
#30
b10111 !
b10111 &
1"
#32
0"
#34
b10110 !
b10110 &
1"
#36
0"
#38
b10101 !
b10101 &
1"
#40
0"
#42
b10100 !
b10100 &
1"
#43
1#
#44
0"
#46
b10101 !
b10101 &
1"
#48
0"
#50
b10110 !
b10110 &
1"
#52
0"
#54
b10111 !
b10111 &
1"
#56
0"
#58
b11000 !
b11000 &
1"
#60
0"
#62
b11001 !
b11001 &
1"
#64
0"
#66
b11010 !
b11010 &
1"
#68
0"
#70
b11011 !
b11011 &
1"
#72
0"
#74
b11100 !
b11100 &
1"
#76
0"
#78
b11101 !
b11101 &
1"
#80
0"
#82
b11110 !
b11110 &
1"
#84
0"
#86
b11111 !
b11111 &
1"
#88
0"
#90
b0 !
b0 &
1"
#92
0"
#93
