
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118145                       # Number of seconds simulated
sim_ticks                                118144852315                       # Number of ticks simulated
final_tick                               1170813870380                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88500                       # Simulator instruction rate (inst/s)
host_op_rate                                   111637                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2378259                       # Simulator tick rate (ticks/s)
host_mem_usage                               16935200                       # Number of bytes of host memory used
host_seconds                                 49677.04                       # Real time elapsed on the host
sim_insts                                  4396399390                       # Number of instructions simulated
sim_ops                                    5545774559                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2019456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       400256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       364672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       808320                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3599744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1574912                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1574912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15777                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3127                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2849                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6315                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28123                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12304                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12304                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17093051                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3387841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3086652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6841771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30468903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13330348                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13330348                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13330348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17093051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3387841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3086652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6841771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43799251                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141830556                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23443173                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18996730                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2034391                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9391161                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8996136                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2505829                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90123                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102238876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             129036666                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23443173                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11501965                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28193597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6615034                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3180096                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11933111                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1642420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138147927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109954330     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2650839      1.92%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2018721      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4961992      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1121899      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603183      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1207878      0.87%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763726      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13865359     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138147927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165290                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.909795                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101047820                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4737692                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27757555                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111403                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4493455                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4047512                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41918                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155696651                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77849                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4493455                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101903406                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1326382                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1964624                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27004178                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1455880                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154089174                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        20614                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270420                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       155337                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216451538                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717678119                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717678119                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45756028                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37710                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21175                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4968549                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14893228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7253086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       120686                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1618266                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151346380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140500290                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       192203                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27757604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60242747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138147927                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79312877     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24712878     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11554912      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8472611      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7535168      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2993668      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2958460      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458841      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148512      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138147927                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564853     68.58%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116535     14.15%     82.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142313     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117927521     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2110988      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262973      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7182274      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140500290                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.990621                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             823701                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005863                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420164411                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179142101                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136961347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141323991                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342386                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3659260                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          997                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227313                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4493455                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         834253                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        92243                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151384073                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        52125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14893228                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7253086                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21159                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103986                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1162873                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2266859                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137966906                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744854                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2533384                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19925409                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19593836                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7180555                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.972759                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137141129                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136961347                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82144914                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227636111                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.965669                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360861                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28576374                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037503                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133654472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.918858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692319                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83281128     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23570528     17.64%     79.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383930      7.77%     87.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5442770      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337927      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1557725      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326110      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989088      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2765266      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133654472                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2765266                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282275015                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307265346                       # The number of ROB writes
system.switch_cpus0.timesIdled                  69323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3682629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.418306                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.418306                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.705067                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.705067                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622088954                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190765913                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145611336                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141830556                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23776889                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19283821                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2028986                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9833105                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9158526                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2560266                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94060                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103924053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130007797                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23776889                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11718792                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28618862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6602926                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2587580                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12139704                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1595941                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139678507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111059645     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2017127      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3689560      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3346357      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2129288      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1746808      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1012320      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1055371      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13622031      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139678507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167643                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916642                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102867495                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3964346                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28251092                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47789                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4547781                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4111728                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157358012                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4547781                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103693077                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1078095                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1710664                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27454753                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1194133                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155608829                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        227043                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       515643                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220134482                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724610833                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724610833                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174323173                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45811309                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34331                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17166                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4288016                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14744948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7320055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83004                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1635066                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152668171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141898518                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160025                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26716808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58607359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139678507                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015894                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80235391     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24471835     17.52%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12861136      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7432377      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8229323      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3049926      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2713523      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       520748      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       164248      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139678507                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         568624     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116779     14.15%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140035     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119494791     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2008016      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17165      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13095746      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7282800      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141898518                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.000479                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             825438                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424461006                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179419528                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138784444                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142723956                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272794                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3380717                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120855                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4547781                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         696684                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107530                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152702503                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62286                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14744948                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7320055                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17166                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1137028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1132049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2269077                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139554711                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12576902                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2343807                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19859329                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19859859                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7282427                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.983954                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138911269                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138784444                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80984212                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227423604                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.978523                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356094                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101525168                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125007527                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27695389                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2054504                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135130726                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.925086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694919                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83708644     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23821670     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11835199      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4023964      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4953974      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1737442      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1222720      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1012763      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2814350      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135130726                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101525168                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125007527                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18563431                       # Number of memory references committed
system.switch_cpus1.commit.loads             11364231                       # Number of loads committed
system.switch_cpus1.commit.membars              17166                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18043498                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112622283                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2578347                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2814350                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285019292                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309953802                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2152049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101525168                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125007527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101525168                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.396999                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.396999                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715820                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715820                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628382093                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194280093                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146602031                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34332                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               141830556                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23925322                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19602041                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2023965                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9832434                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9468080                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2447609                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92985                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106010812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128377140                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23925322                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11915689                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27834721                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6070946                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3444360                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12405605                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1582458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141319405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.111698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.535879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113484684     80.30%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2245640      1.59%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3834602      2.71%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2214814      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1736708      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1542030      1.09%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          933130      0.66%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2332972      1.65%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12994825      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141319405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168689                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.905144                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105358170                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4612613                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27246933                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72387                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4029301                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3920935                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154765875                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1211                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4029301                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105888235                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         605128                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3114808                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26771957                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       909973                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153714163                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         94805                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       527385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    216965834                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    715154397                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    715154397                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173733571                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43232239                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34575                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17315                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2668348                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14298240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7299309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70698                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1664017                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148671464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139519306                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89128                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22188598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49310288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141319405                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.987262                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547438                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84384506     59.71%     59.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21848043     15.46%     75.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11773621      8.33%     83.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8745980      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8517093      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3164142      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2384569      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       322023      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       179428      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141319405                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         124352     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        165894     37.41%     65.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       153216     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117750137     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1889845      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17260      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12587685      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7274379      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139519306                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.983704                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             443462                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    420890604                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170894875                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136544325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139962768                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       285495                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3009001                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120201                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4029301                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         405295                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54000                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148706039                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       833604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14298240                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7299309                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17315                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1160999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1080181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2241180                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137352565                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12271977                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2166738                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19546164                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19443152                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7274187                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.968427                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136544369                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136544325                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80756523                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        223704270                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.962729                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360997                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101013660                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124513970                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24192263                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2041069                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137290104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906941                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.715275                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86937331     63.32%     63.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24267869     17.68%     81.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9485156      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4994872      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4251678      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2043215      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       960505      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1490468      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2859010      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137290104                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101013660                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124513970                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18468347                       # Number of memory references committed
system.switch_cpus2.commit.loads             11289239                       # Number of loads committed
system.switch_cpus2.commit.membars              17260                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18065602                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112094759                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2575351                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2859010                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           283137327                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          301443446                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 511151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101013660                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124513970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101013660                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404073                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404073                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.712214                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.712214                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       617669702                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190634608                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144470449                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34520                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               141830556                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21949477                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18093416                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1957249                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9097237                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8426213                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2304992                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86736                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106991400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120551624                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21949477                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10731205                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25197414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5777248                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3235931                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12409382                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1619896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    139212059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.063454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.483431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114014645     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1303479      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1853666      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2434979      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2731892      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2031389      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1181958      0.85%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1726779      1.24%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11933272      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    139212059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154758                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.849969                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       105810335                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4809813                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24746643                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58191                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3787075                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3506572                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     145490011                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3787075                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106539069                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1050893                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2444077                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24078954                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1311984                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144529368                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          623                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        264353                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       542732                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          378                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    201537353                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    675212001                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    675212001                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164828921                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36708383                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38176                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22085                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3945593                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13729935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7139629                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       117721                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1554615                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140491153                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38143                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131542063                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26191                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20101355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     47386931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5962                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    139212059                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.944904                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505175                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     83550416     60.02%     60.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22418978     16.10%     76.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12413915      8.92%     85.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8003805      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7361379      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2939650      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1771285      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       508684      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       243947      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    139212059                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63219     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         92999     33.43%     56.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       121948     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    110441930     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2006122      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16090      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11992228      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7085693      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131542063                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.927459                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             278166                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    402600542                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160630978                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    129045214                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131820229                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       322598                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2852718                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       167697                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          122                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3787075                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         792461                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       107615                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140529296                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1284486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13729935                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7139629                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22053                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1151451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1104020                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2255471                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129773926                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11829566                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1768137                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18913959                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18184578                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7084393                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.914993                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             129045487                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            129045214                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75580248                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        205305376                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.909855                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368136                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96532604                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118642795                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21894908                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1989314                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    135424984                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.876078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.683256                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87333468     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23122319     17.07%     81.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9082426      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4671697      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4078802      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1957976      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1696134      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       798655      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2683507      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    135424984                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96532604                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118642795                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17849129                       # Number of memory references committed
system.switch_cpus3.commit.loads             10877205                       # Number of loads committed
system.switch_cpus3.commit.membars              16090                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17016078                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106940516                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2420834                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2683507                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           273279180                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          284862570                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2618497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96532604                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118642795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96532604                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.469250                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.469250                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.680619                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.680619                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       584758433                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179034998                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136279394                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32180                       # number of misc regfile writes
system.l20.replacements                         15790                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          815529                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32174                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.347454                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          868.270379                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.272160                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4235.978029                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.305095                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         11269.174338                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.052995                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000627                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.258544                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000019                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.687816                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        57332                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  57332                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21424                       # number of Writeback hits
system.l20.Writeback_hits::total                21424                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        57332                       # number of demand (read+write) hits
system.l20.demand_hits::total                   57332                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        57332                       # number of overall hits
system.l20.overall_hits::total                  57332                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        15777                       # number of ReadReq misses
system.l20.ReadReq_misses::total                15790                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        15777                       # number of demand (read+write) misses
system.l20.demand_misses::total                 15790                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        15777                       # number of overall misses
system.l20.overall_misses::total                15790                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3081604                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4672783135                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4675864739                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3081604                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4672783135                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4675864739                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3081604                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4672783135                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4675864739                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73109                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73122                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21424                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21424                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73109                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73122                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73109                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73122                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.215801                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.215940                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.215801                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215940                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.215801                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215940                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 237046.461538                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 296176.911644                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 296128.229196                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 237046.461538                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 296176.911644                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 296128.229196                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 237046.461538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 296176.911644                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 296128.229196                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3281                       # number of writebacks
system.l20.writebacks::total                     3281                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        15777                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           15790                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        15777                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            15790                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        15777                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           15790                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2251337                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3664971335                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3667222672                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2251337                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3664971335                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3667222672                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2251337                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3664971335                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3667222672                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.215801                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215940                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.215801                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215940                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.215801                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215940                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 173179.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 232298.366927                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 232249.694237                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 173179.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 232298.366927                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 232249.694237                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 173179.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 232298.366927                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 232249.694237                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3141                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          426951                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19525                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.866889                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1057.847522                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997489                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1566.616071                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.820163                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13744.718756                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.064566                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.095619                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000050                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.838911                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36194                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36194                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10818                       # number of Writeback hits
system.l21.Writeback_hits::total                10818                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36194                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36194                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36194                       # number of overall hits
system.l21.overall_hits::total                  36194                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3127                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3141                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3127                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3141                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3127                       # number of overall misses
system.l21.overall_misses::total                 3141                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4689733                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1054405516                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1059095249                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4689733                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1054405516                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1059095249                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4689733                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1054405516                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1059095249                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39321                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39335                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10818                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10818                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39321                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39335                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39321                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39335                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079525                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.079853                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.079525                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079853                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.079525                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079853                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 334980.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 337193.960985                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 337184.097103                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 334980.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 337193.960985                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 337184.097103                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 334980.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 337193.960985                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 337184.097103                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2527                       # number of writebacks
system.l21.writebacks::total                     2527                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3127                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3141                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3127                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3141                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3127                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3141                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3795679                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    854434568                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    858230247                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3795679                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    854434568                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    858230247                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3795679                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    854434568                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    858230247                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079525                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.079853                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.079525                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079853                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.079525                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079853                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 271119.928571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 273244.185481                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 273234.717287                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 271119.928571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 273244.185481                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 273234.717287                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 271119.928571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 273244.185481                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 273234.717287                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2864                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          358005                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19248                       # Sample count of references to valid blocks.
system.l22.avg_refs                         18.599595                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1318.617516                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.997284                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1410.310968                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            15.524190                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13624.550041                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.080482                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000915                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.086079                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000948                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.831577                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30478                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30478                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9947                       # number of Writeback hits
system.l22.Writeback_hits::total                 9947                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30478                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30478                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30478                       # number of overall hits
system.l22.overall_hits::total                  30478                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2849                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2864                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2849                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2864                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2849                       # number of overall misses
system.l22.overall_misses::total                 2864                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3802395                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    831005021                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      834807416                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3802395                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    831005021                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       834807416                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3802395                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    831005021                       # number of overall miss cycles
system.l22.overall_miss_latency::total      834807416                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33327                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33342                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9947                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9947                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33327                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33342                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33327                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33342                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.085486                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.085898                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.085486                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.085898                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.085486                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.085898                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       253493                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 291683.054054                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 291483.036313                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       253493                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 291683.054054                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 291483.036313                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       253493                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 291683.054054                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 291483.036313                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2068                       # number of writebacks
system.l22.writebacks::total                     2068                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2849                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2864                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2849                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2864                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2849                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2864                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2844692                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    648975704                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    651820396                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2844692                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    648975704                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    651820396                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2844692                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    648975704                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    651820396                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.085486                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.085898                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.085486                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.085898                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.085486                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.085898                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 189646.133333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 227790.699895                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 227590.920391                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 189646.133333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 227790.699895                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 227590.920391                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 189646.133333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 227790.699895                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 227590.920391                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6328                       # number of replacements
system.l23.tagsinuse                     16383.976792                       # Cycle average of tags in use
system.l23.total_refs                          644046                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22712                       # Sample count of references to valid blocks.
system.l23.avg_refs                         28.357080                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2198.146993                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996697                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3166.359862                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11006.473239                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.134164                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000793                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.193259                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.671782                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        44345                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  44345                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25648                       # number of Writeback hits
system.l23.Writeback_hits::total                25648                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        44345                       # number of demand (read+write) hits
system.l23.demand_hits::total                   44345                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        44345                       # number of overall hits
system.l23.overall_hits::total                  44345                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6311                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6324                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6316                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6329                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6316                       # number of overall misses
system.l23.overall_misses::total                 6329                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4056732                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2027265122                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2031321854                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1564093                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1564093                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4056732                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2028829215                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2032885947                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4056732                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2028829215                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2032885947                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        50656                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              50669                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25648                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25648                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        50661                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50674                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        50661                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50674                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.124585                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.124810                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.124672                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.124896                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.124672                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.124896                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 312056.307692                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 321227.241642                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 321208.389311                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 312818.600000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 312818.600000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 312056.307692                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 321220.585022                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 321201.761258                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 312056.307692                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 321220.585022                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 321201.761258                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4428                       # number of writebacks
system.l23.writebacks::total                     4428                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6311                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6324                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6316                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6329                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6316                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6329                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3226907                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1623984915                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1627211822                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1244854                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1244854                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3226907                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1625229769                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1628456676                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3226907                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1625229769                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1628456676                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124585                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.124810                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.124672                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.124896                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.124672                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.124896                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 248223.615385                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 257326.083822                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 257307.372233                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 248970.800000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 248970.800000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 248223.615385                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 257319.469443                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 257300.786222                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 248223.615385                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 257319.469443                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 257300.786222                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011940712                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040203.048387                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11933095                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11933095                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11933095                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11933095                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11933095                       # number of overall hits
system.cpu0.icache.overall_hits::total       11933095                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3980381                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3980381                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3980381                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3980381                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3980381                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3980381                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11933111                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11933111                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11933111                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11933111                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11933111                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11933111                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 248773.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 248773.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 248773.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 248773.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 248773.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 248773.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3196704                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3196704                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3196704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3196704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3196704                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3196704                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 245900.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 245900.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 245900.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 245900.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 245900.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 245900.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73109                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179587604                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73365                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2447.864840                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.507796                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.492204                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900421                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099579                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9596980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9596980                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20901                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20901                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16589685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16589685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16589685                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16589685                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177466                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177466                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177466                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177466                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177466                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177466                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23117634114                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23117634114                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23117634114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23117634114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23117634114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23117634114                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9774446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9774446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16767151                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16767151                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16767151                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16767151                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018156                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018156                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010584                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010584                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010584                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010584                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130265.144388                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130265.144388                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130265.144388                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130265.144388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130265.144388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130265.144388                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21424                       # number of writebacks
system.cpu0.dcache.writebacks::total            21424                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104357                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104357                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104357                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73109                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73109                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73109                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73109                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73109                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73109                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8553950174                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8553950174                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8553950174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8553950174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8553950174                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8553950174                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004360                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117002.696987                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117002.696987                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 117002.696987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117002.696987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 117002.696987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117002.696987                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997482                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010039996                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181511.870410                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12139687                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12139687                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12139687                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12139687                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12139687                       # number of overall hits
system.cpu1.icache.overall_hits::total       12139687                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5715274                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5715274                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5715274                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5715274                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5715274                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5715274                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12139704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12139704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12139704                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12139704                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12139704                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12139704                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 336192.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 336192.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 336192.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 336192.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 336192.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 336192.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4805933                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4805933                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4805933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4805933                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4805933                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4805933                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 343280.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 343280.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 343280.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 343280.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 343280.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 343280.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39321                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167988388                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39577                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4244.596306                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.751613                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.248387                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905280                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094720                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9460935                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9460935                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7165423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7165423                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17166                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17166                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16626358                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16626358                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16626358                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16626358                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119069                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119069                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119069                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119069                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119069                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13754562925                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13754562925                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13754562925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13754562925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13754562925                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13754562925                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9580004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9580004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7165423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7165423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16745427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16745427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16745427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16745427                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012429                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 115517.581612                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 115517.581612                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115517.581612                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115517.581612                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115517.581612                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115517.581612                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10818                       # number of writebacks
system.cpu1.dcache.writebacks::total            10818                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79748                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79748                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79748                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79748                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39321                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39321                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39321                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39321                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39321                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39321                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3435653713                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3435653713                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3435653713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3435653713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3435653713                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3435653713                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87374.525394                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87374.525394                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87374.525394                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87374.525394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87374.525394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87374.525394                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997276                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013701875                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198919.468547                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997276                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12405589                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12405589                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12405589                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12405589                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12405589                       # number of overall hits
system.cpu2.icache.overall_hits::total       12405589                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4229245                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4229245                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4229245                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4229245                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4229245                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4229245                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12405605                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12405605                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12405605                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12405605                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12405605                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12405605                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 264327.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 264327.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 264327.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 264327.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 264327.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 264327.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3929095                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3929095                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3929095                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3929095                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3929095                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3929095                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 261939.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 261939.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 261939.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 261939.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 261939.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 261939.666667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33327                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162701622                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33583                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4844.761397                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.048836                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.951164                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902535                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097465                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9152964                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9152964                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7144588                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7144588                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17287                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17287                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17260                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17260                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16297552                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16297552                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16297552                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16297552                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85260                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85260                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85260                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85260                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85260                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85260                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8036257923                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8036257923                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8036257923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8036257923                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8036257923                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8036257923                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9238224                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9238224                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7144588                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7144588                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17260                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17260                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16382812                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16382812                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16382812                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16382812                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009229                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009229                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005204                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005204                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94255.898698                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94255.898698                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94255.898698                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94255.898698                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94255.898698                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94255.898698                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9947                       # number of writebacks
system.cpu2.dcache.writebacks::total             9947                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51933                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51933                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51933                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51933                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51933                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51933                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33327                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33327                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33327                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33327                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2844098878                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2844098878                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2844098878                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2844098878                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2844098878                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2844098878                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85339.180784                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85339.180784                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85339.180784                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85339.180784                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85339.180784                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85339.180784                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996690                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010563636                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2037426.685484                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996690                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12409360                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12409360                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12409360                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12409360                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12409360                       # number of overall hits
system.cpu3.icache.overall_hits::total       12409360                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.cpu3.icache.overall_misses::total           22                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5843026                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5843026                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5843026                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5843026                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5843026                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5843026                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12409382                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12409382                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12409382                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12409382                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12409382                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12409382                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 265592.090909                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 265592.090909                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 265592.090909                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 265592.090909                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 265592.090909                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 265592.090909                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4164717                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4164717                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4164717                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4164717                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4164717                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4164717                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 320362.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 320362.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 320362.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 320362.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 320362.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 320362.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50660                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171460135                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50916                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3367.509918                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.170990                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.829010                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910824                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089176                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8804917                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8804917                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6935552                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6935552                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16974                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16974                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16090                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16090                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15740469                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15740469                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15740469                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15740469                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       147281                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147281                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3212                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3212                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150493                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150493                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150493                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150493                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17285295254                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17285295254                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    841493391                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    841493391                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18126788645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18126788645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18126788645                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18126788645                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8952198                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8952198                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6938764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6938764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16090                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16090                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15890962                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15890962                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15890962                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15890962                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016452                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016452                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000463                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000463                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009470                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009470                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009470                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009470                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 117362.696166                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 117362.696166                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 261984.243773                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 261984.243773                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120449.380669                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120449.380669                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120449.380669                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120449.380669                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1762267                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 195807.444444                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25648                       # number of writebacks
system.cpu3.dcache.writebacks::total            25648                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96625                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96625                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3207                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3207                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99832                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99832                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99832                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99832                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50656                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50656                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50661                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50661                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50661                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50661                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4981085281                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4981085281                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1605593                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1605593                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4982690874                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4982690874                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4982690874                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4982690874                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005658                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005658                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003188                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003188                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003188                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003188                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 98331.595092                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98331.595092                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 321118.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 321118.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 98353.583111                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98353.583111                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 98353.583111                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98353.583111                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
