#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Aug 19 14:08:16 2017
# Process ID: 5454
# Current directory: /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1
# Command line: vivado -log system_top.vdi -applog -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1/system_top.vdi
# Journal file: /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_8 and i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_4.  for bel A5LUT Element SLICE_X30Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/hdmi/i2c/axi_iic_main'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/hdmi/i2c/axi_iic_main'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/irq_reset/sys_rstgen'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/irq_reset/sys_rstgen'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/irq_reset/sys_rstgen'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/irq_reset/sys_rstgen'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_dma/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/hdmi/i2c/axi_iic_fmc'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/hdmi/i2c/axi_iic_fmc'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_morphological_filter_0_0/constraints/morphological_filter.xdc] for cell 'i_system_wrapper/system_i/image_processing/morphological_filter_0/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_morphological_filter_0_0/constraints/morphological_filter.xdc] for cell 'i_system_wrapper/system_i/image_processing/morphological_filter_0/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_0/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_0/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_2/system_axi_vdma_0_2.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_2/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_2/system_axi_vdma_0_2.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_2/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_1/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_1/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_stereo_filter_0_1/constraints/stereo_filter.xdc] for cell 'i_system_wrapper/system_i/image_processing/stereo_filter_0/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_stereo_filter_0_1/constraints/stereo_filter.xdc] for cell 'i_system_wrapper/system_i/image_processing/stereo_filter_0/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/xilinx/compression_system_constr.xdc]
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/xilinx/compression_system_constr.xdc]
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'i2s_mclk'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2s_bclk'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2s_lrclk'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2s_sdata_out'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2s_sdata_in'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_dma/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_0/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_0/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_2/system_axi_vdma_0_2_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_2/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_2/system_axi_vdma_0_2_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_2/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_1/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_1/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s04_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s05_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s06_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1439.754 ; gain = 526.719 ; free physical = 928 ; free virtual = 10479
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.05' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1513.461 ; gain = 65.703 ; free physical = 926 ; free virtual = 10477
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1423c0fd9

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a69d20ea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.953 ; gain = 1.000 ; free physical = 173 ; free virtual = 9679

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 22 load pin(s).
INFO: [Opt 31-10] Eliminated 1020 cells.
Phase 2 Constant Propagation | Checksum: 115c39640

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.953 ; gain = 1.000 ; free physical = 3034 ; free virtual = 12345

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 11767 unconnected nets.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_8 and i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_4.  for bel A5LUT Element SLICE_X30Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
INFO: [Opt 31-11] Eliminated 1838 unconnected cells.
Phase 3 Sweep | Checksum: 19ab8388d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.953 ; gain = 1.000 ; free physical = 2527 ; free virtual = 11693

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 1207f8923

Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2006.953 ; gain = 1.000 ; free physical = 2126 ; free virtual = 11291

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 7 unconnected nets.
INFO: [Opt 31-11] Eliminated 15 unconnected cells.
Phase 5 Sweep | Checksum: 1a824705c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2006.953 ; gain = 1.000 ; free physical = 1863 ; free virtual = 11029

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2006.953 ; gain = 0.000 ; free physical = 1863 ; free virtual = 11029
Ending Logic Optimization Task | Checksum: 1a824705c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2006.953 ; gain = 1.000 ; free physical = 1863 ; free virtual = 11028

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 95 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 44 newly gated: 1 Total Ports: 190
Ending PowerOpt Patch Enables Task | Checksum: 14b94305b

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 704 ; free virtual = 9875
Ending Power Optimization Task | Checksum: 14b94305b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:31 . Memory (MB): peak = 2607.285 ; gain = 600.332 ; free physical = 704 ; free virtual = 9875
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 39 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:44 ; elapsed = 00:01:49 . Memory (MB): peak = 2607.285 ; gain = 1167.531 ; free physical = 704 ; free virtual = 9875
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 703 ; free virtual = 9877
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 402 ; free virtual = 9590
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.05' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 154 ; free virtual = 9346
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 171 ; free virtual = 9243

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: dc0a2101

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 170 ; free virtual = 9243
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_8 and i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_4.  for bel A5LUT Element SLICE_X30Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: dc0a2101

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3094 ; free virtual = 11906

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: dc0a2101

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3060 ; free virtual = 11871

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 8565ec8b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3059 ; free virtual = 11871
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c42de1e9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3056 ; free virtual = 11868

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 13b0e4fc2

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 2762 ; free virtual = 11575
Phase 1.2.1 Place Init Design | Checksum: 1699dca3f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3324 ; free virtual = 12072
Phase 1.2 Build Placer Netlist Model | Checksum: 1699dca3f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3324 ; free virtual = 12072

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1699dca3f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3324 ; free virtual = 12072
Phase 1.3 Constrain Clocks/Macros | Checksum: 1699dca3f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3324 ; free virtual = 12072
Phase 1 Placer Initialization | Checksum: 1699dca3f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2607.285 ; gain = 0.000 ; free physical = 3324 ; free virtual = 12072

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f0266abf

Time (s): cpu = 00:04:56 ; elapsed = 00:02:27 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 1465 ; free virtual = 10216

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f0266abf

Time (s): cpu = 00:04:57 ; elapsed = 00:02:27 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 1455 ; free virtual = 10206

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 180660343

Time (s): cpu = 00:05:44 ; elapsed = 00:02:47 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 1013 ; free virtual = 9763

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14826c90e

Time (s): cpu = 00:05:49 ; elapsed = 00:02:50 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 1012 ; free virtual = 9763

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 14826c90e

Time (s): cpu = 00:05:49 ; elapsed = 00:02:50 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 1012 ; free virtual = 9763

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1537f07eb

Time (s): cpu = 00:06:10 ; elapsed = 00:02:57 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 1012 ; free virtual = 9763

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1537f07eb

Time (s): cpu = 00:06:11 ; elapsed = 00:02:58 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 1012 ; free virtual = 9763

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 21f118b0f

Time (s): cpu = 00:06:49 ; elapsed = 00:03:33 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 348 ; free virtual = 9116
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 21f118b0f

Time (s): cpu = 00:06:51 ; elapsed = 00:03:35 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 346 ; free virtual = 9115

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 21f118b0f

Time (s): cpu = 00:06:53 ; elapsed = 00:03:37 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 343 ; free virtual = 9114

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 21f118b0f

Time (s): cpu = 00:06:55 ; elapsed = 00:03:39 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 337 ; free virtual = 9110
Phase 3.7 Small Shape Detail Placement | Checksum: 21f118b0f

Time (s): cpu = 00:06:56 ; elapsed = 00:03:39 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 335 ; free virtual = 9110

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1908b8fe7

Time (s): cpu = 00:06:59 ; elapsed = 00:03:43 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 321 ; free virtual = 9103
Phase 3 Detail Placement | Checksum: 1908b8fe7

Time (s): cpu = 00:07:00 ; elapsed = 00:03:44 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 319 ; free virtual = 9103

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 192b366b4

Time (s): cpu = 00:07:29 ; elapsed = 00:03:53 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 167 ; free virtual = 8812

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 192b366b4

Time (s): cpu = 00:07:31 ; elapsed = 00:03:55 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 153 ; free virtual = 8812

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 192b366b4

Time (s): cpu = 00:07:32 ; elapsed = 00:03:56 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3316 ; free virtual = 11910

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 14bdb1440

Time (s): cpu = 00:07:35 ; elapsed = 00:03:58 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3218 ; free virtual = 11812
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 14bdb1440

Time (s): cpu = 00:07:36 ; elapsed = 00:04:00 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3152 ; free virtual = 11747
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 14bdb1440

Time (s): cpu = 00:07:38 ; elapsed = 00:04:01 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3110 ; free virtual = 11705

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: aa8cec0e

Time (s): cpu = 00:07:49 ; elapsed = 00:04:13 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3280 ; free virtual = 11794
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.527. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: aa8cec0e

Time (s): cpu = 00:07:50 ; elapsed = 00:04:13 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3259 ; free virtual = 11773
Phase 4.1.3 Post Placement Optimization | Checksum: aa8cec0e

Time (s): cpu = 00:07:50 ; elapsed = 00:04:14 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3196 ; free virtual = 11740
Phase 4.1 Post Commit Optimization | Checksum: aa8cec0e

Time (s): cpu = 00:07:51 ; elapsed = 00:04:15 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3452 ; free virtual = 12016

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: aa8cec0e

Time (s): cpu = 00:07:52 ; elapsed = 00:04:15 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3449 ; free virtual = 12018

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: aa8cec0e

Time (s): cpu = 00:07:52 ; elapsed = 00:04:16 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3436 ; free virtual = 12009

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: aa8cec0e

Time (s): cpu = 00:07:53 ; elapsed = 00:04:17 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3356 ; free virtual = 11930
Phase 4.4 Placer Reporting | Checksum: aa8cec0e

Time (s): cpu = 00:07:54 ; elapsed = 00:04:17 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3251 ; free virtual = 11825

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: f1af4622

Time (s): cpu = 00:07:54 ; elapsed = 00:04:18 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3184 ; free virtual = 11758
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f1af4622

Time (s): cpu = 00:07:55 ; elapsed = 00:04:19 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3160 ; free virtual = 11734
Ending Placer Task | Checksum: f1720bba

Time (s): cpu = 00:07:55 ; elapsed = 00:04:19 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3166 ; free virtual = 11744
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 41 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:04 ; elapsed = 00:04:23 . Memory (MB): peak = 2646.328 ; gain = 39.043 ; free physical = 3157 ; free virtual = 11741
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3020 ; free virtual = 11723
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3097 ; free virtual = 11720
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3096 ; free virtual = 11719
report_utilization: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3097 ; free virtual = 11720
report_control_sets: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3096 ; free virtual = 11721
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.05' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_8 and i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_4. Luts are already placed in different sites: SLICE_X74Y8 and SLICE_X77Y8.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_4 and i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_8. Luts are already placed in different sites: SLICE_X77Y8 and SLICE_X74Y8.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 18773f268

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3378 ; free virtual = 12003
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_8 and i_system_wrapper/system_i/image_processing/stereo_filter_0/inst/FindStereoCorrespond_1_U0/SADBlockMatching_U0/v1_4_fu_1298[3]_i_4. Luts are already placed in different sites: SLICE_X74Y8 and SLICE_X77Y8.
Ending Physical Synthesis Task | Checksum: f7ef3597
----- Checksum: : e9d8491e : 0e16ec79 

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3370 ; free virtual = 11996
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 41 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3370 ; free virtual = 11996
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3273 ; free virtual = 12003
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3350 ; free virtual = 12001
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.05' and will expire in -80 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (fixed_io_mio[53], fixed_io_mio[52], fixed_io_mio[51], fixed_io_mio[50], fixed_io_mio[49], fixed_io_mio[48], fixed_io_mio[47], fixed_io_mio[46], fixed_io_mio[45], fixed_io_mio[44], fixed_io_mio[43], fixed_io_mio[42], fixed_io_mio[41], fixed_io_mio[40], fixed_io_mio[39] (the first 15 of 38 listed)); LVCMOS33 (fixed_io_mio[15], fixed_io_mio[14], fixed_io_mio[13], fixed_io_mio[12], fixed_io_mio[11], fixed_io_mio[10], fixed_io_mio[9], fixed_io_mio[8], fixed_io_mio[7], fixed_io_mio[6], fixed_io_mio[5], fixed_io_mio[4], fixed_io_mio[3], fixed_io_mio[2], fixed_io_mio[1] (the first 15 of 16 listed)); 
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[31:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gpio_bd[31], gpio_bd[30], gpio_bd[29], gpio_bd[28], gpio_bd[27], gpio_bd[18], gpio_bd[17], gpio_bd[16], gpio_bd[15], gpio_bd[14], gpio_bd[13], gpio_bd[12], gpio_bd[11], gpio_bd[4], gpio_bd[3] (the first 15 of 18 listed)); LVCMOS33 (gpio_bd[26], gpio_bd[25], gpio_bd[24], gpio_bd[23], gpio_bd[22], gpio_bd[21], gpio_bd[20], gpio_bd[19], gpio_bd[10], gpio_bd[9], gpio_bd[8], gpio_bd[7], gpio_bd[6], gpio_bd[5]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bac63c8 ConstDB: 0 ShapeSum: 2915eb8a RouteDB: e16ec79

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11d0b89ee

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 2271 ; free virtual = 10925

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d0b89ee

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 2159 ; free virtual = 10814

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11d0b89ee

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 2105 ; free virtual = 10762
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17d77cd2f

Time (s): cpu = 00:02:03 ; elapsed = 00:01:01 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 1513 ; free virtual = 10169
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.463  | TNS=0.000  | WHS=-0.246 | THS=-1044.045|

Phase 2 Router Initialization | Checksum: 1b8660f85

Time (s): cpu = 00:02:58 ; elapsed = 00:01:15 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 1329 ; free virtual = 9986

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 195f4970f

Time (s): cpu = 00:03:46 ; elapsed = 00:01:24 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 1163 ; free virtual = 9820

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11174
 Number of Nodes with overlaps = 1068
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 128684541

Time (s): cpu = 00:22:34 ; elapsed = 00:04:33 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3225 ; free virtual = 11287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1745de117

Time (s): cpu = 00:22:36 ; elapsed = 00:04:34 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3225 ; free virtual = 11286

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1ac10ec51

Time (s): cpu = 00:22:39 ; elapsed = 00:04:36 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3233 ; free virtual = 11294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.052  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bfb5961a

Time (s): cpu = 00:22:41 ; elapsed = 00:04:37 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3233 ; free virtual = 11295
Phase 4 Rip-up And Reroute | Checksum: 1bfb5961a

Time (s): cpu = 00:22:41 ; elapsed = 00:04:37 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3233 ; free virtual = 11295

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f90a0074

Time (s): cpu = 00:22:49 ; elapsed = 00:04:39 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3230 ; free virtual = 11292
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: f90a0074

Time (s): cpu = 00:22:50 ; elapsed = 00:04:39 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3229 ; free virtual = 11291

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f90a0074

Time (s): cpu = 00:22:50 ; elapsed = 00:04:39 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3229 ; free virtual = 11290
Phase 5 Delay and Skew Optimization | Checksum: f90a0074

Time (s): cpu = 00:22:50 ; elapsed = 00:04:39 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3229 ; free virtual = 11290

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 135aef412

Time (s): cpu = 00:23:00 ; elapsed = 00:04:42 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3227 ; free virtual = 11289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: f47b9013

Time (s): cpu = 00:23:01 ; elapsed = 00:04:43 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3227 ; free virtual = 11289

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 144263333

Time (s): cpu = 00:23:24 ; elapsed = 00:04:47 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3202 ; free virtual = 11265
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 144263333

Time (s): cpu = 00:23:24 ; elapsed = 00:04:48 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3201 ; free virtual = 11264

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.7931 %
  Global Horizontal Routing Utilization  = 21.8986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 144263333

Time (s): cpu = 00:23:30 ; elapsed = 00:04:49 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3198 ; free virtual = 11263

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 144263333

Time (s): cpu = 00:23:30 ; elapsed = 00:04:49 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3197 ; free virtual = 11261

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 169975e42

Time (s): cpu = 00:23:41 ; elapsed = 00:05:00 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3184 ; free virtual = 11259

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.139  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 17fcf4e47

Time (s): cpu = 00:24:23 ; elapsed = 00:05:10 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3189 ; free virtual = 11265
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:24:25 ; elapsed = 00:05:10 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3188 ; free virtual = 11264

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 43 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:33 ; elapsed = 00:05:14 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3188 ; free virtual = 11264
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3054 ; free virtual = 11264
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3168 ; free virtual = 11274
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1/system_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3157 ; free virtual = 11265
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3134 ; free virtual = 11245
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2646.328 ; gain = 0.000 ; free physical = 3030 ; free virtual = 11143
INFO: [Common 17-206] Exiting Vivado at Sat Aug 19 14:23:13 2017...
