// Seed: 2941371134
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  always @(*) begin : LABEL_0
    $clog2(57);
    ;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    output wor id_9,
    output supply1 id_10
);
  logic [1 : -1 'b0] id_12 = ~id_3;
  module_0 modCall_1 (
      id_5,
      id_4
  );
endmodule
