Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Aug  8 23:50:12 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file SE_top_timing_summary_routed.rpt -rpx SE_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SE_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: pantalla/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.620        0.000                      0                  313        0.167        0.000                      0                  313        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.620        0.000                      0                  313        0.167        0.000                      0                  313        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.295%)  route 2.931ns (76.705%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.986     9.129    pantalla/divider/clk_out
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.586    15.008    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[21]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.749    pantalla/divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.295%)  route 2.931ns (76.705%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.986     9.129    pantalla/divider/clk_out
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.586    15.008    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[22]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.749    pantalla/divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.295%)  route 2.931ns (76.705%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.986     9.129    pantalla/divider/clk_out
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.586    15.008    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.749    pantalla/divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.295%)  route 2.931ns (76.705%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.986     9.129    pantalla/divider/clk_out
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.586    15.008    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[24]/C
                         clock pessimism              0.300    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.749    pantalla/divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.890ns (23.946%)  route 2.827ns (76.054%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.882     9.025    pantalla/divider/clk_out
    SLICE_X2Y112         FDRE                                         r  pantalla/divider/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.585    15.007    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  pantalla/divider/counter_reg[25]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    pantalla/divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.890ns (23.946%)  route 2.827ns (76.054%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.882     9.025    pantalla/divider/clk_out
    SLICE_X2Y112         FDRE                                         r  pantalla/divider/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.585    15.007    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  pantalla/divider/counter_reg[26]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    pantalla/divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.890ns (23.946%)  route 2.827ns (76.054%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.882     9.025    pantalla/divider/clk_out
    SLICE_X2Y112         FDRE                                         r  pantalla/divider/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.585    15.007    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  pantalla/divider/counter_reg[27]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    pantalla/divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.890ns (23.946%)  route 2.827ns (76.054%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.882     9.025    pantalla/divider/clk_out
    SLICE_X2Y112         FDRE                                         r  pantalla/divider/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.585    15.007    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  pantalla/divider/counter_reg[28]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    pantalla/divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.890ns (24.193%)  route 2.789ns (75.807%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.844     8.987    pantalla/divider/clk_out
    SLICE_X2Y110         FDRE                                         r  pantalla/divider/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.587    15.009    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  pantalla/divider/counter_reg[17]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDRE (Setup_fdre_C_R)       -0.524    14.725    pantalla/divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.890ns (24.193%)  route 2.789ns (75.807%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.706     5.308    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  pantalla/divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  pantalla/divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.865     6.692    pantalla/divider/counter[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     6.816 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     7.248    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  pantalla/divider/counter[31]_i_4/O
                         net (fo=3, routed)           0.647     8.019    pantalla/divider/counter[31]_i_4_n_0
    SLICE_X3Y106         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.844     8.987    pantalla/divider/clk_out
    SLICE_X2Y110         FDRE                                         r  pantalla/divider/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.587    15.009    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  pantalla/divider/counter_reg[18]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDRE (Setup_fdre_C_R)       -0.524    14.725    pantalla/divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  5.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RX_CTRL_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.095%)  route 0.114ns (37.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.596     1.515    RX_CTRL_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y107         FDRE                                         r  RX_CTRL_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  RX_CTRL_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.114     1.770    RX_CTRL_inst/state[1]
    SLICE_X6Y107         LUT5 (Prop_lut5_I3_O)        0.045     1.815 r  RX_CTRL_inst//FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    RX_CTRL_inst//FSM_sequential_state[0]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  RX_CTRL_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.866     2.032    RX_CTRL_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  RX_CTRL_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X6Y107         FDRE (Hold_fdre_C_D)         0.120     1.648    RX_CTRL_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rst_db/PB_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_db/PB_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.597     1.516    rst_db/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  rst_db/PB_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  rst_db/PB_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.736    rst_db/PB_sync_reg_n_0_[0]
    SLICE_X6Y105         FDRE                                         r  rst_db/PB_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.867     2.033    rst_db/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  rst_db/PB_sync_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.053     1.569    rst_db/PB_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.595%)  route 0.127ns (47.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.596     1.515    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  uart_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=4, routed)           0.127     1.784    RX_CTRL_inst/FDCE_OP1_MSB/rx_data_reg[7][0]
    SLICE_X7Y109         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.866     2.032    RX_CTRL_inst/FDCE_OP1_MSB/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070     1.601    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.444%)  route 0.133ns (48.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.596     1.515    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  uart_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=5, routed)           0.133     1.790    RX_CTRL_inst/FDCE_OP2_LSB/rx_data_reg[7][3]
    SLICE_X6Y109         FDRE                                         r  RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.866     2.032    RX_CTRL_inst/FDCE_OP2_LSB/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[3]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.063     1.594    RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071     1.706    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I1_O)        0.098     1.804 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.838     2.003    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.121     1.607    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.905%)  route 0.114ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.596     1.515    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  uart_inst/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=5, routed)           0.114     1.757    RX_CTRL_inst/FDCE_OP1_MSB/rx_data_reg[7][4]
    SLICE_X7Y109         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.866     2.032    RX_CTRL_inst/FDCE_OP1_MSB/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[4]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.016     1.547    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.255%)  route 0.137ns (51.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.596     1.515    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  uart_inst/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=5, routed)           0.137     1.781    RX_CTRL_inst/FDCE_OP1_MSB/rx_data_reg[7][6]
    SLICE_X0Y108         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.870     2.035    RX_CTRL_inst/FDCE_OP1_MSB/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[6]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.013     1.568    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.551%)  route 0.183ns (56.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.596     1.515    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  uart_inst/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=5, routed)           0.183     1.839    RX_CTRL_inst/FDCE_OP1_MSB/rx_data_reg[7][1]
    SLICE_X1Y107         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.870     2.035    RX_CTRL_inst/FDCE_OP1_MSB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[1]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.070     1.625    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  uart_inst/uart_rx_blk/bit_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.776    uart_inst/uart_rx_blk/bit_counter_reg_n_0_[2]
    SLICE_X8Y111         LUT5 (Prop_lut5_I4_O)        0.045     1.821 r  uart_inst/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_inst/uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.838     2.003    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.121     1.607    uart_inst/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.298%)  route 0.192ns (57.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.596     1.515    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  uart_inst/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.192     1.849    RX_CTRL_inst/FDCE_OP2_MSB/rx_data_reg[7][2]
    SLICE_X3Y109         FDRE                                         r  RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.870     2.035    RX_CTRL_inst/FDCE_OP2_MSB/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[2]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.070     1.625    RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y108    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y107    RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y109    RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    pantalla/divider/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    pantalla/divider/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    pantalla/divider/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    uart_inst/baud_tick_blk/acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    uart_inst/baud_tick_blk/acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    uart_inst/baud_tick_blk/acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    uart_inst/baud_tick_blk/acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    uart_inst/baud_tick_blk/acc_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    uart_inst/baud_tick_blk/acc_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    uart_inst/baud_tick_blk/acc_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    pantalla/divider/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    pantalla/divider/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    pantalla/divider/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    pantalla/divider/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    uart_inst/baud_tick_blk/acc_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    uart_inst/baud_tick_blk/acc_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    uart_inst/baud_tick_blk/acc_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    uart_inst/baud_tick_blk/acc_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    RX_CTRL_inst/FDCE_OP1_LSB/Q_reg[0]/C



