0.6
2019.1
May 24 2019
14:51:52
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/full_adder_t3/full_adder_t3.srcs/sim_1/new/tb_full_adder_t3.sv,1731412317,systemVerilog,,,,tb_full_adder_t3,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/full_adder_t3.sv,1731402886,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/half_adder_t2.sv,,full_adder_t3,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/half_adder_t2.sv,1731402888,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/full_adder_t3/full_adder_t3.srcs/sim_1/new/tb_full_adder_t3.sv,,half_adder_t2,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t3/cx-203-lab2-t3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
