
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c2da  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000006a6  00802000  0000c2da  0000c36e  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000048d  008026a6  008026a6  0000ca16  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000ca14  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0000ca70  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000a18  00000000  00000000  0000cab8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001d825  00000000  00000000  0000d4d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000069fb  00000000  00000000  0002acf5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000fa15  00000000  00000000  000316f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00002b08  00000000  00000000  00041108  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00041e5f  00000000  00000000  00043c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000c0b7  00000000  00000000  00085a6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  00091b28  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000ef5b  00000000  00000000  000924d8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 9c 14 	jmp	0x2938	; 0x2938 <__ctors_end>
       4:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
       8:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
       c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      10:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      14:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      18:	0c 94 50 15 	jmp	0x2aa0	; 0x2aa0 <__vector_6>
      1c:	0c 94 78 15 	jmp	0x2af0	; 0x2af0 <__vector_7>
      20:	0c 94 a0 15 	jmp	0x2b40	; 0x2b40 <__vector_8>
      24:	0c 94 c8 15 	jmp	0x2b90	; 0x2b90 <__vector_9>
      28:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      2c:	0c 94 96 16 	jmp	0x2d2c	; 0x2d2c <__vector_11>
      30:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      34:	0c 94 2f 37 	jmp	0x6e5e	; 0x6e5e <__vector_13>
      38:	0c 94 87 2f 	jmp	0x5f0e	; 0x5f0e <__vector_14>
      3c:	0c 94 b4 2f 	jmp	0x5f68	; 0x5f68 <__vector_15>
      40:	0c 94 e1 2f 	jmp	0x5fc2	; 0x5fc2 <__vector_16>
      44:	0c 94 0e 30 	jmp	0x601c	; 0x601c <__vector_17>
      48:	0c 94 3b 30 	jmp	0x6076	; 0x6076 <__vector_18>
      4c:	0c 94 68 30 	jmp	0x60d0	; 0x60d0 <__vector_19>
      50:	0c 94 95 30 	jmp	0x612a	; 0x612a <__vector_20>
      54:	0c 94 c2 30 	jmp	0x6184	; 0x6184 <__vector_21>
      58:	0c 94 ef 30 	jmp	0x61de	; 0x61de <__vector_22>
      5c:	0c 94 1c 31 	jmp	0x6238	; 0x6238 <__vector_23>
      60:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      64:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      68:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      6c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      70:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      74:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      78:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      7c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      80:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      84:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      88:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      8c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      90:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      94:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      98:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      9c:	0c 94 b0 2c 	jmp	0x5960	; 0x5960 <__vector_39>
      a0:	0c 94 e2 2c 	jmp	0x59c4	; 0x59c4 <__vector_40>
      a4:	0c 94 14 2d 	jmp	0x5a28	; 0x5a28 <__vector_41>
      a8:	0c 94 46 2d 	jmp	0x5a8c	; 0x5a8c <__vector_42>
      ac:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      b0:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      b4:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      b8:	0c 94 56 37 	jmp	0x6eac	; 0x6eac <__vector_46>
      bc:	0c 94 0b 33 	jmp	0x6616	; 0x6616 <__vector_47>
      c0:	0c 94 38 33 	jmp	0x6670	; 0x6670 <__vector_48>
      c4:	0c 94 65 33 	jmp	0x66ca	; 0x66ca <__vector_49>
      c8:	0c 94 92 33 	jmp	0x6724	; 0x6724 <__vector_50>
      cc:	0c 94 bf 33 	jmp	0x677e	; 0x677e <__vector_51>
      d0:	0c 94 ec 33 	jmp	0x67d8	; 0x67d8 <__vector_52>
      d4:	0c 94 19 34 	jmp	0x6832	; 0x6832 <__vector_53>
      d8:	0c 94 46 34 	jmp	0x688c	; 0x688c <__vector_54>
      dc:	0c 94 73 34 	jmp	0x68e6	; 0x68e6 <__vector_55>
      e0:	0c 94 a0 34 	jmp	0x6940	; 0x6940 <__vector_56>
      e4:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      e8:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      ec:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      f0:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      f4:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      f8:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
      fc:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     100:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     104:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     108:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     10c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     110:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     114:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     118:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     11c:	0c 94 e8 2b 	jmp	0x57d0	; 0x57d0 <__vector_71>
     120:	0c 94 1a 2c 	jmp	0x5834	; 0x5834 <__vector_72>
     124:	0c 94 4c 2c 	jmp	0x5898	; 0x5898 <__vector_73>
     128:	0c 94 7e 2c 	jmp	0x58fc	; 0x58fc <__vector_74>
     12c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     130:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     134:	0c 94 49 31 	jmp	0x6292	; 0x6292 <__vector_77>
     138:	0c 94 76 31 	jmp	0x62ec	; 0x62ec <__vector_78>
     13c:	0c 94 a3 31 	jmp	0x6346	; 0x6346 <__vector_79>
     140:	0c 94 d0 31 	jmp	0x63a0	; 0x63a0 <__vector_80>
     144:	0c 94 fd 31 	jmp	0x63fa	; 0x63fa <__vector_81>
     148:	0c 94 2a 32 	jmp	0x6454	; 0x6454 <__vector_82>
     14c:	0c 94 57 32 	jmp	0x64ae	; 0x64ae <__vector_83>
     150:	0c 94 84 32 	jmp	0x6508	; 0x6508 <__vector_84>
     154:	0c 94 b1 32 	jmp	0x6562	; 0x6562 <__vector_85>
     158:	0c 94 de 32 	jmp	0x65bc	; 0x65bc <__vector_86>
     15c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     160:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     164:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     168:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     16c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     170:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     174:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     178:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     17c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     180:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     184:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     188:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     18c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     190:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     194:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     198:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     19c:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1a0:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1a4:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1a8:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1ac:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1b0:	0c 94 cd 34 	jmp	0x699a	; 0x699a <__vector_108>
     1b4:	0c 94 fa 34 	jmp	0x69f4	; 0x69f4 <__vector_109>
     1b8:	0c 94 27 35 	jmp	0x6a4e	; 0x6a4e <__vector_110>
     1bc:	0c 94 54 35 	jmp	0x6aa8	; 0x6aa8 <__vector_111>
     1c0:	0c 94 81 35 	jmp	0x6b02	; 0x6b02 <__vector_112>
     1c4:	0c 94 ae 35 	jmp	0x6b5c	; 0x6b5c <__vector_113>
     1c8:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1cc:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1d0:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1d4:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1d8:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1dc:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1e0:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1e4:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1e8:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1ec:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1f0:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__bad_interrupt>
     1f4:	0c 94 13 3e 	jmp	0x7c26	; 0x7c26 <__vector_125>
     1f8:	0c 94 cd 3e 	jmp	0x7d9a	; 0x7d9a <__vector_126>
     1fc:	f4 38       	cpi	r31, 0x84	; 132
     1fe:	f7 38       	cpi	r31, 0x87	; 135
     200:	fa 38       	cpi	r31, 0x8A	; 138
     202:	fd 38       	cpi	r31, 0x8D	; 141
     204:	00 39       	cpi	r16, 0x90	; 144
     206:	03 39       	cpi	r16, 0x93	; 147
     208:	06 39       	cpi	r16, 0x96	; 150
     20a:	45 40       	sbci	r20, 0x05	; 5
     20c:	58 40       	sbci	r21, 0x08	; 8
     20e:	6b 40       	sbci	r22, 0x0B	; 11
     210:	7e 40       	sbci	r23, 0x0E	; 14
     212:	91 40       	sbci	r25, 0x01	; 1
     214:	a4 40       	sbci	r26, 0x04	; 4
     216:	b7 40       	sbci	r27, 0x07	; 7
     218:	05 a8       	ldd	r0, Z+53	; 0x35
     21a:	4c cd       	rjmp	.-1384   	; 0xfffffcb4 <__eeprom_end+0xff7efcb4>
     21c:	b2 d4       	rcall	.+2404   	; 0xb82 <PM_SINE+0x24a>
     21e:	4e b9       	out	0x0e, r20	; 14
     220:	38 36       	cpi	r19, 0x68	; 104
     222:	a9 02       	muls	r26, r25
     224:	0c 50       	subi	r16, 0x0C	; 12
     226:	b9 91       	ld	r27, Y+
     228:	86 88       	ldd	r8, Z+22	; 0x16
     22a:	08 3c       	cpi	r16, 0xC8	; 200
     22c:	a6 aa       	std	Z+54, r10	; 0x36
     22e:	aa 2a       	or	r10, r26
     230:	be 00       	.word	0x00be	; ????
     232:	00 00       	nop
     234:	80 3f       	cpi	r24, 0xF0	; 240
     236:	07 63       	ori	r16, 0x37	; 55
     238:	42 36       	cpi	r20, 0x62	; 98
     23a:	b7 9b       	sbis	0x16, 7	; 22
     23c:	d8 a7       	std	Y+40, r29	; 0x28
     23e:	1a 39       	cpi	r17, 0x9A	; 154
     240:	68 56       	subi	r22, 0x68	; 104
     242:	18 ae       	std	Y+56, r1	; 0x38
     244:	ba ab       	std	Y+50, r27	; 0x32
     246:	55 8c       	ldd	r5, Z+29	; 0x1d
     248:	1d 3c       	cpi	r17, 0xCD	; 205
     24a:	b7 cc       	rjmp	.-1682   	; 0xfffffbba <__eeprom_end+0xff7efbba>
     24c:	57 63       	ori	r21, 0x37	; 55
     24e:	bd 6d       	ori	r27, 0xDD	; 221
     250:	ed fd       	.word	0xfded	; ????
     252:	75 3e       	cpi	r23, 0xE5	; 229
     254:	f6 17       	cp	r31, r22
     256:	72 31       	cpi	r23, 0x12	; 18
     258:	bf 00       	.word	0x00bf	; ????
     25a:	00 00       	nop
     25c:	80 3f       	cpi	r24, 0xF0	; 240
     25e:	08 00       	.word	0x0008	; ????
     260:	00 00       	nop
     262:	be 92       	st	-X, r11
     264:	24 49       	sbci	r18, 0x94	; 148
     266:	12 3e       	cpi	r17, 0xE2	; 226
     268:	ab aa       	std	Y+51, r10	; 0x33
     26a:	aa 2a       	or	r10, r26
     26c:	be cd       	rjmp	.-1156   	; 0xfffffdea <__eeprom_end+0xff7efdea>
     26e:	cc cc       	rjmp	.-1640   	; 0xfffffc08 <__eeprom_end+0xff7efc08>
     270:	4c 3e       	cpi	r20, 0xEC	; 236
     272:	00 00       	nop
     274:	00 80       	ld	r0, Z
     276:	be ab       	std	Y+54, r27	; 0x36
     278:	aa aa       	std	Y+50, r10	; 0x32
     27a:	aa 3e       	cpi	r26, 0xEA	; 234
     27c:	00 00       	nop
     27e:	00 00       	nop
     280:	bf 00       	.word	0x00bf	; ????
     282:	00 00       	nop
     284:	80 3f       	cpi	r24, 0xF0	; 240
     286:	00 00       	nop
     288:	00 00       	nop
     28a:	00 08       	sbc	r0, r0
     28c:	41 78       	andi	r20, 0x81	; 129
     28e:	d3 bb       	out	0x13, r29	; 19
     290:	43 87       	std	Z+11, r20	; 0x0b
     292:	d1 13       	cpse	r29, r17
     294:	3d 19       	sub	r19, r13
     296:	0e 3c       	cpi	r16, 0xCE	; 206
     298:	c3 bd       	out	0x23, r28	; 35
     29a:	42 82       	std	Z+2, r4	; 0x02
     29c:	ad 2b       	or	r26, r29
     29e:	3e 68       	ori	r19, 0x8E	; 142
     2a0:	ec 82       	std	Y+4, r14	; 0x04
     2a2:	76 be       	out	0x36, r7	; 54
     2a4:	d9 8f       	std	Y+25, r29	; 0x19
     2a6:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a8:	3e 4c       	sbci	r19, 0xCE	; 206
     2aa:	80 ef       	ldi	r24, 0xF0	; 240
     2ac:	ff be       	out	0x3f, r15	; 63
     2ae:	01 c4       	rjmp	.+2050   	; 0xab2 <PM_SINE+0x17a>
     2b0:	ff 7f       	andi	r31, 0xFF	; 255
     2b2:	3f 00       	.word	0x003f	; ????
     2b4:	00 00       	nop
	...

000002b8 <PM_SINE_IP>:
     2b8:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
     2c8:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
     2d8:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
     2e8:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
     2f8:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
     308:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
     318:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
     328:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
     338:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
     348:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
     358:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
     368:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
     378:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
     388:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
     398:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
     3a8:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
     3b8:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
     3c8:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
     3d8:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
     3e8:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
     3f8:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
     408:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
     418:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
     428:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
     438:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
     448:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
     458:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
     468:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
     478:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
     488:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
     498:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
     4a8:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
     4b8:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
     4c8:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
     4d8:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
     4e8:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
     4f8:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
     508:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
     518:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
     528:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
     538:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
     548:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
     558:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
     568:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
     578:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
     588:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
     598:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
     5a8:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
     5b8:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
     5c8:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
     5d8:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
     5f0:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
     610:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
     620:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
     630:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
     640:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
     650:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
     660:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
     670:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
     680:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
     690:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
     6a0:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
     6b0:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
     6c0:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
     6d0:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
     6e0:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
     6f0:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
     700:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
     710:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
     720:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
     730:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
     740:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
     750:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
     760:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
     770:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
     780:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
     790:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
     7a0:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
     7b0:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
     7c0:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
     7d0:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
     7e0:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
     7f0:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
     800:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
     810:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
     820:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
     830:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
     840:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
     850:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
     860:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
     870:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
     880:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
     890:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
     8a0:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
     8b0:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
     8c0:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
     8d0:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
     8e0:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
     8f0:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
     900:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
     910:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
     920:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
     930:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00000938 <PM_SINE>:
     938:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     948:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     958:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     968:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     978:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     988:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     998:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     9a8:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     9b8:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     9c8:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     9d8:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     9e8:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     9f8:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     a08:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     a18:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     a28:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     a38:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     a48:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     a58:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     a68:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     a78:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     a88:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     a98:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     aa8:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     ab8:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     ac8:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     ad8:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     ae8:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     af8:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     b08:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     b18:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     b28:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     b38:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     b48:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     b58:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     b68:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     b78:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     b88:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     b98:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     ba8:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     bb8:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     bc8:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     bd8:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     be8:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     bf8:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     c08:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     c18:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     c28:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     c38:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     c48:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     c58:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     c68:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     c78:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     c88:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     c98:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     ca8:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     cb8:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     cc8:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     cd8:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     ce8:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     cf8:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     d08:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     d18:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     d28:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     d38:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     d48:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     d58:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     d68:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     d78:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     d88:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     d98:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     da8:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     db8:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     dc8:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     dd8:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     de8:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     df8:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     e08:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     e18:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     e28:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     e38:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     e48:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     e58:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     e68:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     e78:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     e88:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     e98:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     ea8:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     eb8:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     ec8:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     ed8:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     ee8:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     ef8:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     f08:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
     f18:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
     f28:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
     f38:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
     f48:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
     f58:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
     f68:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
     f78:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
     f88:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
     f98:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
     fa8:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
     fb8:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
     fc8:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
     fd8:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
     fe8:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
     ff8:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    1008:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    1018:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    1028:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    1038:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1048:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1058:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1068:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1078:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1088:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    1098:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    10a8:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    10b8:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    10c8:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    10d8:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    10e8:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    10f8:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    1108:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    1118:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    1128:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    1138:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1148:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1158:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1168:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1178:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1188:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    1198:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    11a8:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    11b8:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    11c8:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    11d8:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    11e8:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    11f8:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    1208:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    1218:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    1228:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    1238:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1248:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1258:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1268:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1278:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1288:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    1298:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    12a8:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    12b8:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    12c8:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    12d8:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    12e8:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    12f8:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    1308:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    1318:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    1328:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    1338:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1348:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1358:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1368:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1378:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1388:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    1398:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    13a8:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    13b8:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    13c8:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    13d8:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    13e8:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    13f8:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    1408:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    1418:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    1428:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    1438:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1448:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1458:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1468:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1478:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1488:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    1498:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    14a8:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    14b8:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    14c8:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    14d8:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    14e8:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    14f8:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    1508:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    1518:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    1528:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    1538:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1548:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1558:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1568:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1578:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1588:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    1598:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    15a8:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    15b8:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    15c8:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    15d8:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    15e8:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    15f8:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    1608:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    1618:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1628:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1638:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1648:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1658:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1668:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1678:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1688:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    1698:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    16a8:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    16b8:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    16c8:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    16d8:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    16e8:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    16f8:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    1708:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    1718:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1728:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1738:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1748:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1758:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1768:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1778:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1788:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    1798:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    17a8:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    17b8:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    17c8:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    17d8:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    17e8:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    17f8:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    1808:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    1818:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1828:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1838:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1848:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1858:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1868:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1878:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1888:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    1898:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    18a8:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    18b8:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    18c8:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    18d8:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    18e8:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    18f8:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    1908:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    1918:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1928:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1938:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1948:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1958:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1968:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1978:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1988:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1998:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    19a8:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    19b8:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    19c8:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    19d8:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    19e8:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    19f8:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1a08:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1a18:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1a28:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1a38:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1a48:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1a58:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1a68:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1a78:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1a88:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1a98:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1aa8:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1ab8:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1ac8:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1ad8:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1ae8:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1af8:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1b08:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1b18:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1b28:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1b38:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1b48:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1b58:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1b68:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1b78:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1b88:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1b98:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1ba8:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1bb8:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1bc8:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1bd8:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1be8:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1bf8:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1c08:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1c18:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1c28:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1c38:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1c48:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1c58:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1c68:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1c78:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1c88:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1c98:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1ca8:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1cb8:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1cc8:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1cd8:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1ce8:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1cf8:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1d08:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1d18:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1d28:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1d38:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1d48:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1d58:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1d68:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1d78:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1d88:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1d98:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1da8:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1db8:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1dc8:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1dd8:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1de8:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1df8:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1e08:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1e18:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1e28:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1e38:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1e48:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1e58:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1e68:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1e78:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1e88:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1e98:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1ea8:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1eb8:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1ec8:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1ed8:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1ee8:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    1ef8:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    1f08:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    1f18:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    1f28:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    1f38:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    1f48:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    1f58:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    1f68:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    1f78:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    1f88:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    1f98:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    1fa8:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    1fb8:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    1fc8:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    1fd8:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    1fe8:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    1ff8:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    2008:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    2018:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    2028:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    2038:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2048:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2058:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2068:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2078:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2088:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    2098:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    20a8:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    20b8:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    20c8:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    20d8:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    20e8:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    20f8:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    2108:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    2118:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    2128:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    2138:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2148:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2158:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2168:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2178:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2188:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    2198:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    21a8:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    21b8:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    21c8:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    21d8:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    21e8:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    21f8:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    2208:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    2218:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    2228:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    2238:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2248:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2258:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2268:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2278:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2288:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    2298:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    22a8:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    22b8:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    22c8:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    22d8:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    22e8:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    22f8:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    2308:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    2318:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    2328:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    2338:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2348:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2358:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2368:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2378:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2388:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    2398:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    23a8:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    23b8:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    23c8:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    23d8:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    23e8:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    23f8:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    2408:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    2418:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    2428:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    2438:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2448:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2458:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2468:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2478:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2488:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    2498:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    24a8:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    24b8:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    24c8:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    24d8:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    24e8:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    24f8:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    2508:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    2518:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    2528:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    2538:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2548:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2558:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2568:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2578:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2588:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    2598:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    25a8:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    25b8:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    25c8:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    25d8:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    25e8:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    25f8:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    2608:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    2618:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2628:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2638:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2648:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2658:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2668:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2678:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2688:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    2698:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    26a8:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    26b8:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    26c8:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    26d8:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    26e8:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    26f8:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    2708:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    2718:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2728:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2738:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2748:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2758:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2768:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2778:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2788:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    2798:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    27a8:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    27b8:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    27c8:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    27d8:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    27e8:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    27f8:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    2808:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    2818:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2828:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2838:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2848:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2858:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2868:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2878:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2888:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    2898:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    28a8:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    28b8:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    28c8:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    28d8:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    28e8:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    28f8:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    2908:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    2918:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2928:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002938 <__ctors_end>:
    2938:	11 24       	eor	r1, r1
    293a:	1f be       	out	0x3f, r1	; 63
    293c:	cf ef       	ldi	r28, 0xFF	; 255
    293e:	cd bf       	out	0x3d, r28	; 61
    2940:	df e5       	ldi	r29, 0x5F	; 95
    2942:	de bf       	out	0x3e, r29	; 62
    2944:	00 e0       	ldi	r16, 0x00	; 0
    2946:	0c bf       	out	0x3c, r16	; 60

00002948 <__do_copy_data>:
    2948:	16 e2       	ldi	r17, 0x26	; 38
    294a:	a0 e0       	ldi	r26, 0x00	; 0
    294c:	b0 e2       	ldi	r27, 0x20	; 32
    294e:	ea ed       	ldi	r30, 0xDA	; 218
    2950:	f2 ec       	ldi	r31, 0xC2	; 194
    2952:	00 e0       	ldi	r16, 0x00	; 0
    2954:	0b bf       	out	0x3b, r16	; 59
    2956:	02 c0       	rjmp	.+4      	; 0x295c <__do_copy_data+0x14>
    2958:	07 90       	elpm	r0, Z+
    295a:	0d 92       	st	X+, r0
    295c:	a6 3a       	cpi	r26, 0xA6	; 166
    295e:	b1 07       	cpc	r27, r17
    2960:	d9 f7       	brne	.-10     	; 0x2958 <__do_copy_data+0x10>

00002962 <__do_clear_bss>:
    2962:	2b e2       	ldi	r18, 0x2B	; 43
    2964:	a6 ea       	ldi	r26, 0xA6	; 166
    2966:	b6 e2       	ldi	r27, 0x26	; 38
    2968:	01 c0       	rjmp	.+2      	; 0x296c <.do_clear_bss_start>

0000296a <.do_clear_bss_loop>:
    296a:	1d 92       	st	X+, r1

0000296c <.do_clear_bss_start>:
    296c:	a3 33       	cpi	r26, 0x33	; 51
    296e:	b2 07       	cpc	r27, r18
    2970:	e1 f7       	brne	.-8      	; 0x296a <.do_clear_bss_loop>
    2972:	0e 94 83 44 	call	0x8906	; 0x8906 <main>
    2976:	0c 94 6b 61 	jmp	0xc2d6	; 0xc2d6 <_exit>

0000297a <__bad_interrupt>:
    297a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000297e <nvm_init>:
#include "conf_nvm.h"
#include "nvm.h"

status_code_t nvm_init(mem_type_t mem)
{
	switch (mem) {
    297e:	83 30       	cpi	r24, 0x03	; 3
    2980:	10 f4       	brcc	.+4      	; 0x2986 <nvm_init+0x8>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2982:	80 e0       	ldi	r24, 0x00	; 0
    2984:	08 95       	ret
		}
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    2986:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    2988:	08 95       	ret

0000298a <dma_interrupt>:
void dma_disable(void)
{
	DMA.CTRL = 0;
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    298a:	cf 93       	push	r28
    298c:	df 93       	push	r29
    298e:	48 2f       	mov	r20, r24
    2990:	50 e0       	ldi	r21, 0x00	; 0
    2992:	fa 01       	movw	r30, r20
    2994:	71 96       	adiw	r30, 0x11	; 17
    2996:	e2 95       	swap	r30
    2998:	f2 95       	swap	r31
    299a:	f0 7f       	andi	r31, 0xF0	; 240
    299c:	fe 27       	eor	r31, r30
    299e:	e0 7f       	andi	r30, 0xF0	; 240
    29a0:	fe 27       	eor	r31, r30
    29a2:	a0 e0       	ldi	r26, 0x00	; 0
    29a4:	b1 e0       	ldi	r27, 0x01	; 1
    29a6:	14 96       	adiw	r26, 0x04	; 4
    29a8:	9c 91       	ld	r25, X
    29aa:	14 97       	sbiw	r26, 0x04	; 4
    29ac:	13 96       	adiw	r26, 0x03	; 3
    29ae:	6c 91       	ld	r22, X
    29b0:	da 01       	movw	r26, r20
    29b2:	14 96       	adiw	r26, 0x04	; 4
    29b4:	21 e0       	ldi	r18, 0x01	; 1
    29b6:	30 e0       	ldi	r19, 0x00	; 0
    29b8:	e9 01       	movw	r28, r18
    29ba:	08 2e       	mov	r0, r24
    29bc:	02 c0       	rjmp	.+4      	; 0x29c2 <dma_interrupt+0x38>
    29be:	cc 0f       	add	r28, r28
    29c0:	dd 1f       	adc	r29, r29
    29c2:	0a 94       	dec	r0
    29c4:	e2 f7       	brpl	.-8      	; 0x29be <dma_interrupt+0x34>
    29c6:	0a 2e       	mov	r0, r26
    29c8:	02 c0       	rjmp	.+4      	; 0x29ce <dma_interrupt+0x44>
    29ca:	22 0f       	add	r18, r18
    29cc:	33 1f       	adc	r19, r19
    29ce:	0a 94       	dec	r0
    29d0:	e2 f7       	brpl	.-8      	; 0x29ca <dma_interrupt+0x40>
    29d2:	2c 2b       	or	r18, r28
    29d4:	62 23       	and	r22, r18
    29d6:	70 e0       	ldi	r23, 0x00	; 0
    29d8:	eb 01       	movw	r28, r22
    29da:	0a 2e       	mov	r0, r26
    29dc:	02 c0       	rjmp	.+4      	; 0x29e2 <dma_interrupt+0x58>
    29de:	d5 95       	asr	r29
    29e0:	c7 95       	ror	r28
    29e2:	0a 94       	dec	r0
    29e4:	e2 f7       	brpl	.-8      	; 0x29de <dma_interrupt+0x54>
    29e6:	c0 fd       	sbrc	r28, 0
    29e8:	1a c0       	rjmp	.+52     	; 0x2a1e <dma_interrupt+0x94>
    29ea:	08 2e       	mov	r0, r24
    29ec:	02 c0       	rjmp	.+4      	; 0x29f2 <dma_interrupt+0x68>
    29ee:	75 95       	asr	r23
    29f0:	67 95       	ror	r22
    29f2:	0a 94       	dec	r0
    29f4:	e2 f7       	brpl	.-8      	; 0x29ee <dma_interrupt+0x64>
    29f6:	60 fd       	sbrc	r22, 0
    29f8:	14 c0       	rjmp	.+40     	; 0x2a22 <dma_interrupt+0x98>
    29fa:	29 23       	and	r18, r25
    29fc:	30 e0       	ldi	r19, 0x00	; 0
    29fe:	b9 01       	movw	r22, r18
    2a00:	02 c0       	rjmp	.+4      	; 0x2a06 <dma_interrupt+0x7c>
    2a02:	75 95       	asr	r23
    2a04:	67 95       	ror	r22
    2a06:	aa 95       	dec	r26
    2a08:	e2 f7       	brpl	.-8      	; 0x2a02 <dma_interrupt+0x78>
    2a0a:	60 fd       	sbrc	r22, 0
    2a0c:	0c c0       	rjmp	.+24     	; 0x2a26 <dma_interrupt+0x9c>
    2a0e:	02 c0       	rjmp	.+4      	; 0x2a14 <dma_interrupt+0x8a>
    2a10:	35 95       	asr	r19
    2a12:	27 95       	ror	r18
    2a14:	8a 95       	dec	r24
    2a16:	e2 f7       	brpl	.-8      	; 0x2a10 <dma_interrupt+0x86>
    2a18:	82 2f       	mov	r24, r18
    2a1a:	81 70       	andi	r24, 0x01	; 1
    2a1c:	05 c0       	rjmp	.+10     	; 0x2a28 <dma_interrupt+0x9e>
    2a1e:	84 e0       	ldi	r24, 0x04	; 4
    2a20:	03 c0       	rjmp	.+6      	; 0x2a28 <dma_interrupt+0x9e>
    2a22:	83 e0       	ldi	r24, 0x03	; 3
    2a24:	01 c0       	rjmp	.+2      	; 0x2a28 <dma_interrupt+0x9e>
    2a26:	82 e0       	ldi	r24, 0x02	; 2
    2a28:	91 81       	ldd	r25, Z+1	; 0x01
    2a2a:	90 63       	ori	r25, 0x30	; 48
    2a2c:	91 83       	std	Z+1, r25	; 0x01
    2a2e:	44 0f       	add	r20, r20
    2a30:	55 1f       	adc	r21, r21
    2a32:	fa 01       	movw	r30, r20
    2a34:	e1 50       	subi	r30, 0x01	; 1
    2a36:	f5 4d       	sbci	r31, 0xD5	; 213
    2a38:	01 90       	ld	r0, Z+
    2a3a:	f0 81       	ld	r31, Z
    2a3c:	e0 2d       	mov	r30, r0
    2a3e:	30 97       	sbiw	r30, 0x00	; 0
    2a40:	09 f0       	breq	.+2      	; 0x2a44 <dma_interrupt+0xba>
    2a42:	19 95       	eicall
    2a44:	df 91       	pop	r29
    2a46:	cf 91       	pop	r28
    2a48:	08 95       	ret

00002a4a <dma_enable>:
    2a4a:	cf 93       	push	r28
    2a4c:	df 93       	push	r29
    2a4e:	1f 92       	push	r1
    2a50:	cd b7       	in	r28, 0x3d	; 61
    2a52:	de b7       	in	r29, 0x3e	; 62
    2a54:	61 e0       	ldi	r22, 0x01	; 1
    2a56:	80 e0       	ldi	r24, 0x00	; 0
    2a58:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    2a5c:	80 91 1e 2b 	lds	r24, 0x2B1E	; 0x802b1e <sleepmgr_locks+0x1>
    2a60:	8f 3f       	cpi	r24, 0xFF	; 255
    2a62:	09 f4       	brne	.+2      	; 0x2a66 <dma_enable+0x1c>
    2a64:	ff cf       	rjmp	.-2      	; 0x2a64 <dma_enable+0x1a>
    2a66:	8f b7       	in	r24, 0x3f	; 63
    2a68:	89 83       	std	Y+1, r24	; 0x01
    2a6a:	f8 94       	cli
    2a6c:	99 81       	ldd	r25, Y+1	; 0x01
    2a6e:	ed e1       	ldi	r30, 0x1D	; 29
    2a70:	fb e2       	ldi	r31, 0x2B	; 43
    2a72:	81 81       	ldd	r24, Z+1	; 0x01
    2a74:	8f 5f       	subi	r24, 0xFF	; 255
    2a76:	81 83       	std	Z+1, r24	; 0x01
    2a78:	9f bf       	out	0x3f, r25	; 63
    2a7a:	e0 e0       	ldi	r30, 0x00	; 0
    2a7c:	f1 e0       	ldi	r31, 0x01	; 1
    2a7e:	80 e4       	ldi	r24, 0x40	; 64
    2a80:	80 83       	st	Z, r24
    2a82:	80 e8       	ldi	r24, 0x80	; 128
    2a84:	80 83       	st	Z, r24
    2a86:	0f 90       	pop	r0
    2a88:	df 91       	pop	r29
    2a8a:	cf 91       	pop	r28
    2a8c:	08 95       	ret

00002a8e <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
    2a8e:	e8 2f       	mov	r30, r24
    2a90:	f0 e0       	ldi	r31, 0x00	; 0
    2a92:	ee 0f       	add	r30, r30
    2a94:	ff 1f       	adc	r31, r31
    2a96:	e1 50       	subi	r30, 0x01	; 1
    2a98:	f5 4d       	sbci	r31, 0xD5	; 213
    2a9a:	60 83       	st	Z, r22
    2a9c:	71 83       	std	Z+1, r23	; 0x01
    2a9e:	08 95       	ret

00002aa0 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    2aa0:	1f 92       	push	r1
    2aa2:	0f 92       	push	r0
    2aa4:	0f b6       	in	r0, 0x3f	; 63
    2aa6:	0f 92       	push	r0
    2aa8:	11 24       	eor	r1, r1
    2aaa:	0b b6       	in	r0, 0x3b	; 59
    2aac:	0f 92       	push	r0
    2aae:	2f 93       	push	r18
    2ab0:	3f 93       	push	r19
    2ab2:	4f 93       	push	r20
    2ab4:	5f 93       	push	r21
    2ab6:	6f 93       	push	r22
    2ab8:	7f 93       	push	r23
    2aba:	8f 93       	push	r24
    2abc:	9f 93       	push	r25
    2abe:	af 93       	push	r26
    2ac0:	bf 93       	push	r27
    2ac2:	ef 93       	push	r30
    2ac4:	ff 93       	push	r31
	dma_interrupt(0);
    2ac6:	80 e0       	ldi	r24, 0x00	; 0
    2ac8:	60 df       	rcall	.-320    	; 0x298a <dma_interrupt>
}
    2aca:	ff 91       	pop	r31
    2acc:	ef 91       	pop	r30
    2ace:	bf 91       	pop	r27
    2ad0:	af 91       	pop	r26
    2ad2:	9f 91       	pop	r25
    2ad4:	8f 91       	pop	r24
    2ad6:	7f 91       	pop	r23
    2ad8:	6f 91       	pop	r22
    2ada:	5f 91       	pop	r21
    2adc:	4f 91       	pop	r20
    2ade:	3f 91       	pop	r19
    2ae0:	2f 91       	pop	r18
    2ae2:	0f 90       	pop	r0
    2ae4:	0b be       	out	0x3b, r0	; 59
    2ae6:	0f 90       	pop	r0
    2ae8:	0f be       	out	0x3f, r0	; 63
    2aea:	0f 90       	pop	r0
    2aec:	1f 90       	pop	r1
    2aee:	18 95       	reti

00002af0 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    2af0:	1f 92       	push	r1
    2af2:	0f 92       	push	r0
    2af4:	0f b6       	in	r0, 0x3f	; 63
    2af6:	0f 92       	push	r0
    2af8:	11 24       	eor	r1, r1
    2afa:	0b b6       	in	r0, 0x3b	; 59
    2afc:	0f 92       	push	r0
    2afe:	2f 93       	push	r18
    2b00:	3f 93       	push	r19
    2b02:	4f 93       	push	r20
    2b04:	5f 93       	push	r21
    2b06:	6f 93       	push	r22
    2b08:	7f 93       	push	r23
    2b0a:	8f 93       	push	r24
    2b0c:	9f 93       	push	r25
    2b0e:	af 93       	push	r26
    2b10:	bf 93       	push	r27
    2b12:	ef 93       	push	r30
    2b14:	ff 93       	push	r31
	dma_interrupt(1);
    2b16:	81 e0       	ldi	r24, 0x01	; 1
    2b18:	38 df       	rcall	.-400    	; 0x298a <dma_interrupt>
}
    2b1a:	ff 91       	pop	r31
    2b1c:	ef 91       	pop	r30
    2b1e:	bf 91       	pop	r27
    2b20:	af 91       	pop	r26
    2b22:	9f 91       	pop	r25
    2b24:	8f 91       	pop	r24
    2b26:	7f 91       	pop	r23
    2b28:	6f 91       	pop	r22
    2b2a:	5f 91       	pop	r21
    2b2c:	4f 91       	pop	r20
    2b2e:	3f 91       	pop	r19
    2b30:	2f 91       	pop	r18
    2b32:	0f 90       	pop	r0
    2b34:	0b be       	out	0x3b, r0	; 59
    2b36:	0f 90       	pop	r0
    2b38:	0f be       	out	0x3f, r0	; 63
    2b3a:	0f 90       	pop	r0
    2b3c:	1f 90       	pop	r1
    2b3e:	18 95       	reti

00002b40 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    2b40:	1f 92       	push	r1
    2b42:	0f 92       	push	r0
    2b44:	0f b6       	in	r0, 0x3f	; 63
    2b46:	0f 92       	push	r0
    2b48:	11 24       	eor	r1, r1
    2b4a:	0b b6       	in	r0, 0x3b	; 59
    2b4c:	0f 92       	push	r0
    2b4e:	2f 93       	push	r18
    2b50:	3f 93       	push	r19
    2b52:	4f 93       	push	r20
    2b54:	5f 93       	push	r21
    2b56:	6f 93       	push	r22
    2b58:	7f 93       	push	r23
    2b5a:	8f 93       	push	r24
    2b5c:	9f 93       	push	r25
    2b5e:	af 93       	push	r26
    2b60:	bf 93       	push	r27
    2b62:	ef 93       	push	r30
    2b64:	ff 93       	push	r31
	dma_interrupt(2);
    2b66:	82 e0       	ldi	r24, 0x02	; 2
    2b68:	10 df       	rcall	.-480    	; 0x298a <dma_interrupt>
}
    2b6a:	ff 91       	pop	r31
    2b6c:	ef 91       	pop	r30
    2b6e:	bf 91       	pop	r27
    2b70:	af 91       	pop	r26
    2b72:	9f 91       	pop	r25
    2b74:	8f 91       	pop	r24
    2b76:	7f 91       	pop	r23
    2b78:	6f 91       	pop	r22
    2b7a:	5f 91       	pop	r21
    2b7c:	4f 91       	pop	r20
    2b7e:	3f 91       	pop	r19
    2b80:	2f 91       	pop	r18
    2b82:	0f 90       	pop	r0
    2b84:	0b be       	out	0x3b, r0	; 59
    2b86:	0f 90       	pop	r0
    2b88:	0f be       	out	0x3f, r0	; 63
    2b8a:	0f 90       	pop	r0
    2b8c:	1f 90       	pop	r1
    2b8e:	18 95       	reti

00002b90 <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    2b90:	1f 92       	push	r1
    2b92:	0f 92       	push	r0
    2b94:	0f b6       	in	r0, 0x3f	; 63
    2b96:	0f 92       	push	r0
    2b98:	11 24       	eor	r1, r1
    2b9a:	0b b6       	in	r0, 0x3b	; 59
    2b9c:	0f 92       	push	r0
    2b9e:	2f 93       	push	r18
    2ba0:	3f 93       	push	r19
    2ba2:	4f 93       	push	r20
    2ba4:	5f 93       	push	r21
    2ba6:	6f 93       	push	r22
    2ba8:	7f 93       	push	r23
    2baa:	8f 93       	push	r24
    2bac:	9f 93       	push	r25
    2bae:	af 93       	push	r26
    2bb0:	bf 93       	push	r27
    2bb2:	ef 93       	push	r30
    2bb4:	ff 93       	push	r31
	dma_interrupt(3);
    2bb6:	83 e0       	ldi	r24, 0x03	; 3
    2bb8:	e8 de       	rcall	.-560    	; 0x298a <dma_interrupt>
}
    2bba:	ff 91       	pop	r31
    2bbc:	ef 91       	pop	r30
    2bbe:	bf 91       	pop	r27
    2bc0:	af 91       	pop	r26
    2bc2:	9f 91       	pop	r25
    2bc4:	8f 91       	pop	r24
    2bc6:	7f 91       	pop	r23
    2bc8:	6f 91       	pop	r22
    2bca:	5f 91       	pop	r21
    2bcc:	4f 91       	pop	r20
    2bce:	3f 91       	pop	r19
    2bd0:	2f 91       	pop	r18
    2bd2:	0f 90       	pop	r0
    2bd4:	0b be       	out	0x3b, r0	; 59
    2bd6:	0f 90       	pop	r0
    2bd8:	0f be       	out	0x3f, r0	; 63
    2bda:	0f 90       	pop	r0
    2bdc:	1f 90       	pop	r1
    2bde:	18 95       	reti

00002be0 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    2be0:	cf 93       	push	r28
    2be2:	df 93       	push	r29
    2be4:	1f 92       	push	r1
    2be6:	cd b7       	in	r28, 0x3d	; 61
    2be8:	de b7       	in	r29, 0x3e	; 62
    2bea:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    2bec:	e8 2f       	mov	r30, r24
    2bee:	f0 e0       	ldi	r31, 0x00	; 0
    2bf0:	71 96       	adiw	r30, 0x11	; 17
    2bf2:	e2 95       	swap	r30
    2bf4:	f2 95       	swap	r31
    2bf6:	f0 7f       	andi	r31, 0xF0	; 240
    2bf8:	fe 27       	eor	r31, r30
    2bfa:	e0 7f       	andi	r30, 0xF0	; 240
    2bfc:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2bfe:	8f b7       	in	r24, 0x3f	; 63
    2c00:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2c02:	f8 94       	cli
	return flags;
    2c04:	99 81       	ldd	r25, Y+1	; 0x01
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    2c06:	19 96       	adiw	r26, 0x09	; 9
    2c08:	8c 91       	ld	r24, X
    2c0a:	19 97       	sbiw	r26, 0x09	; 9
    2c0c:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    2c0e:	1a 96       	adiw	r26, 0x0a	; 10
    2c10:	8c 91       	ld	r24, X
    2c12:	1a 97       	sbiw	r26, 0x0a	; 10
    2c14:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    2c16:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    2c18:	17 96       	adiw	r26, 0x07	; 7
    2c1a:	8c 91       	ld	r24, X
    2c1c:	17 97       	sbiw	r26, 0x07	; 7
    2c1e:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    2c20:	18 96       	adiw	r26, 0x08	; 8
    2c22:	8c 91       	ld	r24, X
    2c24:	18 97       	sbiw	r26, 0x08	; 8
    2c26:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    2c28:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    2c2a:	12 96       	adiw	r26, 0x02	; 2
    2c2c:	8c 91       	ld	r24, X
    2c2e:	12 97       	sbiw	r26, 0x02	; 2
    2c30:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
    2c32:	13 96       	adiw	r26, 0x03	; 3
    2c34:	8c 91       	ld	r24, X
    2c36:	13 97       	sbiw	r26, 0x03	; 3
    2c38:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
    2c3a:	14 96       	adiw	r26, 0x04	; 4
    2c3c:	2d 91       	ld	r18, X+
    2c3e:	3c 91       	ld	r19, X
    2c40:	15 97       	sbiw	r26, 0x05	; 5
    2c42:	24 83       	std	Z+4, r18	; 0x04
    2c44:	35 83       	std	Z+5, r19	; 0x05
	channel->REPCNT = config->repcnt;
    2c46:	16 96       	adiw	r26, 0x06	; 6
    2c48:	8c 91       	ld	r24, X
    2c4a:	16 97       	sbiw	r26, 0x06	; 6
    2c4c:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
    2c4e:	11 96       	adiw	r26, 0x01	; 1
    2c50:	8c 91       	ld	r24, X
    2c52:	11 97       	sbiw	r26, 0x01	; 1
    2c54:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    2c56:	8c 91       	ld	r24, X
    2c58:	8f 77       	andi	r24, 0x7F	; 127
    2c5a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2c5c:	9f bf       	out	0x3f, r25	; 63
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
}
    2c5e:	0f 90       	pop	r0
    2c60:	df 91       	pop	r29
    2c62:	cf 91       	pop	r28
    2c64:	08 95       	ret

00002c66 <__portable_avr_delay_cycles>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    2c66:	04 c0       	rjmp	.+8      	; 0x2c70 <__portable_avr_delay_cycles+0xa>
    2c68:	61 50       	subi	r22, 0x01	; 1
    2c6a:	71 09       	sbc	r23, r1
    2c6c:	81 09       	sbc	r24, r1
    2c6e:	91 09       	sbc	r25, r1
    2c70:	61 15       	cp	r22, r1
    2c72:	71 05       	cpc	r23, r1
    2c74:	81 05       	cpc	r24, r1
    2c76:	91 05       	cpc	r25, r1
    2c78:	b9 f7       	brne	.-18     	; 0x2c68 <__portable_avr_delay_cycles+0x2>
    2c7a:	08 95       	ret

00002c7c <rtc_get_time>:
    2c7c:	80 e1       	ldi	r24, 0x10	; 16
    2c7e:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x700421>
    2c82:	e0 e2       	ldi	r30, 0x20	; 32
    2c84:	f4 e0       	ldi	r31, 0x04	; 4
    2c86:	81 81       	ldd	r24, Z+1	; 0x01
    2c88:	84 fd       	sbrc	r24, 4
    2c8a:	fd cf       	rjmp	.-6      	; 0x2c86 <rtc_get_time+0xa>
    2c8c:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <__TEXT_REGION_LENGTH__+0x700424>
    2c90:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <__TEXT_REGION_LENGTH__+0x700425>
    2c94:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
    2c98:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <__TEXT_REGION_LENGTH__+0x700427>
    2c9c:	08 95       	ret

00002c9e <rtc_set_callback>:
    2c9e:	80 93 07 2b 	sts	0x2B07, r24	; 0x802b07 <rtc_data>
    2ca2:	90 93 08 2b 	sts	0x2B08, r25	; 0x802b08 <rtc_data+0x1>
    2ca6:	08 95       	ret

00002ca8 <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    2ca8:	cf 93       	push	r28
    2caa:	df 93       	push	r29
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    2cac:	64 e0       	ldi	r22, 0x04	; 4
    2cae:	80 e0       	ldi	r24, 0x00	; 0
    2cb0:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    2cb4:	c0 ef       	ldi	r28, 0xF0	; 240
    2cb6:	d0 e0       	ldi	r29, 0x00	; 0
    2cb8:	88 81       	ld	r24, Y
    2cba:	82 60       	ori	r24, 0x02	; 2
    2cbc:	88 83       	st	Y, r24

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    2cbe:	61 e0       	ldi	r22, 0x01	; 1
    2cc0:	80 ef       	ldi	r24, 0xF0	; 240
    2cc2:	90 e0       	ldi	r25, 0x00	; 0
    2cc4:	0e 94 e6 56 	call	0xadcc	; 0xadcc <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    2cc8:	88 81       	ld	r24, Y
    2cca:	84 60       	ori	r24, 0x04	; 4
    2ccc:	88 83       	st	Y, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    2cce:	69 ee       	ldi	r22, 0xE9	; 233
    2cd0:	73 e0       	ldi	r23, 0x03	; 3
    2cd2:	80 e0       	ldi	r24, 0x00	; 0
    2cd4:	90 e0       	ldi	r25, 0x00	; 0
    2cd6:	c7 df       	rcall	.-114    	; 0x2c66 <__portable_avr_delay_cycles>
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    2cd8:	88 81       	ld	r24, Y
    2cda:	88 61       	ori	r24, 0x18	; 24
    2cdc:	88 83       	st	Y, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    2cde:	e0 ef       	ldi	r30, 0xF0	; 240
    2ce0:	f0 e0       	ldi	r31, 0x00	; 0
    2ce2:	81 81       	ldd	r24, Z+1	; 0x01
    2ce4:	83 ff       	sbrs	r24, 3
    2ce6:	fd cf       	rjmp	.-6      	; 0x2ce2 <rtc_init+0x3a>
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    2ce8:	10 92 20 04 	sts	0x0420, r1	; 0x800420 <__TEXT_REGION_LENGTH__+0x700420>
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    2cec:	e0 e2       	ldi	r30, 0x20	; 32
    2cee:	f4 e0       	ldi	r31, 0x04	; 4
    2cf0:	81 81       	ldd	r24, Z+1	; 0x01
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    2cf2:	80 fd       	sbrc	r24, 0
    2cf4:	fd cf       	rjmp	.-6      	; 0x2cf0 <rtc_init+0x48>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    2cf6:	e0 e2       	ldi	r30, 0x20	; 32
    2cf8:	f4 e0       	ldi	r31, 0x04	; 4
    2cfa:	8f ef       	ldi	r24, 0xFF	; 255
    2cfc:	9f ef       	ldi	r25, 0xFF	; 255
    2cfe:	dc 01       	movw	r26, r24
    2d00:	80 87       	std	Z+8, r24	; 0x08
    2d02:	91 87       	std	Z+9, r25	; 0x09
    2d04:	a2 87       	std	Z+10, r26	; 0x0a
    2d06:	b3 87       	std	Z+11, r27	; 0x0b
	RTC32.CNT = 0;
    2d08:	14 82       	std	Z+4, r1	; 0x04
    2d0a:	15 82       	std	Z+5, r1	; 0x05
    2d0c:	16 82       	std	Z+6, r1	; 0x06
    2d0e:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    2d10:	81 81       	ldd	r24, Z+1	; 0x01

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    2d12:	80 fd       	sbrc	r24, 0
    2d14:	fd cf       	rjmp	.-6      	; 0x2d10 <rtc_init+0x68>

	RTC32.INTCTRL = 0;
    2d16:	e0 e2       	ldi	r30, 0x20	; 32
    2d18:	f4 e0       	ldi	r31, 0x04	; 4
    2d1a:	12 82       	std	Z+2, r1	; 0x02
	RTC32.CTRL = RTC32_ENABLE_bm;
    2d1c:	81 e0       	ldi	r24, 0x01	; 1
    2d1e:	80 83       	st	Z, r24
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    2d20:	81 81       	ldd	r24, Z+1	; 0x01

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    2d22:	80 fd       	sbrc	r24, 0
    2d24:	fd cf       	rjmp	.-6      	; 0x2d20 <rtc_init+0x78>
}
    2d26:	df 91       	pop	r29
    2d28:	cf 91       	pop	r28
    2d2a:	08 95       	ret

00002d2c <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    2d2c:	1f 92       	push	r1
    2d2e:	0f 92       	push	r0
    2d30:	0f b6       	in	r0, 0x3f	; 63
    2d32:	0f 92       	push	r0
    2d34:	11 24       	eor	r1, r1
    2d36:	0b b6       	in	r0, 0x3b	; 59
    2d38:	0f 92       	push	r0
    2d3a:	2f 93       	push	r18
    2d3c:	3f 93       	push	r19
    2d3e:	4f 93       	push	r20
    2d40:	5f 93       	push	r21
    2d42:	6f 93       	push	r22
    2d44:	7f 93       	push	r23
    2d46:	8f 93       	push	r24
    2d48:	9f 93       	push	r25
    2d4a:	af 93       	push	r26
    2d4c:	bf 93       	push	r27
    2d4e:	cf 93       	push	r28
    2d50:	df 93       	push	r29
    2d52:	ef 93       	push	r30
    2d54:	ff 93       	push	r31
	RTC32.INTCTRL = 0;
    2d56:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <__TEXT_REGION_LENGTH__+0x700422>
	if (rtc_data.callback)
    2d5a:	c0 91 07 2b 	lds	r28, 0x2B07	; 0x802b07 <rtc_data>
    2d5e:	d0 91 08 2b 	lds	r29, 0x2B08	; 0x802b08 <rtc_data+0x1>
    2d62:	20 97       	sbiw	r28, 0x00	; 0
		rtc_data.callback(rtc_get_time());
    2d64:	19 f0       	breq	.+6      	; 0x2d6c <__vector_11+0x40>
    2d66:	8a df       	rcall	.-236    	; 0x2c7c <rtc_get_time>
    2d68:	fe 01       	movw	r30, r28
}
    2d6a:	19 95       	eicall
    2d6c:	ff 91       	pop	r31
    2d6e:	ef 91       	pop	r30
    2d70:	df 91       	pop	r29
    2d72:	cf 91       	pop	r28
    2d74:	bf 91       	pop	r27
    2d76:	af 91       	pop	r26
    2d78:	9f 91       	pop	r25
    2d7a:	8f 91       	pop	r24
    2d7c:	7f 91       	pop	r23
    2d7e:	6f 91       	pop	r22
    2d80:	5f 91       	pop	r21
    2d82:	4f 91       	pop	r20
    2d84:	3f 91       	pop	r19
    2d86:	2f 91       	pop	r18
    2d88:	0f 90       	pop	r0
    2d8a:	0b be       	out	0x3b, r0	; 59
    2d8c:	0f 90       	pop	r0
    2d8e:	0f be       	out	0x3f, r0	; 63
    2d90:	0f 90       	pop	r0
    2d92:	1f 90       	pop	r1
    2d94:	18 95       	reti

00002d96 <get_interpolated_sine>:
/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    2d96:	fc 01       	movw	r30, r24
    2d98:	f2 95       	swap	r31
    2d9a:	e2 95       	swap	r30
    2d9c:	ef 70       	andi	r30, 0x0F	; 15
    2d9e:	ef 27       	eor	r30, r31
    2da0:	ff 70       	andi	r31, 0x0F	; 15
    2da2:	ef 27       	eor	r30, r31
	if (++rght_x >= PM_SINE_COUNT) {
    2da4:	9f 01       	movw	r18, r30
    2da6:	2f 5f       	subi	r18, 0xFF	; 255
    2da8:	3f 4f       	sbci	r19, 0xFF	; 255
    2daa:	21 15       	cp	r18, r1
    2dac:	40 e1       	ldi	r20, 0x10	; 16
    2dae:	34 07       	cpc	r19, r20
    2db0:	08 f0       	brcs	.+2      	; 0x2db4 <get_interpolated_sine+0x1e>
		rght_x -= PM_SINE_COUNT;
    2db2:	30 51       	subi	r19, 0x10	; 16
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    2db4:	ee 0f       	add	r30, r30
    2db6:	ff 1f       	adc	r31, r31
    2db8:	e8 5c       	subi	r30, 0xC8	; 200
    2dba:	f6 4f       	sbci	r31, 0xF6	; 246
    2dbc:	45 91       	lpm	r20, Z+
    2dbe:	54 91       	lpm	r21, Z
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    2dc0:	f9 01       	movw	r30, r18
    2dc2:	ee 0f       	add	r30, r30
    2dc4:	ff 1f       	adc	r31, r31
    2dc6:	e8 5c       	subi	r30, 0xC8	; 200
    2dc8:	f6 4f       	sbci	r31, 0xF6	; 246
    2dca:	25 91       	lpm	r18, Z+
    2dcc:	34 91       	lpm	r19, Z

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    2dce:	f9 01       	movw	r30, r18
    2dd0:	f4 96       	adiw	r30, 0x34	; 52
    2dd2:	e4 1b       	sub	r30, r20
    2dd4:	f5 0b       	sbc	r31, r21
    2dd6:	e2 95       	swap	r30
    2dd8:	f2 95       	swap	r31
    2dda:	f0 7f       	andi	r31, 0xF0	; 240
    2ddc:	fe 27       	eor	r31, r30
    2dde:	e0 7f       	andi	r30, 0xF0	; 240
    2de0:	fe 27       	eor	r31, r30
    2de2:	8f 70       	andi	r24, 0x0F	; 15
    2de4:	99 27       	eor	r25, r25
    2de6:	e8 2b       	or	r30, r24
    2de8:	f9 2b       	or	r31, r25
    2dea:	e8 54       	subi	r30, 0x48	; 72
    2dec:	fd 4f       	sbci	r31, 0xFD	; 253
    2dee:	e4 91       	lpm	r30, Z
}
    2df0:	ca 01       	movw	r24, r20
    2df2:	8e 0f       	add	r24, r30
    2df4:	91 1d       	adc	r25, r1
    2df6:	e7 fd       	sbrc	r30, 7
    2df8:	9a 95       	dec	r25
    2dfa:	08 95       	ret

00002dfc <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    2dfc:	04 c0       	rjmp	.+8      	; 0x2e06 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    2dfe:	61 50       	subi	r22, 0x01	; 1
    2e00:	71 09       	sbc	r23, r1
    2e02:	81 09       	sbc	r24, r1
    2e04:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    2e06:	61 15       	cp	r22, r1
    2e08:	71 05       	cpc	r23, r1
    2e0a:	81 05       	cpc	r24, r1
    2e0c:	91 05       	cpc	r25, r1
    2e0e:	b9 f7       	brne	.-18     	; 0x2dfe <__portable_avr_delay_cycles+0x2>
    2e10:	08 95       	ret

00002e12 <twi2_waitUntilReady>:
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
	}
}

static void twi2_waitUntilReady(void)
{
    2e12:	cf 92       	push	r12
    2e14:	df 92       	push	r13
    2e16:	ef 92       	push	r14
    2e18:	ff 92       	push	r15
    2e1a:	0f 93       	push	r16
    2e1c:	1f 93       	push	r17
    2e1e:	cf 93       	push	r28
	status_code_t status;
	uint8_t isBusy;
	uint8_t isValid;

	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_STATE;
    2e20:	ec e0       	ldi	r30, 0x0C	; 12
    2e22:	f0 e2       	ldi	r31, 0x20	; 32
    2e24:	83 e0       	ldi	r24, 0x03	; 3
    2e26:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.addr_length = 1;
    2e28:	81 e0       	ldi	r24, 0x01	; 1
    2e2a:	90 e0       	ldi	r25, 0x00	; 0
    2e2c:	84 83       	std	Z+4, r24	; 0x04
    2e2e:	95 83       	std	Z+5, r25	; 0x05

	//printf("DBG901\r\n");
	/* Wait until not BUSY */
	do {
		twi2_packet.length = 1;
    2e30:	8f 01       	movw	r16, r30
    2e32:	cc 24       	eor	r12, r12
    2e34:	c3 94       	inc	r12
    2e36:	d1 2c       	mov	r13, r1
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
    2e38:	0f 2e       	mov	r0, r31
    2e3a:	ff ec       	ldi	r31, 0xCF	; 207
    2e3c:	ef 2e       	mov	r14, r31
    2e3e:	f8 e2       	ldi	r31, 0x28	; 40
    2e40:	ff 2e       	mov	r15, r31
    2e42:	f0 2d       	mov	r31, r0
	twi2_packet.addr_length = 1;

	//printf("DBG901\r\n");
	/* Wait until not BUSY */
	do {
		twi2_packet.length = 1;
    2e44:	f8 01       	movw	r30, r16
    2e46:	c0 86       	std	Z+8, r12	; 0x08
    2e48:	d1 86       	std	Z+9, r13	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    2e4a:	41 e0       	ldi	r20, 0x01	; 1
    2e4c:	b8 01       	movw	r22, r16
    2e4e:	80 e8       	ldi	r24, 0x80	; 128
    2e50:	94 e0       	ldi	r25, 0x04	; 4
    2e52:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
    2e56:	f7 01       	movw	r30, r14
    2e58:	c0 81       	ld	r28, Z
    2e5a:	9c 2f       	mov	r25, r28
    2e5c:	90 78       	andi	r25, 0x80	; 128
		isBusy  = twi2_m_data[0] & 0x01;

		if ((status != STATUS_OK) || !isValid) {
    2e5e:	81 11       	cpse	r24, r1
    2e60:	0d c0       	rjmp	.+26     	; 0x2e7c <twi2_waitUntilReady+0x6a>
    2e62:	91 f0       	breq	.+36     	; 0x2e88 <twi2_waitUntilReady+0x76>
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
		} else {
			if (isBusy && isValid) {
    2e64:	8c 2f       	mov	r24, r28
    2e66:	81 78       	andi	r24, 0x81	; 129
    2e68:	81 38       	cpi	r24, 0x81	; 129
    2e6a:	29 f4       	brne	.+10     	; 0x2e76 <twi2_waitUntilReady+0x64>
				delay_us(TWI_SMART_LCD_DEVICE_BUSY_DELAY_MIN_US);
    2e6c:	65 ef       	ldi	r22, 0xF5	; 245
    2e6e:	71 e0       	ldi	r23, 0x01	; 1
    2e70:	80 e0       	ldi	r24, 0x00	; 0
    2e72:	90 e0       	ldi	r25, 0x00	; 0
    2e74:	c3 df       	rcall	.-122    	; 0x2dfc <__portable_avr_delay_cycles>
			}
		}
		//printf("DBG902\r\n");
	} while ((status != STATUS_OK) || !isValid || isBusy);
    2e76:	c0 fd       	sbrc	r28, 0
    2e78:	e5 cf       	rjmp	.-54     	; 0x2e44 <twi2_waitUntilReady+0x32>
    2e7a:	0c c0       	rjmp	.+24     	; 0x2e94 <twi2_waitUntilReady+0x82>
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
		isBusy  = twi2_m_data[0] & 0x01;

		if ((status != STATUS_OK) || !isValid) {
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    2e7c:	65 e0       	ldi	r22, 0x05	; 5
    2e7e:	70 e0       	ldi	r23, 0x00	; 0
    2e80:	80 e0       	ldi	r24, 0x00	; 0
    2e82:	90 e0       	ldi	r25, 0x00	; 0
    2e84:	bb df       	rcall	.-138    	; 0x2dfc <__portable_avr_delay_cycles>
    2e86:	de cf       	rjmp	.-68     	; 0x2e44 <twi2_waitUntilReady+0x32>
    2e88:	65 e0       	ldi	r22, 0x05	; 5
    2e8a:	70 e0       	ldi	r23, 0x00	; 0
    2e8c:	80 e0       	ldi	r24, 0x00	; 0
    2e8e:	90 e0       	ldi	r25, 0x00	; 0
    2e90:	b5 df       	rcall	.-150    	; 0x2dfc <__portable_avr_delay_cycles>
    2e92:	d8 cf       	rjmp	.-80     	; 0x2e44 <twi2_waitUntilReady+0x32>
			}
		}
		//printf("DBG902\r\n");
	} while ((status != STATUS_OK) || !isValid || isBusy);
	//printf("DBG909\r\n");
}
    2e94:	cf 91       	pop	r28
    2e96:	1f 91       	pop	r17
    2e98:	0f 91       	pop	r16
    2e9a:	ff 90       	pop	r15
    2e9c:	ef 90       	pop	r14
    2e9e:	df 90       	pop	r13
    2ea0:	cf 90       	pop	r12
    2ea2:	08 95       	ret

00002ea4 <isr_twi1_baro>:
		}
	} while (false);
}

static void isr_twi1_baro(uint32_t now, bool sync)
{
    2ea4:	cf 93       	push	r28
    2ea6:	df 93       	push	r29
    2ea8:	1f 92       	push	r1
    2eaa:	cd b7       	in	r28, 0x3d	; 61
    2eac:	de b7       	in	r29, 0x3e	; 62
	static uint8_t  s_step = 100;
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	/* Restart a new cycle if ready */
	if (sync && (s_step >= 100)) {
    2eae:	44 23       	and	r20, r20
    2eb0:	41 f0       	breq	.+16     	; 0x2ec2 <isr_twi1_baro+0x1e>
    2eb2:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_step.7493>
    2eb6:	84 36       	cpi	r24, 0x64	; 100
    2eb8:	08 f4       	brcc	.+2      	; 0x2ebc <isr_twi1_baro+0x18>
    2eba:	bb c0       	rjmp	.+374    	; 0x3032 <isr_twi1_baro+0x18e>
		s_step = 0;
    2ebc:	10 92 07 20 	sts	0x2007, r1	; 0x802007 <s_step.7493>
    2ec0:	09 c0       	rjmp	.+18     	; 0x2ed4 <isr_twi1_baro+0x30>
	}

	switch (s_step) {
    2ec2:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_step.7493>
    2ec6:	85 31       	cpi	r24, 0x15	; 21
    2ec8:	09 f1       	breq	.+66     	; 0x2f0c <isr_twi1_baro+0x68>
    2eca:	8b 32       	cpi	r24, 0x2B	; 43
    2ecc:	09 f4       	brne	.+2      	; 0x2ed0 <isr_twi1_baro+0x2c>
    2ece:	59 c0       	rjmp	.+178    	; 0x2f82 <isr_twi1_baro+0xde>
    2ed0:	81 11       	cpse	r24, r1
    2ed2:	a9 c0       	rjmp	.+338    	; 0x3026 <isr_twi1_baro+0x182>
		case 0:
			/* Request D1 */
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    2ed4:	e0 e2       	ldi	r30, 0x20	; 32
    2ed6:	f0 e2       	ldi	r31, 0x20	; 32
    2ed8:	86 e7       	ldi	r24, 0x76	; 118
    2eda:	80 83       	st	Z, r24
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_CONV_D1_4096;
    2edc:	88 e4       	ldi	r24, 0x48	; 72
    2ede:	81 83       	std	Z+1, r24	; 0x01
			twi1_packet.addr_length = 1;
    2ee0:	81 e0       	ldi	r24, 0x01	; 1
    2ee2:	90 e0       	ldi	r25, 0x00	; 0
    2ee4:	84 83       	std	Z+4, r24	; 0x04
    2ee6:	95 83       	std	Z+5, r25	; 0x05
			twi1_packet.length = 0;
    2ee8:	10 86       	std	Z+8, r1	; 0x08
    2eea:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    2eec:	40 e0       	ldi	r20, 0x00	; 0
    2eee:	bf 01       	movw	r22, r30
    2ef0:	80 ea       	ldi	r24, 0xA0	; 160
    2ef2:	94 e0       	ldi	r25, 0x04	; 4
    2ef4:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
			status_code_t sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    2ef8:	81 11       	cpse	r24, r1
    2efa:	04 c0       	rjmp	.+8      	; 0x2f04 <isr_twi1_baro+0x60>
				s_step = 1;
    2efc:	81 e0       	ldi	r24, 0x01	; 1
    2efe:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7493>
				return;
    2f02:	a0 c0       	rjmp	.+320    	; 0x3044 <isr_twi1_baro+0x1a0>
			}

			s_step = 200;										// Failed, stay until new sync triggers
    2f04:	88 ec       	ldi	r24, 0xC8	; 200
    2f06:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7493>
			return;
    2f0a:	9c c0       	rjmp	.+312    	; 0x3044 <isr_twi1_baro+0x1a0>
		break;

		case 21:
			/* Get data */
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_ADC_READ;
    2f0c:	e0 e2       	ldi	r30, 0x20	; 32
    2f0e:	f0 e2       	ldi	r31, 0x20	; 32
    2f10:	11 82       	std	Z+1, r1	; 0x01
			twi1_packet.length = 3;
    2f12:	83 e0       	ldi	r24, 0x03	; 3
    2f14:	90 e0       	ldi	r25, 0x00	; 0
    2f16:	80 87       	std	Z+8, r24	; 0x08
    2f18:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    2f1a:	41 e0       	ldi	r20, 0x01	; 1
    2f1c:	bf 01       	movw	r22, r30
    2f1e:	80 ea       	ldi	r24, 0xA0	; 160
    2f20:	94 e0       	ldi	r25, 0x04	; 4
    2f22:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    2f26:	81 11       	cpse	r24, r1
    2f28:	28 c0       	rjmp	.+80     	; 0x2f7a <isr_twi1_baro+0xd6>
				s_twi1_baro_d1 = ((uint32_t)twi1_m_data[0] << 16) | ((uint32_t)twi1_m_data[1] << 8) | twi1_m_data[2];
    2f2a:	e7 ed       	ldi	r30, 0xD7	; 215
    2f2c:	f8 e2       	ldi	r31, 0x28	; 40
    2f2e:	20 81       	ld	r18, Z
    2f30:	81 81       	ldd	r24, Z+1	; 0x01
    2f32:	90 e0       	ldi	r25, 0x00	; 0
    2f34:	a0 e0       	ldi	r26, 0x00	; 0
    2f36:	b0 e0       	ldi	r27, 0x00	; 0
    2f38:	ba 2f       	mov	r27, r26
    2f3a:	a9 2f       	mov	r26, r25
    2f3c:	98 2f       	mov	r25, r24
    2f3e:	88 27       	eor	r24, r24
    2f40:	a2 2b       	or	r26, r18
    2f42:	22 81       	ldd	r18, Z+2	; 0x02
    2f44:	82 2b       	or	r24, r18
    2f46:	80 93 cc 26 	sts	0x26CC, r24	; 0x8026cc <s_twi1_baro_d1.7494>
    2f4a:	90 93 cd 26 	sts	0x26CD, r25	; 0x8026cd <s_twi1_baro_d1.7494+0x1>
    2f4e:	a0 93 ce 26 	sts	0x26CE, r26	; 0x8026ce <s_twi1_baro_d1.7494+0x2>
    2f52:	b0 93 cf 26 	sts	0x26CF, r27	; 0x8026cf <s_twi1_baro_d1.7494+0x3>

				/* Request D2 */
				twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_CONV_D2_4096;
    2f56:	e0 e2       	ldi	r30, 0x20	; 32
    2f58:	f0 e2       	ldi	r31, 0x20	; 32
    2f5a:	88 e5       	ldi	r24, 0x58	; 88
    2f5c:	81 83       	std	Z+1, r24	; 0x01
				twi1_packet.length = 0;
    2f5e:	10 86       	std	Z+8, r1	; 0x08
    2f60:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    2f62:	40 e0       	ldi	r20, 0x00	; 0
    2f64:	bf 01       	movw	r22, r30
    2f66:	80 ea       	ldi	r24, 0xA0	; 160
    2f68:	94 e0       	ldi	r25, 0x04	; 4
    2f6a:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
				sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
				if (sc == STATUS_OK) {
    2f6e:	81 11       	cpse	r24, r1
    2f70:	04 c0       	rjmp	.+8      	; 0x2f7a <isr_twi1_baro+0xd6>
					s_step = 22;
    2f72:	86 e1       	ldi	r24, 0x16	; 22
    2f74:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7493>
					return;
    2f78:	65 c0       	rjmp	.+202    	; 0x3044 <isr_twi1_baro+0x1a0>
				}
			}

			s_step = 211;										// Failed, stay until new sync triggers
    2f7a:	83 ed       	ldi	r24, 0xD3	; 211
    2f7c:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7493>
			return;
    2f80:	61 c0       	rjmp	.+194    	; 0x3044 <isr_twi1_baro+0x1a0>
		break;

		case 43:
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_ADC_READ;
    2f82:	e0 e2       	ldi	r30, 0x20	; 32
    2f84:	f0 e2       	ldi	r31, 0x20	; 32
    2f86:	11 82       	std	Z+1, r1	; 0x01
			twi1_packet.length = 3;
    2f88:	83 e0       	ldi	r24, 0x03	; 3
    2f8a:	90 e0       	ldi	r25, 0x00	; 0
    2f8c:	80 87       	std	Z+8, r24	; 0x08
    2f8e:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    2f90:	41 e0       	ldi	r20, 0x01	; 1
    2f92:	bf 01       	movw	r22, r30
    2f94:	80 ea       	ldi	r24, 0xA0	; 160
    2f96:	94 e0       	ldi	r25, 0x04	; 4
    2f98:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    2f9c:	81 11       	cpse	r24, r1
    2f9e:	3f c0       	rjmp	.+126    	; 0x301e <isr_twi1_baro+0x17a>
				s_twi1_baro_d2 = ((uint32_t)twi1_m_data[0] << 16) | ((uint32_t)twi1_m_data[1] << 8) | twi1_m_data[2];
    2fa0:	e7 ed       	ldi	r30, 0xD7	; 215
    2fa2:	f8 e2       	ldi	r31, 0x28	; 40
    2fa4:	20 81       	ld	r18, Z
    2fa6:	81 81       	ldd	r24, Z+1	; 0x01
    2fa8:	90 e0       	ldi	r25, 0x00	; 0
    2faa:	a0 e0       	ldi	r26, 0x00	; 0
    2fac:	b0 e0       	ldi	r27, 0x00	; 0
    2fae:	ba 2f       	mov	r27, r26
    2fb0:	a9 2f       	mov	r26, r25
    2fb2:	98 2f       	mov	r25, r24
    2fb4:	88 27       	eor	r24, r24
    2fb6:	a2 2b       	or	r26, r18
    2fb8:	22 81       	ldd	r18, Z+2	; 0x02
    2fba:	82 2b       	or	r24, r18
    2fbc:	80 93 c8 26 	sts	0x26C8, r24	; 0x8026c8 <s_twi1_baro_d2.7495>
    2fc0:	90 93 c9 26 	sts	0x26C9, r25	; 0x8026c9 <s_twi1_baro_d2.7495+0x1>
    2fc4:	a0 93 ca 26 	sts	0x26CA, r26	; 0x8026ca <s_twi1_baro_d2.7495+0x2>
    2fc8:	b0 93 cb 26 	sts	0x26CB, r27	; 0x8026cb <s_twi1_baro_d2.7495+0x3>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2fcc:	8f b7       	in	r24, 0x3f	; 63
    2fce:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2fd0:	f8 94       	cli
	return flags;
    2fd2:	89 81       	ldd	r24, Y+1	; 0x01

				irqflags_t flags = cpu_irq_save();
				g_twi1_baro_d1 = s_twi1_baro_d1;
    2fd4:	40 91 cc 26 	lds	r20, 0x26CC	; 0x8026cc <s_twi1_baro_d1.7494>
    2fd8:	50 91 cd 26 	lds	r21, 0x26CD	; 0x8026cd <s_twi1_baro_d1.7494+0x1>
    2fdc:	60 91 ce 26 	lds	r22, 0x26CE	; 0x8026ce <s_twi1_baro_d1.7494+0x2>
    2fe0:	70 91 cf 26 	lds	r23, 0x26CF	; 0x8026cf <s_twi1_baro_d1.7494+0x3>
    2fe4:	40 93 6c 29 	sts	0x296C, r20	; 0x80296c <g_twi1_baro_d1>
    2fe8:	50 93 6d 29 	sts	0x296D, r21	; 0x80296d <g_twi1_baro_d1+0x1>
    2fec:	60 93 6e 29 	sts	0x296E, r22	; 0x80296e <g_twi1_baro_d1+0x2>
    2ff0:	70 93 6f 29 	sts	0x296F, r23	; 0x80296f <g_twi1_baro_d1+0x3>
				g_twi1_baro_d2 = s_twi1_baro_d2;
    2ff4:	40 91 c8 26 	lds	r20, 0x26C8	; 0x8026c8 <s_twi1_baro_d2.7495>
    2ff8:	50 91 c9 26 	lds	r21, 0x26C9	; 0x8026c9 <s_twi1_baro_d2.7495+0x1>
    2ffc:	60 91 ca 26 	lds	r22, 0x26CA	; 0x8026ca <s_twi1_baro_d2.7495+0x2>
    3000:	70 91 cb 26 	lds	r23, 0x26CB	; 0x8026cb <s_twi1_baro_d2.7495+0x3>
    3004:	40 93 68 29 	sts	0x2968, r20	; 0x802968 <g_twi1_baro_d2>
    3008:	50 93 69 29 	sts	0x2969, r21	; 0x802969 <g_twi1_baro_d2+0x1>
    300c:	60 93 6a 29 	sts	0x296A, r22	; 0x80296a <g_twi1_baro_d2+0x2>
    3010:	70 93 6b 29 	sts	0x296B, r23	; 0x80296b <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3014:	8f bf       	out	0x3f, r24	; 63
				cpu_irq_restore(flags);

				s_step = 123;									// Success, stay until new sync triggers
    3016:	8b e7       	ldi	r24, 0x7B	; 123
    3018:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7493>
				return;
    301c:	13 c0       	rjmp	.+38     	; 0x3044 <isr_twi1_baro+0x1a0>
			}

			s_step = 223;										// Failed, stay until new sync triggers
    301e:	8f ed       	ldi	r24, 0xDF	; 223
    3020:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7493>
			return;
    3024:	0f c0       	rjmp	.+30     	; 0x3044 <isr_twi1_baro+0x1a0>
		break;

		default:
			/* Delay step of 0.5 ms */
			if (s_step < 100) {
    3026:	84 36       	cpi	r24, 0x64	; 100
    3028:	68 f4       	brcc	.+26     	; 0x3044 <isr_twi1_baro+0x1a0>
				s_step++;
    302a:	8f 5f       	subi	r24, 0xFF	; 255
    302c:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7493>
    3030:	09 c0       	rjmp	.+18     	; 0x3044 <isr_twi1_baro+0x1a0>
	/* Restart a new cycle if ready */
	if (sync && (s_step >= 100)) {
		s_step = 0;
	}

	switch (s_step) {
    3032:	85 31       	cpi	r24, 0x15	; 21
    3034:	09 f4       	brne	.+2      	; 0x3038 <isr_twi1_baro+0x194>
    3036:	6a cf       	rjmp	.-300    	; 0x2f0c <isr_twi1_baro+0x68>
    3038:	8b 32       	cpi	r24, 0x2B	; 43
    303a:	09 f4       	brne	.+2      	; 0x303e <isr_twi1_baro+0x19a>
    303c:	a2 cf       	rjmp	.-188    	; 0x2f82 <isr_twi1_baro+0xde>
    303e:	81 11       	cpse	r24, r1
    3040:	f4 cf       	rjmp	.-24     	; 0x302a <isr_twi1_baro+0x186>
    3042:	48 cf       	rjmp	.-368    	; 0x2ed4 <isr_twi1_baro+0x30>
			/* Delay step of 0.5 ms */
			if (s_step < 100) {
				s_step++;
			}
	}
}
    3044:	0f 90       	pop	r0
    3046:	df 91       	pop	r29
    3048:	cf 91       	pop	r28
    304a:	08 95       	ret

0000304c <task_twi2_lcd_pos_xy>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
    304c:	cf 93       	push	r28
    304e:	df 93       	push	r29
    3050:	d8 2f       	mov	r29, r24
	twi2_waitUntilReady();
    3052:	c6 2f       	mov	r28, r22
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
    3054:	de de       	rcall	.-580    	; 0x2e12 <twi2_waitUntilReady>
    3056:	ec e0       	ldi	r30, 0x0C	; 12
    3058:	f0 e2       	ldi	r31, 0x20	; 32
    305a:	80 e2       	ldi	r24, 0x20	; 32
	twi2_m_data[0] = x;
    305c:	81 83       	std	Z+1, r24	; 0x01
    305e:	af ec       	ldi	r26, 0xCF	; 207
    3060:	b8 e2       	ldi	r27, 0x28	; 40
	twi2_m_data[1] = y;
    3062:	dc 93       	st	X, r29
    3064:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    3066:	cc 93       	st	X, r28
    3068:	82 e0       	ldi	r24, 0x02	; 2
    306a:	90 e0       	ldi	r25, 0x00	; 0
    306c:	80 87       	std	Z+8, r24	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    306e:	91 87       	std	Z+9, r25	; 0x09
    3070:	40 e0       	ldi	r20, 0x00	; 0
    3072:	bf 01       	movw	r22, r30
    3074:	80 e8       	ldi	r24, 0x80	; 128
    3076:	94 e0       	ldi	r25, 0x04	; 4
    3078:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    307c:	65 e0       	ldi	r22, 0x05	; 5
    307e:	70 e0       	ldi	r23, 0x00	; 0
    3080:	80 e0       	ldi	r24, 0x00	; 0
    3082:	90 e0       	ldi	r25, 0x00	; 0
}
    3084:	bb de       	rcall	.-650    	; 0x2dfc <__portable_avr_delay_cycles>
    3086:	df 91       	pop	r29
    3088:	cf 91       	pop	r28
    308a:	08 95       	ret

0000308c <task_twi2_lcd_rect>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
    308c:	ef 92       	push	r14
    308e:	0f 93       	push	r16
    3090:	cf 93       	push	r28
    3092:	df 93       	push	r29
    3094:	d4 2f       	mov	r29, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3096:	c2 2f       	mov	r28, r18
    3098:	d9 df       	rcall	.-78     	; 0x304c <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
    309a:	bb de       	rcall	.-650    	; 0x2e12 <twi2_waitUntilReady>
    309c:	01 11       	cpse	r16, r1
    309e:	02 c0       	rjmp	.+4      	; 0x30a4 <task_twi2_lcd_rect+0x18>
    30a0:	84 e3       	ldi	r24, 0x34	; 52
    30a2:	01 c0       	rjmp	.+2      	; 0x30a6 <task_twi2_lcd_rect+0x1a>
    30a4:	86 e3       	ldi	r24, 0x36	; 54
    30a6:	ac e0       	ldi	r26, 0x0C	; 12
    30a8:	b0 e2       	ldi	r27, 0x20	; 32
    30aa:	11 96       	adiw	r26, 0x01	; 1
    30ac:	8c 93       	st	X, r24
	twi2_m_data[0] = width;
    30ae:	11 97       	sbiw	r26, 0x01	; 1
    30b0:	ef ec       	ldi	r30, 0xCF	; 207
    30b2:	f8 e2       	ldi	r31, 0x28	; 40
	twi2_m_data[1] = height;
    30b4:	d0 83       	st	Z, r29
	twi2_m_data[2] = color;
    30b6:	c1 83       	std	Z+1, r28	; 0x01
	twi2_packet.length = 3;
    30b8:	e2 82       	std	Z+2, r14	; 0x02
    30ba:	83 e0       	ldi	r24, 0x03	; 3
    30bc:	90 e0       	ldi	r25, 0x00	; 0
    30be:	18 96       	adiw	r26, 0x08	; 8
    30c0:	8d 93       	st	X+, r24
    30c2:	9c 93       	st	X, r25
    30c4:	19 97       	sbiw	r26, 0x09	; 9
    30c6:	40 e0       	ldi	r20, 0x00	; 0
    30c8:	bd 01       	movw	r22, r26
    30ca:	80 e8       	ldi	r24, 0x80	; 128
    30cc:	94 e0       	ldi	r25, 0x04	; 4
    30ce:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    30d2:	65 e0       	ldi	r22, 0x05	; 5
    30d4:	70 e0       	ldi	r23, 0x00	; 0
    30d6:	80 e0       	ldi	r24, 0x00	; 0
    30d8:	90 e0       	ldi	r25, 0x00	; 0
}
    30da:	90 de       	rcall	.-736    	; 0x2dfc <__portable_avr_delay_cycles>
    30dc:	df 91       	pop	r29
    30de:	cf 91       	pop	r28
    30e0:	0f 91       	pop	r16
    30e2:	ef 90       	pop	r14
    30e4:	08 95       	ret

000030e6 <task_twi2_lcd_circ>:

static void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
    30e6:	0f 93       	push	r16
    30e8:	cf 93       	push	r28
    30ea:	df 93       	push	r29
    30ec:	c4 2f       	mov	r28, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    30ee:	d2 2f       	mov	r29, r18
    30f0:	ad df       	rcall	.-166    	; 0x304c <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
    30f2:	8f de       	rcall	.-738    	; 0x2e12 <twi2_waitUntilReady>
    30f4:	d1 11       	cpse	r29, r1
    30f6:	02 c0       	rjmp	.+4      	; 0x30fc <task_twi2_lcd_circ+0x16>
    30f8:	88 e3       	ldi	r24, 0x38	; 56
    30fa:	01 c0       	rjmp	.+2      	; 0x30fe <task_twi2_lcd_circ+0x18>
    30fc:	8a e3       	ldi	r24, 0x3A	; 58
    30fe:	ec e0       	ldi	r30, 0x0C	; 12
    3100:	f0 e2       	ldi	r31, 0x20	; 32
	twi2_m_data[0] = radius;
    3102:	81 83       	std	Z+1, r24	; 0x01
    3104:	af ec       	ldi	r26, 0xCF	; 207
    3106:	b8 e2       	ldi	r27, 0x28	; 40
	twi2_m_data[1] = color;
    3108:	cc 93       	st	X, r28
    310a:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    310c:	0c 93       	st	X, r16
    310e:	82 e0       	ldi	r24, 0x02	; 2
    3110:	90 e0       	ldi	r25, 0x00	; 0
    3112:	80 87       	std	Z+8, r24	; 0x08
    3114:	91 87       	std	Z+9, r25	; 0x09
    3116:	40 e0       	ldi	r20, 0x00	; 0
    3118:	bf 01       	movw	r22, r30
    311a:	80 e8       	ldi	r24, 0x80	; 128
    311c:	94 e0       	ldi	r25, 0x04	; 4
    311e:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3122:	65 e0       	ldi	r22, 0x05	; 5
    3124:	70 e0       	ldi	r23, 0x00	; 0
    3126:	80 e0       	ldi	r24, 0x00	; 0
    3128:	90 e0       	ldi	r25, 0x00	; 0
}
    312a:	68 de       	rcall	.-816    	; 0x2dfc <__portable_avr_delay_cycles>
    312c:	df 91       	pop	r29
    312e:	cf 91       	pop	r28
    3130:	0f 91       	pop	r16
    3132:	08 95       	ret

00003134 <task_twi2_lcd_line>:
		slen -= this_len;
	}
}

static void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
    3134:	0f 93       	push	r16
    3136:	cf 93       	push	r28
    3138:	df 93       	push	r29
    313a:	d4 2f       	mov	r29, r20
	task_twi2_lcd_pos_xy(x1, y1);

	twi2_waitUntilReady();
    313c:	c2 2f       	mov	r28, r18
    313e:	86 df       	rcall	.-244    	; 0x304c <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
    3140:	68 de       	rcall	.-816    	; 0x2e12 <twi2_waitUntilReady>
    3142:	ac e0       	ldi	r26, 0x0C	; 12
    3144:	b0 e2       	ldi	r27, 0x20	; 32
    3146:	82 e3       	ldi	r24, 0x32	; 50
    3148:	11 96       	adiw	r26, 0x01	; 1
    314a:	8c 93       	st	X, r24
	twi2_m_data[0] = x2;
    314c:	11 97       	sbiw	r26, 0x01	; 1
    314e:	ef ec       	ldi	r30, 0xCF	; 207
    3150:	f8 e2       	ldi	r31, 0x28	; 40
	twi2_m_data[1] = y2;
    3152:	d0 83       	st	Z, r29
	twi2_m_data[2] = color;
    3154:	c1 83       	std	Z+1, r28	; 0x01
	twi2_packet.length = 3;
    3156:	02 83       	std	Z+2, r16	; 0x02
    3158:	83 e0       	ldi	r24, 0x03	; 3
    315a:	90 e0       	ldi	r25, 0x00	; 0
    315c:	18 96       	adiw	r26, 0x08	; 8
    315e:	8d 93       	st	X+, r24
    3160:	9c 93       	st	X, r25
    3162:	19 97       	sbiw	r26, 0x09	; 9
    3164:	40 e0       	ldi	r20, 0x00	; 0
    3166:	bd 01       	movw	r22, r26
    3168:	80 e8       	ldi	r24, 0x80	; 128
    316a:	94 e0       	ldi	r25, 0x04	; 4
    316c:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3170:	65 e0       	ldi	r22, 0x05	; 5
    3172:	70 e0       	ldi	r23, 0x00	; 0
    3174:	80 e0       	ldi	r24, 0x00	; 0
    3176:	90 e0       	ldi	r25, 0x00	; 0
}
    3178:	41 de       	rcall	.-894    	; 0x2dfc <__portable_avr_delay_cycles>
    317a:	df 91       	pop	r29
    317c:	cf 91       	pop	r28
    317e:	0f 91       	pop	r16
    3180:	08 95       	ret

00003182 <task_twi2_lcd_str>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
    3182:	9f 92       	push	r9
    3184:	af 92       	push	r10
    3186:	bf 92       	push	r11
    3188:	cf 92       	push	r12
    318a:	df 92       	push	r13
    318c:	ef 92       	push	r14
    318e:	ff 92       	push	r15
    3190:	0f 93       	push	r16
    3192:	1f 93       	push	r17
    3194:	cf 93       	push	r28
    3196:	df 93       	push	r29
    3198:	b8 2e       	mov	r11, r24
    319a:	a6 2e       	mov	r10, r22
    319c:	ea 01       	movw	r28, r20
	uint8_t slen = strlen(str);
    319e:	fa 01       	movw	r30, r20
    31a0:	01 90       	ld	r0, Z+
    31a2:	00 20       	and	r0, r0
    31a4:	e9 f7       	brne	.-6      	; 0x31a0 <task_twi2_lcd_str+0x1e>
    31a6:	31 97       	sbiw	r30, 0x01	; 1
    31a8:	ce 2e       	mov	r12, r30
    31aa:	c4 1a       	sub	r12, r20
	if (!slen) {
    31ac:	09 f4       	brne	.+2      	; 0x31b0 <task_twi2_lcd_str+0x2e>
    31ae:	43 c0       	rjmp	.+134    	; 0x3236 <task_twi2_lcd_str+0xb4>
		/* Chunk of the string */
		{
			task_twi2_lcd_pos_xy(x, y);

			twi2_waitUntilReady();
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    31b0:	0c e0       	ldi	r16, 0x0C	; 12
    31b2:	10 e2       	ldi	r17, 0x20	; 32
    31b4:	0f 2e       	mov	r0, r31
    31b6:	f0 e3       	ldi	r31, 0x30	; 48
    31b8:	9f 2e       	mov	r9, r31
    31ba:	f0 2d       	mov	r31, r0
			twi2_m_data[0] = this_len;
    31bc:	0f 2e       	mov	r0, r31
    31be:	ff ec       	ldi	r31, 0xCF	; 207
    31c0:	ef 2e       	mov	r14, r31
    31c2:	f8 e2       	ldi	r31, 0x28	; 40
    31c4:	ff 2e       	mov	r15, r31
    31c6:	f0 2d       	mov	r31, r0
    31c8:	dc 2c       	mov	r13, r12
    31ca:	e6 e0       	ldi	r30, 0x06	; 6
    31cc:	ec 15       	cp	r30, r12
    31ce:	20 f4       	brcc	.+8      	; 0x31d8 <task_twi2_lcd_str+0x56>
    31d0:	0f 2e       	mov	r0, r31
    31d2:	f6 e0       	ldi	r31, 0x06	; 6
    31d4:	df 2e       	mov	r13, r31
    31d6:	f0 2d       	mov	r31, r0
			this_len = TWI2_STR_MAXLEN;
		}

		/* Chunk of the string */
		{
			task_twi2_lcd_pos_xy(x, y);
    31d8:	6a 2d       	mov	r22, r10
    31da:	8b 2d       	mov	r24, r11

			twi2_waitUntilReady();
    31dc:	37 df       	rcall	.-402    	; 0x304c <task_twi2_lcd_pos_xy>
    31de:	19 de       	rcall	.-974    	; 0x2e12 <twi2_waitUntilReady>
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    31e0:	f8 01       	movw	r30, r16
    31e2:	91 82       	std	Z+1, r9	; 0x01
			twi2_m_data[0] = this_len;
    31e4:	f7 01       	movw	r30, r14
    31e6:	d0 82       	st	Z, r13
			for (uint8_t idx = 1; idx <= this_len; ++idx) {
    31e8:	dd 20       	and	r13, r13
    31ea:	69 f0       	breq	.+26     	; 0x3206 <task_twi2_lcd_str+0x84>
    31ec:	81 e0       	ldi	r24, 0x01	; 1
				twi2_m_data[idx] = *(str++);
    31ee:	21 96       	adiw	r28, 0x01	; 1
    31f0:	e8 2f       	mov	r30, r24
    31f2:	f0 e0       	ldi	r31, 0x00	; 0
    31f4:	e1 53       	subi	r30, 0x31	; 49
    31f6:	f7 4d       	sbci	r31, 0xD7	; 215
    31f8:	de 01       	movw	r26, r28
    31fa:	11 97       	sbiw	r26, 0x01	; 1
    31fc:	9c 91       	ld	r25, X
    31fe:	90 83       	st	Z, r25
			task_twi2_lcd_pos_xy(x, y);

			twi2_waitUntilReady();
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
			twi2_m_data[0] = this_len;
			for (uint8_t idx = 1; idx <= this_len; ++idx) {
    3200:	8f 5f       	subi	r24, 0xFF	; 255
    3202:	d8 16       	cp	r13, r24
    3204:	a0 f7       	brcc	.-24     	; 0x31ee <task_twi2_lcd_str+0x6c>
				twi2_m_data[idx] = *(str++);
			}
			twi2_packet.length = this_len + 1;
    3206:	8d 2d       	mov	r24, r13
    3208:	90 e0       	ldi	r25, 0x00	; 0
    320a:	01 96       	adiw	r24, 0x01	; 1
    320c:	f8 01       	movw	r30, r16
    320e:	80 87       	std	Z+8, r24	; 0x08
    3210:	91 87       	std	Z+9, r25	; 0x09
    3212:	40 e0       	ldi	r20, 0x00	; 0
    3214:	b8 01       	movw	r22, r16
    3216:	80 e8       	ldi	r24, 0x80	; 128
    3218:	94 e0       	ldi	r25, 0x04	; 4
    321a:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
			twi_master_write(&TWI2_MASTER, &twi2_packet);
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    321e:	65 e0       	ldi	r22, 0x05	; 5
    3220:	70 e0       	ldi	r23, 0x00	; 0
    3222:	80 e0       	ldi	r24, 0x00	; 0
    3224:	90 e0       	ldi	r25, 0x00	; 0
    3226:	ea dd       	rcall	.-1068   	; 0x2dfc <__portable_avr_delay_cycles>
		}

		x    += this_len * 6;
    3228:	8d 2d       	mov	r24, r13
    322a:	88 0f       	add	r24, r24
    322c:	8d 0d       	add	r24, r13
    322e:	88 0f       	add	r24, r24
    3230:	b8 0e       	add	r11, r24
		slen -= this_len;
    3232:	cd 18       	sub	r12, r13
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
	}

	while (slen) {
    3234:	49 f6       	brne	.-110    	; 0x31c8 <task_twi2_lcd_str+0x46>
		}

		x    += this_len * 6;
		slen -= this_len;
	}
}
    3236:	df 91       	pop	r29
    3238:	cf 91       	pop	r28
    323a:	1f 91       	pop	r17
    323c:	0f 91       	pop	r16
    323e:	ff 90       	pop	r15
    3240:	ef 90       	pop	r14
    3242:	df 90       	pop	r13
    3244:	cf 90       	pop	r12
    3246:	bf 90       	pop	r11
    3248:	af 90       	pop	r10
    324a:	9f 90       	pop	r9
    324c:	08 95       	ret

0000324e <task_twi2_lcd_print_format_uint32>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_print_format_uint32(uint8_t x, uint8_t y, int32_t adc_i, int32_t adc_f, const char* fmt)
{
    324e:	8f 92       	push	r8
    3250:	9f 92       	push	r9
    3252:	af 92       	push	r10
    3254:	bf 92       	push	r11
    3256:	cf 92       	push	r12
    3258:	df 92       	push	r13
    325a:	ef 92       	push	r14
    325c:	ff 92       	push	r15
    325e:	0f 93       	push	r16
    3260:	1f 93       	push	r17
    3262:	cf 93       	push	r28
    3264:	df 93       	push	r29
    3266:	b2 2e       	mov	r11, r18
    3268:	a3 2e       	mov	r10, r19
    326a:	94 2e       	mov	r9, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    326c:	85 2e       	mov	r8, r21
    326e:	ee de       	rcall	.-548    	; 0x304c <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3270:	d0 dd       	rcall	.-1120   	; 0x2e12 <twi2_waitUntilReady>
    3272:	cc e0       	ldi	r28, 0x0C	; 12
    3274:	d0 e2       	ldi	r29, 0x20	; 32
    3276:	80 e3       	ldi	r24, 0x30	; 48
	twi2_m_data[0] = sprintf((char*)&(twi2_m_data[1]), fmt, adc_i, adc_f);
    3278:	89 83       	std	Y+1, r24	; 0x01
    327a:	1f 93       	push	r17
    327c:	0f 93       	push	r16
    327e:	ff 92       	push	r15
    3280:	ef 92       	push	r14
    3282:	8f 92       	push	r8
    3284:	9f 92       	push	r9
    3286:	af 92       	push	r10
    3288:	bf 92       	push	r11
    328a:	df 92       	push	r13
    328c:	cf 92       	push	r12
    328e:	80 ed       	ldi	r24, 0xD0	; 208
    3290:	98 e2       	ldi	r25, 0x28	; 40
    3292:	9f 93       	push	r25
    3294:	8f 93       	push	r24
    3296:	0e 94 5a 5d 	call	0xbab4	; 0xbab4 <sprintf>
    329a:	80 93 cf 28 	sts	0x28CF, r24	; 0x8028cf <twi2_m_data>
	twi2_packet.length = twi2_m_data[0] + 1;
    329e:	99 27       	eor	r25, r25
    32a0:	01 96       	adiw	r24, 0x01	; 1
    32a2:	88 87       	std	Y+8, r24	; 0x08
    32a4:	99 87       	std	Y+9, r25	; 0x09
    32a6:	40 e0       	ldi	r20, 0x00	; 0
    32a8:	be 01       	movw	r22, r28
    32aa:	80 e8       	ldi	r24, 0x80	; 128
    32ac:	94 e0       	ldi	r25, 0x04	; 4
    32ae:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    32b2:	65 e0       	ldi	r22, 0x05	; 5
    32b4:	70 e0       	ldi	r23, 0x00	; 0
    32b6:	80 e0       	ldi	r24, 0x00	; 0
    32b8:	90 e0       	ldi	r25, 0x00	; 0
}
    32ba:	a0 dd       	rcall	.-1216   	; 0x2dfc <__portable_avr_delay_cycles>
    32bc:	8d b7       	in	r24, 0x3d	; 61
    32be:	9e b7       	in	r25, 0x3e	; 62
    32c0:	0c 96       	adiw	r24, 0x0c	; 12
    32c2:	8d bf       	out	0x3d, r24	; 61
    32c4:	9e bf       	out	0x3e, r25	; 62
    32c6:	df 91       	pop	r29
    32c8:	cf 91       	pop	r28
    32ca:	1f 91       	pop	r17
    32cc:	0f 91       	pop	r16
    32ce:	ff 90       	pop	r15
    32d0:	ef 90       	pop	r14
    32d2:	df 90       	pop	r13
    32d4:	cf 90       	pop	r12
    32d6:	bf 90       	pop	r11
    32d8:	af 90       	pop	r10
    32da:	9f 90       	pop	r9
    32dc:	8f 90       	pop	r8
    32de:	08 95       	ret

000032e0 <task_twi2_lcd_print_format_uint16>:
		task_twi2_lcd_str(196, 72, "Accel.");
	}
}

static void task_twi2_lcd_print_format_uint16(uint8_t x, uint8_t y, int16_t adc_i, int16_t adc_f, const char* fmt)
{
    32e0:	cf 92       	push	r12
    32e2:	df 92       	push	r13
    32e4:	ef 92       	push	r14
    32e6:	ff 92       	push	r15
    32e8:	0f 93       	push	r16
    32ea:	1f 93       	push	r17
    32ec:	cf 93       	push	r28
    32ee:	df 93       	push	r29
    32f0:	f4 2e       	mov	r15, r20
    32f2:	e5 2e       	mov	r14, r21
    32f4:	d2 2e       	mov	r13, r18
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    32f6:	c3 2e       	mov	r12, r19
    32f8:	a9 de       	rcall	.-686    	; 0x304c <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    32fa:	8b dd       	rcall	.-1258   	; 0x2e12 <twi2_waitUntilReady>
    32fc:	cc e0       	ldi	r28, 0x0C	; 12
    32fe:	d0 e2       	ldi	r29, 0x20	; 32
    3300:	80 e3       	ldi	r24, 0x30	; 48
	twi2_m_data[0] = sprintf((char*)&(twi2_m_data[1]), fmt, adc_i, adc_f);
    3302:	89 83       	std	Y+1, r24	; 0x01
    3304:	cf 92       	push	r12
    3306:	df 92       	push	r13
    3308:	ef 92       	push	r14
    330a:	ff 92       	push	r15
    330c:	1f 93       	push	r17
    330e:	0f 93       	push	r16
    3310:	80 ed       	ldi	r24, 0xD0	; 208
    3312:	98 e2       	ldi	r25, 0x28	; 40
    3314:	9f 93       	push	r25
    3316:	8f 93       	push	r24
    3318:	0e 94 5a 5d 	call	0xbab4	; 0xbab4 <sprintf>
    331c:	80 93 cf 28 	sts	0x28CF, r24	; 0x8028cf <twi2_m_data>
	twi2_packet.length = twi2_m_data[0] + 1;
    3320:	99 27       	eor	r25, r25
    3322:	01 96       	adiw	r24, 0x01	; 1
    3324:	88 87       	std	Y+8, r24	; 0x08
    3326:	99 87       	std	Y+9, r25	; 0x09
    3328:	40 e0       	ldi	r20, 0x00	; 0
    332a:	be 01       	movw	r22, r28
    332c:	80 e8       	ldi	r24, 0x80	; 128
    332e:	94 e0       	ldi	r25, 0x04	; 4
    3330:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3334:	65 e0       	ldi	r22, 0x05	; 5
    3336:	70 e0       	ldi	r23, 0x00	; 0
    3338:	80 e0       	ldi	r24, 0x00	; 0
    333a:	90 e0       	ldi	r25, 0x00	; 0
}
    333c:	5f dd       	rcall	.-1346   	; 0x2dfc <__portable_avr_delay_cycles>
    333e:	8d b7       	in	r24, 0x3d	; 61
    3340:	9e b7       	in	r25, 0x3e	; 62
    3342:	08 96       	adiw	r24, 0x08	; 8
    3344:	8d bf       	out	0x3d, r24	; 61
    3346:	9e bf       	out	0x3e, r25	; 62
    3348:	df 91       	pop	r29
    334a:	cf 91       	pop	r28
    334c:	1f 91       	pop	r17
    334e:	0f 91       	pop	r16
    3350:	ff 90       	pop	r15
    3352:	ef 90       	pop	r14
    3354:	df 90       	pop	r13
    3356:	cf 90       	pop	r12
    3358:	08 95       	ret

0000335a <twi_init>:
}


void twi_init(void) {
	#ifdef TWI1_MASTER
	TWI1_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA1
    335a:	e0 e8       	ldi	r30, 0x80	; 128
    335c:	f6 e0       	ldi	r31, 0x06	; 6
    335e:	88 e3       	ldi	r24, 0x38	; 56
    3360:	80 8b       	std	Z+16, r24	; 0x10
	TWI1_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL1
    3362:	81 8b       	std	Z+17, r24	; 0x11
	#endif

	#ifdef TWI2_MASTER
	TWI2_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA2
    3364:	e0 e4       	ldi	r30, 0x40	; 64
    3366:	f6 e0       	ldi	r31, 0x06	; 6
    3368:	80 8b       	std	Z+16, r24	; 0x10
	TWI2_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL2
    336a:	81 8b       	std	Z+17, r24	; 0x11
    336c:	08 95       	ret

0000336e <twi_start>:
	#endif
}

void twi_start(void) {
    336e:	7f 92       	push	r7
    3370:	8f 92       	push	r8
    3372:	9f 92       	push	r9
    3374:	af 92       	push	r10
    3376:	bf 92       	push	r11
    3378:	cf 92       	push	r12
    337a:	df 92       	push	r13
    337c:	ef 92       	push	r14
    337e:	ff 92       	push	r15
    3380:	0f 93       	push	r16
    3382:	1f 93       	push	r17
    3384:	cf 93       	push	r28
    3386:	df 93       	push	r29
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    3388:	60 e4       	ldi	r22, 0x40	; 64
    338a:	85 e0       	ldi	r24, 0x05	; 5
    338c:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
		twi1_slave.receivedData[i1] = 0;
	}
	#else
	#ifdef TWI1_MASTER
	sysclk_enable_peripheral_clock(&TWI1_MASTER);
	twi_master_init(&TWI1_MASTER, &twi1_options);
    3390:	6b e2       	ldi	r22, 0x2B	; 43
    3392:	70 e2       	ldi	r23, 0x20	; 32
    3394:	80 ea       	ldi	r24, 0xA0	; 160
    3396:	94 e0       	ldi	r25, 0x04	; 4
    3398:	0e 94 7d 37 	call	0x6efa	; 0x6efa <twi_master_init>
 *
 * \param twi       Base address of the TWI instance.
 */
static inline void twi_master_enable(TWI_t *twi)
{
  twi->MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;
    339c:	e0 ea       	ldi	r30, 0xA0	; 160
    339e:	f4 e0       	ldi	r31, 0x04	; 4
    33a0:	81 81       	ldd	r24, Z+1	; 0x01
    33a2:	88 60       	ori	r24, 0x08	; 8
    33a4:	81 83       	std	Z+1, r24	; 0x01
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    33a6:	60 e4       	ldi	r22, 0x40	; 64
    33a8:	83 e0       	ldi	r24, 0x03	; 3
    33aa:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
		twi2_slave.receivedData[i2] = 0;
	}
	#else
	#ifdef TWI2_MASTER
	sysclk_enable_peripheral_clock(&TWI2_MASTER);
	twi_master_init(&TWI2_MASTER, &twi2_options);
    33ae:	67 e1       	ldi	r22, 0x17	; 23
    33b0:	70 e2       	ldi	r23, 0x20	; 32
    33b2:	80 e8       	ldi	r24, 0x80	; 128
    33b4:	94 e0       	ldi	r25, 0x04	; 4
    33b6:	0e 94 7d 37 	call	0x6efa	; 0x6efa <twi_master_init>
    33ba:	e0 e8       	ldi	r30, 0x80	; 128
    33bc:	f4 e0       	ldi	r31, 0x04	; 4
    33be:	81 81       	ldd	r24, Z+1	; 0x01
    33c0:	88 60       	ori	r24, 0x08	; 8
    33c2:	81 83       	std	Z+1, r24	; 0x01

static void init_twi1_hygro(void)
{
	status_code_t sc;

	printf("\r\nTWI-onboard: Hygro SHT31-DIS - I2C address: 0x%02X\r\n", TWI1_SLAVE_HYGRO_ADDR);
    33c4:	1f 92       	push	r1
    33c6:	c4 e4       	ldi	r28, 0x44	; 68
    33c8:	cf 93       	push	r28
    33ca:	88 e1       	ldi	r24, 0x18	; 24
    33cc:	91 e2       	ldi	r25, 0x21	; 33
    33ce:	9f 93       	push	r25
    33d0:	8f 93       	push	r24
    33d2:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
	g_twi1_hygro_status = 0;
    33d6:	10 92 5e 29 	sts	0x295E, r1	; 0x80295e <g_twi1_hygro_status>

	do {
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    33da:	e0 e2       	ldi	r30, 0x20	; 32
    33dc:	f0 e2       	ldi	r31, 0x20	; 32
    33de:	c0 83       	st	Z, r28
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_BREAK_HI;
    33e0:	80 e3       	ldi	r24, 0x30	; 48
    33e2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_BREAK_LO;
    33e4:	83 e9       	ldi	r24, 0x93	; 147
    33e6:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    33e8:	82 e0       	ldi	r24, 0x02	; 2
    33ea:	90 e0       	ldi	r25, 0x00	; 0
    33ec:	84 83       	std	Z+4, r24	; 0x04
    33ee:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    33f0:	10 86       	std	Z+8, r1	; 0x08
    33f2:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    33f4:	40 e0       	ldi	r20, 0x00	; 0
    33f6:	bf 01       	movw	r22, r30
    33f8:	80 ea       	ldi	r24, 0xA0	; 160
    33fa:	94 e0       	ldi	r25, 0x04	; 4
    33fc:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    3400:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3402:	0f 90       	pop	r0
    3404:	0f 90       	pop	r0
    3406:	0f 90       	pop	r0
    3408:	0f 90       	pop	r0
    340a:	88 23       	and	r24, r24
    340c:	29 f0       	breq	.+10     	; 0x3418 <twi_start+0xaa>
			printf("TWI-onboard: Hygro SHT31-DIS -   address NACK / 'break' bad response\r\n");
    340e:	8f e4       	ldi	r24, 0x4F	; 79
    3410:	91 e2       	ldi	r25, 0x21	; 33
    3412:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
    3416:	67 c0       	rjmp	.+206    	; 0x34e6 <twi_start+0x178>
			break;
		}
		delay_ms(2);
    3418:	60 e1       	ldi	r22, 0x10	; 16
    341a:	77 e2       	ldi	r23, 0x27	; 39
    341c:	80 e0       	ldi	r24, 0x00	; 0
    341e:	90 e0       	ldi	r25, 0x00	; 0
    3420:	ed dc       	rcall	.-1574   	; 0x2dfc <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    3422:	e0 e2       	ldi	r30, 0x20	; 32
    3424:	f0 e2       	ldi	r31, 0x20	; 32
    3426:	84 e4       	ldi	r24, 0x44	; 68
    3428:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_RESET_HI;
    342a:	80 e3       	ldi	r24, 0x30	; 48
    342c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_RESET_LO;
    342e:	82 ea       	ldi	r24, 0xA2	; 162
    3430:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    3432:	82 e0       	ldi	r24, 0x02	; 2
    3434:	90 e0       	ldi	r25, 0x00	; 0
    3436:	84 83       	std	Z+4, r24	; 0x04
    3438:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    343a:	10 86       	std	Z+8, r1	; 0x08
    343c:	11 86       	std	Z+9, r1	; 0x09
    343e:	40 e0       	ldi	r20, 0x00	; 0
    3440:	bf 01       	movw	r22, r30
    3442:	80 ea       	ldi	r24, 0xA0	; 160
    3444:	94 e0       	ldi	r25, 0x04	; 4
    3446:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    344a:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    344c:	81 11       	cpse	r24, r1
    344e:	4b c0       	rjmp	.+150    	; 0x34e6 <twi_start+0x178>
			break;
		}
		delay_ms(2);
    3450:	60 e1       	ldi	r22, 0x10	; 16
    3452:	77 e2       	ldi	r23, 0x27	; 39
    3454:	80 e0       	ldi	r24, 0x00	; 0
    3456:	90 e0       	ldi	r25, 0x00	; 0
    3458:	d1 dc       	rcall	.-1630   	; 0x2dfc <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    345a:	e0 e2       	ldi	r30, 0x20	; 32
    345c:	f0 e2       	ldi	r31, 0x20	; 32
    345e:	84 e4       	ldi	r24, 0x44	; 68
    3460:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_STATUS_HI;
    3462:	83 ef       	ldi	r24, 0xF3	; 243
    3464:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_STATUS_LO;
    3466:	8d e2       	ldi	r24, 0x2D	; 45
    3468:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    346a:	82 e0       	ldi	r24, 0x02	; 2
    346c:	90 e0       	ldi	r25, 0x00	; 0
    346e:	84 83       	std	Z+4, r24	; 0x04
    3470:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 2;
    3472:	80 87       	std	Z+8, r24	; 0x08
    3474:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3476:	41 e0       	ldi	r20, 0x01	; 1
    3478:	bf 01       	movw	r22, r30
    347a:	80 ea       	ldi	r24, 0xA0	; 160
    347c:	94 e0       	ldi	r25, 0x04	; 4
    347e:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    3482:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3484:	81 11       	cpse	r24, r1
    3486:	2f c0       	rjmp	.+94     	; 0x34e6 <twi_start+0x178>
			break;
		}
		g_twi1_hygro_status = (twi1_m_data[0] << 8) | twi1_m_data[1];
    3488:	80 91 d8 28 	lds	r24, 0x28D8	; 0x8028d8 <twi1_m_data+0x1>
    348c:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <g_twi1_hygro_status>
		printf("TWI-onboard: Hygro SHT31-DIS -   status: 0x%02X\r\n", g_twi1_hygro_status);
    3490:	1f 92       	push	r1
    3492:	8f 93       	push	r24
    3494:	85 e9       	ldi	r24, 0x95	; 149
    3496:	91 e2       	ldi	r25, 0x21	; 33
    3498:	9f 93       	push	r25
    349a:	8f 93       	push	r24
    349c:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>

		/* Start cyclic measurements with 2 MPS @ high repeatability */
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    34a0:	e0 e2       	ldi	r30, 0x20	; 32
    34a2:	f0 e2       	ldi	r31, 0x20	; 32
    34a4:	84 e4       	ldi	r24, 0x44	; 68
    34a6:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_HI;
    34a8:	82 e2       	ldi	r24, 0x22	; 34
    34aa:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_LO;
    34ac:	86 e3       	ldi	r24, 0x36	; 54
    34ae:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    34b0:	82 e0       	ldi	r24, 0x02	; 2
    34b2:	90 e0       	ldi	r25, 0x00	; 0
    34b4:	84 83       	std	Z+4, r24	; 0x04
    34b6:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    34b8:	10 86       	std	Z+8, r1	; 0x08
    34ba:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    34bc:	40 e0       	ldi	r20, 0x00	; 0
    34be:	bf 01       	movw	r22, r30
    34c0:	80 ea       	ldi	r24, 0xA0	; 160
    34c2:	94 e0       	ldi	r25, 0x04	; 4
    34c4:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    34c8:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    34ca:	0f 90       	pop	r0
    34cc:	0f 90       	pop	r0
    34ce:	0f 90       	pop	r0
    34d0:	0f 90       	pop	r0
    34d2:	81 11       	cpse	r24, r1
    34d4:	08 c0       	rjmp	.+16     	; 0x34e6 <twi_start+0x178>
			break;
		}

		g_twi1_hygro_valid = true;
    34d6:	81 e0       	ldi	r24, 0x01	; 1
    34d8:	80 93 5f 29 	sts	0x295F, r24	; 0x80295f <g_twi1_hygro_valid>
		printf("TWI-onboard:  INIT success.\r\n");
    34dc:	87 ec       	ldi	r24, 0xC7	; 199
    34de:	91 e2       	ldi	r25, 0x21	; 33
    34e0:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
    34e4:	10 c0       	rjmp	.+32     	; 0x3506 <twi_start+0x198>
		return;
	} while(false);

	printf("TWI-onboard:  ... device not on board. (sc=%d)\r\n", sc);
    34e6:	8c 2f       	mov	r24, r28
    34e8:	0c 2e       	mov	r0, r28
    34ea:	00 0c       	add	r0, r0
    34ec:	99 0b       	sbc	r25, r25
    34ee:	9f 93       	push	r25
    34f0:	cf 93       	push	r28
    34f2:	84 ee       	ldi	r24, 0xE4	; 228
    34f4:	91 e2       	ldi	r25, 0x21	; 33
    34f6:	9f 93       	push	r25
    34f8:	8f 93       	push	r24
    34fa:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
    34fe:	0f 90       	pop	r0
    3500:	0f 90       	pop	r0
    3502:	0f 90       	pop	r0
    3504:	0f 90       	pop	r0

static void init_twi1_gyro(void)
{
	status_code_t sc;

	printf("\r\nTWI-onboard: Gyro MPU-9250 - I2C address: 0x%02X, 0x%02X\r\n", TWI1_SLAVE_GYRO_ADDR_1, TWI1_SLAVE_GYRO_ADDR_2);
    3506:	1f 92       	push	r1
    3508:	8c e0       	ldi	r24, 0x0C	; 12
    350a:	8f 93       	push	r24
    350c:	1f 92       	push	r1
    350e:	c8 e6       	ldi	r28, 0x68	; 104
    3510:	cf 93       	push	r28
    3512:	85 e1       	ldi	r24, 0x15	; 21
    3514:	92 e2       	ldi	r25, 0x22	; 34
    3516:	9f 93       	push	r25
    3518:	8f 93       	push	r24
    351a:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
	g_twi1_gyro_1_version = 0;
    351e:	10 92 bd 29 	sts	0x29BD, r1	; 0x8029bd <g_twi1_gyro_1_version>
	g_twi1_gyro_2_version = 0;
    3522:	10 92 98 29 	sts	0x2998, r1	; 0x802998 <g_twi1_gyro_2_version>

	do {
		/* MPU-9250 6 axis: RESET */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    3526:	e0 e2       	ldi	r30, 0x20	; 32
    3528:	f0 e2       	ldi	r31, 0x20	; 32
    352a:	c0 83       	st	Z, r28
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_PWR_MGMT_1;
    352c:	8b e6       	ldi	r24, 0x6B	; 107
    352e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    3530:	81 e0       	ldi	r24, 0x01	; 1
    3532:	90 e0       	ldi	r25, 0x00	; 0
    3534:	84 83       	std	Z+4, r24	; 0x04
    3536:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__HRESET | TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__CLKSEL_VAL;
    3538:	21 e8       	ldi	r18, 0x81	; 129
    353a:	20 93 d7 28 	sts	0x28D7, r18	; 0x8028d7 <twi1_m_data>
		twi1_packet.length = 1;
    353e:	80 87       	std	Z+8, r24	; 0x08
    3540:	91 87       	std	Z+9, r25	; 0x09
    3542:	40 e0       	ldi	r20, 0x00	; 0
    3544:	bf 01       	movw	r22, r30
    3546:	80 ea       	ldi	r24, 0xA0	; 160
    3548:	94 e0       	ldi	r25, 0x04	; 4
    354a:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    354e:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3550:	0f 90       	pop	r0
    3552:	0f 90       	pop	r0
    3554:	0f 90       	pop	r0
    3556:	0f 90       	pop	r0
    3558:	0f 90       	pop	r0
    355a:	0f 90       	pop	r0
    355c:	88 23       	and	r24, r24
    355e:	29 f0       	breq	.+10     	; 0x356a <twi_start+0x1fc>
			printf("TWI-onboard: Gyro MPU-9250   -   'reset 1' bad response\r\n");
    3560:	82 e5       	ldi	r24, 0x52	; 82
    3562:	92 e2       	ldi	r25, 0x22	; 34
    3564:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
    3568:	04 c2       	rjmp	.+1032   	; 0x3972 <twi_start+0x604>
			break;
		}
		delay_ms(10);
    356a:	61 e5       	ldi	r22, 0x51	; 81
    356c:	73 ec       	ldi	r23, 0xC3	; 195
    356e:	80 e0       	ldi	r24, 0x00	; 0
    3570:	90 e0       	ldi	r25, 0x00	; 0
    3572:	44 dc       	rcall	.-1912   	; 0x2dfc <__portable_avr_delay_cycles>

		/* MPU-9250 6 axis: read Who Am I control value */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    3574:	e0 e2       	ldi	r30, 0x20	; 32
    3576:	f0 e2       	ldi	r31, 0x20	; 32
    3578:	88 e6       	ldi	r24, 0x68	; 104
    357a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WHOAMI;
    357c:	85 e7       	ldi	r24, 0x75	; 117
    357e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    3580:	81 e0       	ldi	r24, 0x01	; 1
    3582:	90 e0       	ldi	r25, 0x00	; 0
    3584:	84 83       	std	Z+4, r24	; 0x04
    3586:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    3588:	80 87       	std	Z+8, r24	; 0x08
    358a:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    358c:	41 e0       	ldi	r20, 0x01	; 1
    358e:	bf 01       	movw	r22, r30
    3590:	80 ea       	ldi	r24, 0xA0	; 160
    3592:	94 e0       	ldi	r25, 0x04	; 4
    3594:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    3598:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    359a:	81 11       	cpse	r24, r1
    359c:	ea c1       	rjmp	.+980    	; 0x3972 <twi_start+0x604>
			break;
		}
		g_twi1_gyro_1_version = twi1_m_data[0];
    359e:	a7 ed       	ldi	r26, 0xD7	; 215
    35a0:	b8 e2       	ldi	r27, 0x28	; 40
    35a2:	8c 91       	ld	r24, X
    35a4:	80 93 bd 29 	sts	0x29BD, r24	; 0x8029bd <g_twi1_gyro_1_version>

		/* MPU-9250 6 axis: I2C bypass on to access the Magnetometer chip */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    35a8:	e0 e2       	ldi	r30, 0x20	; 32
    35aa:	f0 e2       	ldi	r31, 0x20	; 32
    35ac:	88 e6       	ldi	r24, 0x68	; 104
    35ae:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_INT_PIN_CFG;
    35b0:	87 e3       	ldi	r24, 0x37	; 55
    35b2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    35b4:	81 e0       	ldi	r24, 0x01	; 1
    35b6:	90 e0       	ldi	r25, 0x00	; 0
    35b8:	84 83       	std	Z+4, r24	; 0x04
    35ba:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_INT_PIN_CFG__BYPASS_EN;
    35bc:	22 e0       	ldi	r18, 0x02	; 2
    35be:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    35c0:	80 87       	std	Z+8, r24	; 0x08
    35c2:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    35c4:	40 e0       	ldi	r20, 0x00	; 0
    35c6:	bf 01       	movw	r22, r30
    35c8:	80 ea       	ldi	r24, 0xA0	; 160
    35ca:	94 e0       	ldi	r25, 0x04	; 4
    35cc:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    35d0:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    35d2:	81 11       	cpse	r24, r1
    35d4:	ce c1       	rjmp	.+924    	; 0x3972 <twi_start+0x604>
			break;
		}

		/* Magnetometer: soft reset */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    35d6:	e0 e2       	ldi	r30, 0x20	; 32
    35d8:	f0 e2       	ldi	r31, 0x20	; 32
    35da:	8c e0       	ldi	r24, 0x0C	; 12
    35dc:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL2;
    35de:	8b e0       	ldi	r24, 0x0B	; 11
    35e0:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    35e2:	81 e0       	ldi	r24, 0x01	; 1
    35e4:	90 e0       	ldi	r25, 0x00	; 0
    35e6:	84 83       	std	Z+4, r24	; 0x04
    35e8:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL2__SRST;
    35ea:	21 e0       	ldi	r18, 0x01	; 1
    35ec:	20 93 d7 28 	sts	0x28D7, r18	; 0x8028d7 <twi1_m_data>
		twi1_packet.length = 1;
    35f0:	80 87       	std	Z+8, r24	; 0x08
    35f2:	91 87       	std	Z+9, r25	; 0x09
    35f4:	40 e0       	ldi	r20, 0x00	; 0
    35f6:	bf 01       	movw	r22, r30
    35f8:	80 ea       	ldi	r24, 0xA0	; 160
    35fa:	94 e0       	ldi	r25, 0x04	; 4
    35fc:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    3600:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3602:	81 11       	cpse	r24, r1
    3604:	b6 c1       	rjmp	.+876    	; 0x3972 <twi_start+0x604>
			break;
		}
		delay_ms(10);
    3606:	61 e5       	ldi	r22, 0x51	; 81
    3608:	73 ec       	ldi	r23, 0xC3	; 195
    360a:	80 e0       	ldi	r24, 0x00	; 0
    360c:	90 e0       	ldi	r25, 0x00	; 0
    360e:	f6 db       	rcall	.-2068   	; 0x2dfc <__portable_avr_delay_cycles>

		/* Magnetometer: read Device ID */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    3610:	e0 e2       	ldi	r30, 0x20	; 32
    3612:	f0 e2       	ldi	r31, 0x20	; 32
    3614:	8c e0       	ldi	r24, 0x0C	; 12
    3616:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_WIA;
    3618:	11 82       	std	Z+1, r1	; 0x01
		twi1_packet.addr_length = 1;
    361a:	81 e0       	ldi	r24, 0x01	; 1
    361c:	90 e0       	ldi	r25, 0x00	; 0
    361e:	84 83       	std	Z+4, r24	; 0x04
    3620:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    3622:	80 87       	std	Z+8, r24	; 0x08
    3624:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3626:	41 e0       	ldi	r20, 0x01	; 1
    3628:	bf 01       	movw	r22, r30
    362a:	80 ea       	ldi	r24, 0xA0	; 160
    362c:	94 e0       	ldi	r25, 0x04	; 4
    362e:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    3632:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3634:	81 11       	cpse	r24, r1
    3636:	9d c1       	rjmp	.+826    	; 0x3972 <twi_start+0x604>
			break;
		}
		g_twi1_gyro_2_version = twi1_m_data[0];
    3638:	c7 ed       	ldi	r28, 0xD7	; 215
    363a:	d8 e2       	ldi	r29, 0x28	; 40
    363c:	88 81       	ld	r24, Y
    363e:	80 93 98 29 	sts	0x2998, r24	; 0x802998 <g_twi1_gyro_2_version>
		g_twi1_gyro_valid = true;
    3642:	91 e0       	ldi	r25, 0x01	; 1
    3644:	90 93 be 29 	sts	0x29BE, r25	; 0x8029be <g_twi1_gyro_valid>
		printf("TWI-onboard: Gyro MPU-9250 -     version: 0x%02X, 0x%02X\r\n", g_twi1_gyro_1_version, g_twi1_gyro_2_version);
    3648:	1f 92       	push	r1
    364a:	8f 93       	push	r24
    364c:	80 91 bd 29 	lds	r24, 0x29BD	; 0x8029bd <g_twi1_gyro_1_version>
    3650:	1f 92       	push	r1
    3652:	8f 93       	push	r24
    3654:	8b e8       	ldi	r24, 0x8B	; 139
    3656:	92 e2       	ldi	r25, 0x22	; 34
    3658:	9f 93       	push	r25
    365a:	8f 93       	push	r24
    365c:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>

		/* Magnetometer: 16 bit access and prepare for PROM access */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    3660:	e0 e2       	ldi	r30, 0x20	; 32
    3662:	f0 e2       	ldi	r31, 0x20	; 32
    3664:	8c e0       	ldi	r24, 0x0C	; 12
    3666:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    3668:	8a e0       	ldi	r24, 0x0A	; 10
    366a:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    366c:	81 e0       	ldi	r24, 0x01	; 1
    366e:	90 e0       	ldi	r25, 0x00	; 0
    3670:	84 83       	std	Z+4, r24	; 0x04
    3672:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_PROM_VAL;
    3674:	2f e1       	ldi	r18, 0x1F	; 31
    3676:	28 83       	st	Y, r18
		twi1_packet.length = 1;
    3678:	80 87       	std	Z+8, r24	; 0x08
    367a:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    367c:	40 e0       	ldi	r20, 0x00	; 0
    367e:	bf 01       	movw	r22, r30
    3680:	80 ea       	ldi	r24, 0xA0	; 160
    3682:	94 e0       	ldi	r25, 0x04	; 4
    3684:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    3688:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    368a:	0f 90       	pop	r0
    368c:	0f 90       	pop	r0
    368e:	0f 90       	pop	r0
    3690:	0f 90       	pop	r0
    3692:	0f 90       	pop	r0
    3694:	0f 90       	pop	r0
    3696:	81 11       	cpse	r24, r1
    3698:	6c c1       	rjmp	.+728    	; 0x3972 <twi_start+0x604>
			break;
		}

		/* Magnetometer: read correction data for X, Y and Z */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    369a:	e0 e2       	ldi	r30, 0x20	; 32
    369c:	f0 e2       	ldi	r31, 0x20	; 32
    369e:	8c e0       	ldi	r24, 0x0C	; 12
    36a0:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ASAX;
    36a2:	80 e1       	ldi	r24, 0x10	; 16
    36a4:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    36a6:	81 e0       	ldi	r24, 0x01	; 1
    36a8:	90 e0       	ldi	r25, 0x00	; 0
    36aa:	84 83       	std	Z+4, r24	; 0x04
    36ac:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 3;
    36ae:	83 e0       	ldi	r24, 0x03	; 3
    36b0:	90 e0       	ldi	r25, 0x00	; 0
    36b2:	80 87       	std	Z+8, r24	; 0x08
    36b4:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    36b6:	41 e0       	ldi	r20, 0x01	; 1
    36b8:	bf 01       	movw	r22, r30
    36ba:	80 ea       	ldi	r24, 0xA0	; 160
    36bc:	94 e0       	ldi	r25, 0x04	; 4
    36be:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    36c2:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    36c4:	81 11       	cpse	r24, r1
    36c6:	55 c1       	rjmp	.+682    	; 0x3972 <twi_start+0x604>
			break;
		}
		g_twi1_gyro_2_asax = twi1_m_data[0];
    36c8:	a7 ed       	ldi	r26, 0xD7	; 215
    36ca:	b8 e2       	ldi	r27, 0x28	; 40
    36cc:	8c 91       	ld	r24, X
    36ce:	80 93 97 29 	sts	0x2997, r24	; 0x802997 <g_twi1_gyro_2_asax>
		g_twi1_gyro_2_asay = twi1_m_data[1];
    36d2:	11 96       	adiw	r26, 0x01	; 1
    36d4:	8c 91       	ld	r24, X
    36d6:	11 97       	sbiw	r26, 0x01	; 1
    36d8:	80 93 96 29 	sts	0x2996, r24	; 0x802996 <g_twi1_gyro_2_asay>
		g_twi1_gyro_2_asaz = twi1_m_data[2];
    36dc:	12 96       	adiw	r26, 0x02	; 2
    36de:	8c 91       	ld	r24, X
    36e0:	12 97       	sbiw	r26, 0x02	; 2
    36e2:	80 93 95 29 	sts	0x2995, r24	; 0x802995 <g_twi1_gyro_2_asaz>

		/* Magnetometer: mode change via power-down mode */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    36e6:	e0 e2       	ldi	r30, 0x20	; 32
    36e8:	f0 e2       	ldi	r31, 0x20	; 32
    36ea:	8c e0       	ldi	r24, 0x0C	; 12
    36ec:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    36ee:	8a e0       	ldi	r24, 0x0A	; 10
    36f0:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    36f2:	81 e0       	ldi	r24, 0x01	; 1
    36f4:	90 e0       	ldi	r25, 0x00	; 0
    36f6:	84 83       	std	Z+4, r24	; 0x04
    36f8:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_POWER_DOWN;
    36fa:	20 e1       	ldi	r18, 0x10	; 16
    36fc:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    36fe:	80 87       	std	Z+8, r24	; 0x08
    3700:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3702:	40 e0       	ldi	r20, 0x00	; 0
    3704:	bf 01       	movw	r22, r30
    3706:	80 ea       	ldi	r24, 0xA0	; 160
    3708:	94 e0       	ldi	r25, 0x04	; 4
    370a:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    370e:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3710:	81 11       	cpse	r24, r1
			break;
		}
		delay_ms(10);
    3712:	2f c1       	rjmp	.+606    	; 0x3972 <twi_start+0x604>
    3714:	61 e5       	ldi	r22, 0x51	; 81
    3716:	73 ec       	ldi	r23, 0xC3	; 195
    3718:	80 e0       	ldi	r24, 0x00	; 0
    371a:	90 e0       	ldi	r25, 0x00	; 0

		/* Magnetometer: mode change for 16bit and run all axis at 8 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    371c:	6f db       	rcall	.-2338   	; 0x2dfc <__portable_avr_delay_cycles>
    371e:	e0 e2       	ldi	r30, 0x20	; 32
    3720:	f0 e2       	ldi	r31, 0x20	; 32
    3722:	8c e0       	ldi	r24, 0x0C	; 12
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    3724:	80 83       	st	Z, r24
    3726:	8a e0       	ldi	r24, 0x0A	; 10
		twi1_packet.addr_length = 1;
    3728:	81 83       	std	Z+1, r24	; 0x01
    372a:	81 e0       	ldi	r24, 0x01	; 1
    372c:	90 e0       	ldi	r25, 0x00	; 0
    372e:	84 83       	std	Z+4, r24	; 0x04
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_RUN_8HZ_VAL;
    3730:	95 83       	std	Z+5, r25	; 0x05
    3732:	22 e1       	ldi	r18, 0x12	; 18
    3734:	20 93 d7 28 	sts	0x28D7, r18	; 0x8028d7 <twi1_m_data>
		twi1_packet.length = 1;
    3738:	80 87       	std	Z+8, r24	; 0x08
    373a:	91 87       	std	Z+9, r25	; 0x09
    373c:	40 e0       	ldi	r20, 0x00	; 0
    373e:	bf 01       	movw	r22, r30
    3740:	80 ea       	ldi	r24, 0xA0	; 160
    3742:	94 e0       	ldi	r25, 0x04	; 4
    3744:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3748:	c8 2f       	mov	r28, r24
    374a:	81 11       	cpse	r24, r1
			break;
		}

		/* MPU-9250 6 axis: set gyro offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    374c:	12 c1       	rjmp	.+548    	; 0x3972 <twi_start+0x604>
    374e:	a0 e2       	ldi	r26, 0x20	; 32
    3750:	b0 e2       	ldi	r27, 0x20	; 32
    3752:	88 e6       	ldi	r24, 0x68	; 104
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XG_OFFSET_H;
    3754:	8c 93       	st	X, r24
    3756:	83 e1       	ldi	r24, 0x13	; 19
    3758:	11 96       	adiw	r26, 0x01	; 1
    375a:	8c 93       	st	X, r24
		twi1_packet.addr_length = 1;
    375c:	11 97       	sbiw	r26, 0x01	; 1
    375e:	81 e0       	ldi	r24, 0x01	; 1
    3760:	90 e0       	ldi	r25, 0x00	; 0
    3762:	14 96       	adiw	r26, 0x04	; 4
    3764:	8d 93       	st	X+, r24
    3766:	9c 93       	st	X, r25
		twi1_m_data[0] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx >> 8);
    3768:	15 97       	sbiw	r26, 0x05	; 5
    376a:	80 91 44 20 	lds	r24, 0x2044	; 0x802044 <g_twi1_gyro_1_gyro_ofsx>
    376e:	90 91 45 20 	lds	r25, 0x2045	; 0x802045 <g_twi1_gyro_1_gyro_ofsx+0x1>
    3772:	e7 ed       	ldi	r30, 0xD7	; 215
    3774:	f8 e2       	ldi	r31, 0x28	; 40
		twi1_m_data[1] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx & 0xFF);
    3776:	90 83       	st	Z, r25
		twi1_m_data[2] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy >> 8);
    3778:	81 83       	std	Z+1, r24	; 0x01
    377a:	80 91 42 20 	lds	r24, 0x2042	; 0x802042 <g_twi1_gyro_1_gyro_ofsy>
    377e:	90 91 43 20 	lds	r25, 0x2043	; 0x802043 <g_twi1_gyro_1_gyro_ofsy+0x1>
		twi1_m_data[3] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy & 0xFF);
    3782:	92 83       	std	Z+2, r25	; 0x02
		twi1_m_data[4] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz >> 8);
    3784:	83 83       	std	Z+3, r24	; 0x03
    3786:	80 91 40 20 	lds	r24, 0x2040	; 0x802040 <g_twi1_gyro_1_gyro_ofsz>
    378a:	90 91 41 20 	lds	r25, 0x2041	; 0x802041 <g_twi1_gyro_1_gyro_ofsz+0x1>
		twi1_m_data[5] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz & 0xFF);
    378e:	94 83       	std	Z+4, r25	; 0x04
		twi1_packet.length = 6;
    3790:	85 83       	std	Z+5, r24	; 0x05
    3792:	86 e0       	ldi	r24, 0x06	; 6
    3794:	90 e0       	ldi	r25, 0x00	; 0
    3796:	18 96       	adiw	r26, 0x08	; 8
    3798:	8d 93       	st	X+, r24
    379a:	9c 93       	st	X, r25
    379c:	19 97       	sbiw	r26, 0x09	; 9
    379e:	40 e0       	ldi	r20, 0x00	; 0
    37a0:	bd 01       	movw	r22, r26
    37a2:	80 ea       	ldi	r24, 0xA0	; 160
    37a4:	94 e0       	ldi	r25, 0x04	; 4
    37a6:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    37aa:	c8 2f       	mov	r28, r24
    37ac:	81 11       	cpse	r24, r1
			break;
		}

		/* MPU-9250 6 axis: set accel offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    37ae:	e1 c0       	rjmp	.+450    	; 0x3972 <twi_start+0x604>
    37b0:	e0 e2       	ldi	r30, 0x20	; 32
    37b2:	f0 e2       	ldi	r31, 0x20	; 32
    37b4:	88 e6       	ldi	r24, 0x68	; 104
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_XA_OFFSET_H;
    37b6:	80 83       	st	Z, r24
    37b8:	87 e7       	ldi	r24, 0x77	; 119
		twi1_packet.addr_length = 1;
    37ba:	81 83       	std	Z+1, r24	; 0x01
    37bc:	81 e0       	ldi	r24, 0x01	; 1
    37be:	90 e0       	ldi	r25, 0x00	; 0
    37c0:	84 83       	std	Z+4, r24	; 0x04
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx & 0x7F80) >> 7);
    37c2:	95 83       	std	Z+5, r25	; 0x05
    37c4:	80 91 50 20 	lds	r24, 0x2050	; 0x802050 <g_twi1_gyro_1_accel_ofsx>
    37c8:	90 91 51 20 	lds	r25, 0x2051	; 0x802051 <g_twi1_gyro_1_accel_ofsx+0x1>
    37cc:	a7 ed       	ldi	r26, 0xD7	; 215
    37ce:	b8 e2       	ldi	r27, 0x28	; 40
    37d0:	9c 01       	movw	r18, r24
    37d2:	22 0f       	add	r18, r18
    37d4:	23 2f       	mov	r18, r19
    37d6:	22 1f       	adc	r18, r18
    37d8:	33 0b       	sbc	r19, r19
    37da:	31 95       	neg	r19
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx &   0x7F) << 1);
    37dc:	2c 93       	st	X, r18
    37de:	88 0f       	add	r24, r24
    37e0:	11 96       	adiw	r26, 0x01	; 1
		twi1_packet.length = 2;
    37e2:	8c 93       	st	X, r24
    37e4:	82 e0       	ldi	r24, 0x02	; 2
    37e6:	90 e0       	ldi	r25, 0x00	; 0
    37e8:	80 87       	std	Z+8, r24	; 0x08
    37ea:	91 87       	std	Z+9, r25	; 0x09
    37ec:	40 e0       	ldi	r20, 0x00	; 0
    37ee:	bf 01       	movw	r22, r30
    37f0:	80 ea       	ldi	r24, 0xA0	; 160
    37f2:	94 e0       	ldi	r25, 0x04	; 4
    37f4:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    37f8:	c8 2f       	mov	r28, r24
    37fa:	81 11       	cpse	r24, r1
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_YA_OFFSET_H;
    37fc:	ba c0       	rjmp	.+372    	; 0x3972 <twi_start+0x604>
    37fe:	8a e7       	ldi	r24, 0x7A	; 122
    3800:	80 93 21 20 	sts	0x2021, r24	; 0x802021 <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy & 0x7F80) >> 7);
    3804:	80 91 4e 20 	lds	r24, 0x204E	; 0x80204e <g_twi1_gyro_1_accel_ofsy>
    3808:	90 91 4f 20 	lds	r25, 0x204F	; 0x80204f <g_twi1_gyro_1_accel_ofsy+0x1>
    380c:	e7 ed       	ldi	r30, 0xD7	; 215
    380e:	f8 e2       	ldi	r31, 0x28	; 40
    3810:	9c 01       	movw	r18, r24
    3812:	22 0f       	add	r18, r18
    3814:	23 2f       	mov	r18, r19
    3816:	22 1f       	adc	r18, r18
    3818:	33 0b       	sbc	r19, r19
    381a:	31 95       	neg	r19
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy &   0x7F) << 1);
    381c:	20 83       	st	Z, r18
    381e:	88 0f       	add	r24, r24
    3820:	81 83       	std	Z+1, r24	; 0x01
    3822:	40 e0       	ldi	r20, 0x00	; 0
    3824:	60 e2       	ldi	r22, 0x20	; 32
    3826:	70 e2       	ldi	r23, 0x20	; 32
    3828:	80 ea       	ldi	r24, 0xA0	; 160
    382a:	94 e0       	ldi	r25, 0x04	; 4
    382c:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3830:	c8 2f       	mov	r28, r24
    3832:	81 11       	cpse	r24, r1
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ZA_OFFSET_H;
    3834:	9e c0       	rjmp	.+316    	; 0x3972 <twi_start+0x604>
    3836:	8d e7       	ldi	r24, 0x7D	; 125
    3838:	80 93 21 20 	sts	0x2021, r24	; 0x802021 <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz & 0x7F80) >> 7);
    383c:	80 91 4c 20 	lds	r24, 0x204C	; 0x80204c <g_twi1_gyro_1_accel_ofsz>
    3840:	90 91 4d 20 	lds	r25, 0x204D	; 0x80204d <g_twi1_gyro_1_accel_ofsz+0x1>
    3844:	e7 ed       	ldi	r30, 0xD7	; 215
    3846:	f8 e2       	ldi	r31, 0x28	; 40
    3848:	9c 01       	movw	r18, r24
    384a:	22 0f       	add	r18, r18
    384c:	23 2f       	mov	r18, r19
    384e:	22 1f       	adc	r18, r18
    3850:	33 0b       	sbc	r19, r19
    3852:	31 95       	neg	r19
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz &   0x7F) << 1);
    3854:	20 83       	st	Z, r18
    3856:	88 0f       	add	r24, r24
    3858:	81 83       	std	Z+1, r24	; 0x01
    385a:	40 e0       	ldi	r20, 0x00	; 0
    385c:	60 e2       	ldi	r22, 0x20	; 32
    385e:	70 e2       	ldi	r23, 0x20	; 32
    3860:	80 ea       	ldi	r24, 0xA0	; 160
    3862:	94 e0       	ldi	r25, 0x04	; 4
    3864:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3868:	c8 2f       	mov	r28, r24
    386a:	81 11       	cpse	r24, r1
			break;
		}

		/* MPU-9250 6 axis: FIFO frequency = 10 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    386c:	82 c0       	rjmp	.+260    	; 0x3972 <twi_start+0x604>
    386e:	e0 e2       	ldi	r30, 0x20	; 32
    3870:	f0 e2       	ldi	r31, 0x20	; 32
    3872:	88 e6       	ldi	r24, 0x68	; 104
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_SMPLRT_DIV;
    3874:	80 83       	st	Z, r24
    3876:	89 e1       	ldi	r24, 0x19	; 25
		twi1_packet.addr_length = 1;
    3878:	81 83       	std	Z+1, r24	; 0x01
    387a:	81 e0       	ldi	r24, 0x01	; 1
    387c:	90 e0       	ldi	r25, 0x00	; 0
    387e:	84 83       	std	Z+4, r24	; 0x04
		twi1_m_data[0] = 99;
    3880:	95 83       	std	Z+5, r25	; 0x05
    3882:	23 e6       	ldi	r18, 0x63	; 99
    3884:	20 93 d7 28 	sts	0x28D7, r18	; 0x8028d7 <twi1_m_data>
		twi1_packet.length = 1;
    3888:	80 87       	std	Z+8, r24	; 0x08
    388a:	91 87       	std	Z+9, r25	; 0x09
    388c:	40 e0       	ldi	r20, 0x00	; 0
    388e:	bf 01       	movw	r22, r30
    3890:	80 ea       	ldi	r24, 0xA0	; 160
    3892:	94 e0       	ldi	r25, 0x04	; 4
    3894:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3898:	c8 2f       	mov	r28, r24
    389a:	81 11       	cpse	r24, r1
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    389c:	6a c0       	rjmp	.+212    	; 0x3972 <twi_start+0x604>
    389e:	e0 e2       	ldi	r30, 0x20	; 32
    38a0:	f0 e2       	ldi	r31, 0x20	; 32
    38a2:	88 e6       	ldi	r24, 0x68	; 104
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_CONFIG;
    38a4:	80 83       	st	Z, r24
    38a6:	8a e1       	ldi	r24, 0x1A	; 26
		twi1_packet.addr_length = 1;
    38a8:	81 83       	std	Z+1, r24	; 0x01
    38aa:	81 e0       	ldi	r24, 0x01	; 1
    38ac:	90 e0       	ldi	r25, 0x00	; 0
    38ae:	84 83       	std	Z+4, r24	; 0x04
		twi1_m_data[0] = 6;
    38b0:	95 83       	std	Z+5, r25	; 0x05
    38b2:	26 e0       	ldi	r18, 0x06	; 6
    38b4:	20 93 d7 28 	sts	0x28D7, r18	; 0x8028d7 <twi1_m_data>
		twi1_packet.length = 1;
    38b8:	80 87       	std	Z+8, r24	; 0x08
    38ba:	91 87       	std	Z+9, r25	; 0x09
    38bc:	40 e0       	ldi	r20, 0x00	; 0
    38be:	bf 01       	movw	r22, r30
    38c0:	80 ea       	ldi	r24, 0xA0	; 160
    38c2:	94 e0       	ldi	r25, 0x04	; 4
    38c4:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    38c8:	c8 2f       	mov	r28, r24
    38ca:	81 11       	cpse	r24, r1
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    38cc:	52 c0       	rjmp	.+164    	; 0x3972 <twi_start+0x604>
    38ce:	e0 e2       	ldi	r30, 0x20	; 32
    38d0:	f0 e2       	ldi	r31, 0x20	; 32
    38d2:	88 e6       	ldi	r24, 0x68	; 104
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_CONFIG2;
    38d4:	80 83       	st	Z, r24
    38d6:	8d e1       	ldi	r24, 0x1D	; 29
		twi1_packet.addr_length = 1;
    38d8:	81 83       	std	Z+1, r24	; 0x01
    38da:	81 e0       	ldi	r24, 0x01	; 1
    38dc:	90 e0       	ldi	r25, 0x00	; 0
    38de:	84 83       	std	Z+4, r24	; 0x04
		twi1_m_data[0] = 6;
    38e0:	95 83       	std	Z+5, r25	; 0x05
    38e2:	26 e0       	ldi	r18, 0x06	; 6
    38e4:	20 93 d7 28 	sts	0x28D7, r18	; 0x8028d7 <twi1_m_data>
		twi1_packet.length = 1;
    38e8:	80 87       	std	Z+8, r24	; 0x08
    38ea:	91 87       	std	Z+9, r25	; 0x09
    38ec:	40 e0       	ldi	r20, 0x00	; 0
    38ee:	bf 01       	movw	r22, r30
    38f0:	80 ea       	ldi	r24, 0xA0	; 160
    38f2:	94 e0       	ldi	r25, 0x04	; 4
    38f4:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    38f8:	c8 2f       	mov	r28, r24
    38fa:	81 11       	cpse	r24, r1
			break;
		}

		/* MPU-9250 6 axis: Wake On Motion interrupt = 0.1 g (1 LSB = 4 mg) */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    38fc:	3a c0       	rjmp	.+116    	; 0x3972 <twi_start+0x604>
    38fe:	e0 e2       	ldi	r30, 0x20	; 32
    3900:	f0 e2       	ldi	r31, 0x20	; 32
    3902:	88 e6       	ldi	r24, 0x68	; 104
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WOM_THR;
    3904:	80 83       	st	Z, r24
    3906:	8f e1       	ldi	r24, 0x1F	; 31
		twi1_packet.addr_length = 1;
    3908:	81 83       	std	Z+1, r24	; 0x01
    390a:	81 e0       	ldi	r24, 0x01	; 1
    390c:	90 e0       	ldi	r25, 0x00	; 0
    390e:	84 83       	std	Z+4, r24	; 0x04
		twi1_m_data[0] = 25;
    3910:	95 83       	std	Z+5, r25	; 0x05
    3912:	29 e1       	ldi	r18, 0x19	; 25
    3914:	20 93 d7 28 	sts	0x28D7, r18	; 0x8028d7 <twi1_m_data>
		twi1_packet.length = 1;
    3918:	80 87       	std	Z+8, r24	; 0x08
    391a:	91 87       	std	Z+9, r25	; 0x09
    391c:	40 e0       	ldi	r20, 0x00	; 0
    391e:	bf 01       	movw	r22, r30
    3920:	80 ea       	ldi	r24, 0xA0	; 160
    3922:	94 e0       	ldi	r25, 0x04	; 4
    3924:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3928:	c8 2f       	mov	r28, r24
    392a:	81 11       	cpse	r24, r1
			break;
		}

		/* MPU-9250 6 axis: RESET all internal data paths */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    392c:	22 c0       	rjmp	.+68     	; 0x3972 <twi_start+0x604>
    392e:	e0 e2       	ldi	r30, 0x20	; 32
    3930:	f0 e2       	ldi	r31, 0x20	; 32
    3932:	88 e6       	ldi	r24, 0x68	; 104
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_USER_CTRL;
    3934:	80 83       	st	Z, r24
    3936:	8a e6       	ldi	r24, 0x6A	; 106
		twi1_packet.addr_length = 1;
    3938:	81 83       	std	Z+1, r24	; 0x01
    393a:	81 e0       	ldi	r24, 0x01	; 1
    393c:	90 e0       	ldi	r25, 0x00	; 0
    393e:	84 83       	std	Z+4, r24	; 0x04
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__SIG_COND_RST;  // | TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__FIFO_EN;
    3940:	95 83       	std	Z+5, r25	; 0x05
    3942:	21 e0       	ldi	r18, 0x01	; 1
    3944:	20 93 d7 28 	sts	0x28D7, r18	; 0x8028d7 <twi1_m_data>
		twi1_packet.length = 1;
    3948:	80 87       	std	Z+8, r24	; 0x08
    394a:	91 87       	std	Z+9, r25	; 0x09
    394c:	40 e0       	ldi	r20, 0x00	; 0
    394e:	bf 01       	movw	r22, r30
    3950:	80 ea       	ldi	r24, 0xA0	; 160
    3952:	94 e0       	ldi	r25, 0x04	; 4
    3954:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3958:	c8 2f       	mov	r28, r24
			break;
		}
		delay_ms(10);
    395a:	81 11       	cpse	r24, r1
    395c:	0a c0       	rjmp	.+20     	; 0x3972 <twi_start+0x604>
    395e:	61 e5       	ldi	r22, 0x51	; 81
    3960:	73 ec       	ldi	r23, 0xC3	; 195
    3962:	80 e0       	ldi	r24, 0x00	; 0
    3964:	90 e0       	ldi	r25, 0x00	; 0

		printf("TWI-onboard:  INIT success.\r\n");
    3966:	4a da       	rcall	.-2924   	; 0x2dfc <__portable_avr_delay_cycles>
    3968:	87 ec       	ldi	r24, 0xC7	; 199
    396a:	91 e2       	ldi	r25, 0x21	; 33
    396c:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
		return;
	} while(false);

	printf("TWI-onboard:  ... device not on board. (sc=%d)\r\n", sc);
    3970:	10 c0       	rjmp	.+32     	; 0x3992 <twi_start+0x624>
    3972:	8c 2f       	mov	r24, r28
    3974:	0c 2e       	mov	r0, r28
    3976:	00 0c       	add	r0, r0
    3978:	99 0b       	sbc	r25, r25
    397a:	9f 93       	push	r25
    397c:	cf 93       	push	r28
    397e:	84 ee       	ldi	r24, 0xE4	; 228
    3980:	91 e2       	ldi	r25, 0x21	; 33
    3982:	9f 93       	push	r25
    3984:	8f 93       	push	r24
    3986:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
    398a:	0f 90       	pop	r0
    398c:	0f 90       	pop	r0
    398e:	0f 90       	pop	r0

static void init_twi1_baro(void)
{
	status_code_t sc;

	printf("\r\nTWI-onboard: Baro MS560702BA03-50 - I2C address: 0x%02X\r\n", TWI1_SLAVE_BARO_ADDR);
    3990:	0f 90       	pop	r0
    3992:	1f 92       	push	r1
    3994:	c6 e7       	ldi	r28, 0x76	; 118
    3996:	cf 93       	push	r28
    3998:	86 ec       	ldi	r24, 0xC6	; 198
    399a:	92 e2       	ldi	r25, 0x22	; 34
    399c:	9f 93       	push	r25
    399e:	8f 93       	push	r24
    39a0:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>

	do {
		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    39a4:	e0 e2       	ldi	r30, 0x20	; 32
    39a6:	f0 e2       	ldi	r31, 0x20	; 32
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_RESET;
    39a8:	c0 83       	st	Z, r28
    39aa:	8e e1       	ldi	r24, 0x1E	; 30
		twi1_packet.addr_length = 1;
    39ac:	81 83       	std	Z+1, r24	; 0x01
    39ae:	81 e0       	ldi	r24, 0x01	; 1
    39b0:	90 e0       	ldi	r25, 0x00	; 0
    39b2:	84 83       	std	Z+4, r24	; 0x04
		twi1_packet.length = 0;
    39b4:	95 83       	std	Z+5, r25	; 0x05
    39b6:	10 86       	std	Z+8, r1	; 0x08
    39b8:	11 86       	std	Z+9, r1	; 0x09
    39ba:	40 e0       	ldi	r20, 0x00	; 0
    39bc:	bf 01       	movw	r22, r30
    39be:	80 ea       	ldi	r24, 0xA0	; 160
    39c0:	94 e0       	ldi	r25, 0x04	; 4
    39c2:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    39c6:	c8 2f       	mov	r28, r24
    39c8:	0f 90       	pop	r0
    39ca:	0f 90       	pop	r0
    39cc:	0f 90       	pop	r0
    39ce:	0f 90       	pop	r0
			break;
		}
		delay_ms(3);
    39d0:	81 11       	cpse	r24, r1
    39d2:	8f c0       	rjmp	.+286    	; 0x3af2 <twi_start+0x784>
    39d4:	68 e9       	ldi	r22, 0x98	; 152
    39d6:	7a e3       	ldi	r23, 0x3A	; 58
    39d8:	80 e0       	ldi	r24, 0x00	; 0
    39da:	90 e0       	ldi	r25, 0x00	; 0

		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    39dc:	0f da       	rcall	.-3042   	; 0x2dfc <__portable_avr_delay_cycles>
    39de:	e0 e2       	ldi	r30, 0x20	; 32
    39e0:	f0 e2       	ldi	r31, 0x20	; 32
    39e2:	86 e7       	ldi	r24, 0x76	; 118
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_VERSION;
    39e4:	80 83       	st	Z, r24
    39e6:	8e ea       	ldi	r24, 0xAE	; 174
		twi1_packet.addr_length = 1;
    39e8:	81 83       	std	Z+1, r24	; 0x01
    39ea:	81 e0       	ldi	r24, 0x01	; 1
    39ec:	90 e0       	ldi	r25, 0x00	; 0
    39ee:	84 83       	std	Z+4, r24	; 0x04
		twi1_packet.length = 2;
    39f0:	95 83       	std	Z+5, r25	; 0x05
    39f2:	82 e0       	ldi	r24, 0x02	; 2
    39f4:	90 e0       	ldi	r25, 0x00	; 0
    39f6:	80 87       	std	Z+8, r24	; 0x08
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    39f8:	91 87       	std	Z+9, r25	; 0x09
    39fa:	41 e0       	ldi	r20, 0x01	; 1
    39fc:	bf 01       	movw	r22, r30
    39fe:	80 ea       	ldi	r24, 0xA0	; 160
    3a00:	94 e0       	ldi	r25, 0x04	; 4
    3a02:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3a06:	c8 2f       	mov	r28, r24
    3a08:	88 23       	and	r24, r24
			printf("TWI-onboard:  BAD reading serial/CRC word. (sc=%d)\r\n", sc);
    3a0a:	89 f0       	breq	.+34     	; 0x3a2e <twi_start+0x6c0>
    3a0c:	8c 2f       	mov	r24, r28
    3a0e:	0c 2e       	mov	r0, r28
    3a10:	00 0c       	add	r0, r0
    3a12:	99 0b       	sbc	r25, r25
    3a14:	9f 93       	push	r25
    3a16:	cf 93       	push	r28
    3a18:	82 e0       	ldi	r24, 0x02	; 2
    3a1a:	93 e2       	ldi	r25, 0x23	; 35
    3a1c:	9f 93       	push	r25
    3a1e:	8f 93       	push	r24
    3a20:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
    3a24:	0f 90       	pop	r0
    3a26:	0f 90       	pop	r0
    3a28:	0f 90       	pop	r0
    3a2a:	0f 90       	pop	r0
			break;
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
    3a2c:	62 c0       	rjmp	.+196    	; 0x3af2 <twi_start+0x784>
    3a2e:	e7 ed       	ldi	r30, 0xD7	; 215
    3a30:	f8 e2       	ldi	r31, 0x28	; 40
    3a32:	80 81       	ld	r24, Z
    3a34:	90 e0       	ldi	r25, 0x00	; 0
    3a36:	98 2f       	mov	r25, r24
    3a38:	88 27       	eor	r24, r24
    3a3a:	21 81       	ldd	r18, Z+1	; 0x01
    3a3c:	82 2b       	or	r24, r18
    3a3e:	92 95       	swap	r25
    3a40:	82 95       	swap	r24
    3a42:	8f 70       	andi	r24, 0x0F	; 15
    3a44:	89 27       	eor	r24, r25
    3a46:	9f 70       	andi	r25, 0x0F	; 15
    3a48:	89 27       	eor	r24, r25
    3a4a:	80 93 80 29 	sts	0x2980, r24	; 0x802980 <g_twi1_baro_version>
    3a4e:	90 93 81 29 	sts	0x2981, r25	; 0x802981 <g_twi1_baro_version+0x1>
		printf("TWI-onboard: Baro MS560702BA03-50 -     serial#: %d\r\n", g_twi1_baro_version);
    3a52:	9f 93       	push	r25
    3a54:	8f 93       	push	r24
    3a56:	87 e3       	ldi	r24, 0x37	; 55
    3a58:	93 e2       	ldi	r25, 0x23	; 35
    3a5a:	9f 93       	push	r25
    3a5c:	8f 93       	push	r24
    3a5e:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
    3a62:	0f 2e       	mov	r0, r31
    3a64:	f2 e7       	ldi	r31, 0x72	; 114
    3a66:	ef 2e       	mov	r14, r31
    3a68:	f9 e2       	ldi	r31, 0x29	; 41
    3a6a:	ff 2e       	mov	r15, r31
    3a6c:	f0 2d       	mov	r31, r0
    3a6e:	0f 90       	pop	r0
    3a70:	0f 90       	pop	r0
    3a72:	0f 90       	pop	r0

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    3a74:	0f 90       	pop	r0
    3a76:	88 24       	eor	r8, r8
    3a78:	83 94       	inc	r8
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    3a7a:	91 2c       	mov	r9, r1
    3a7c:	c0 e2       	ldi	r28, 0x20	; 32
    3a7e:	d0 e2       	ldi	r29, 0x20	; 32
    3a80:	0f 2e       	mov	r0, r31
    3a82:	f6 e7       	ldi	r31, 0x76	; 118
    3a84:	7f 2e       	mov	r7, r31
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
			twi1_packet.addr_length = 1;
    3a86:	f0 2d       	mov	r31, r0
    3a88:	aa 24       	eor	r10, r10
    3a8a:	a3 94       	inc	r10
			twi1_packet.length = 2;
    3a8c:	b1 2c       	mov	r11, r1
    3a8e:	68 94       	set
    3a90:	cc 24       	eor	r12, r12
    3a92:	c1 f8       	bld	r12, 1
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc != STATUS_OK) {
				//printf("TWI-onboard:  BAD reading PROM address %d. (sc=%d)\r\n", adr, sc);
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    3a94:	d1 2c       	mov	r13, r1
    3a96:	07 ed       	ldi	r16, 0xD7	; 215
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		printf("TWI-onboard: Baro MS560702BA03-50 -     serial#: %d\r\n", g_twi1_baro_version);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    3a98:	18 e2       	ldi	r17, 0x28	; 40
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
    3a9a:	78 82       	st	Y, r7
    3a9c:	c4 01       	movw	r24, r8
    3a9e:	88 0f       	add	r24, r24
    3aa0:	99 1f       	adc	r25, r25
    3aa2:	80 6a       	ori	r24, 0xA0	; 160
			twi1_packet.addr_length = 1;
    3aa4:	89 83       	std	Y+1, r24	; 0x01
    3aa6:	ac 82       	std	Y+4, r10	; 0x04
			twi1_packet.length = 2;
    3aa8:	bd 82       	std	Y+5, r11	; 0x05
    3aaa:	c8 86       	std	Y+8, r12	; 0x08
    3aac:	d9 86       	std	Y+9, r13	; 0x09
    3aae:	41 e0       	ldi	r20, 0x01	; 1
    3ab0:	be 01       	movw	r22, r28
    3ab2:	80 ea       	ldi	r24, 0xA0	; 160
    3ab4:	94 e0       	ldi	r25, 0x04	; 4
    3ab6:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc != STATUS_OK) {
    3aba:	81 11       	cpse	r24, r1
				//printf("TWI-onboard:  BAD reading PROM address %d. (sc=%d)\r\n", adr, sc);
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    3abc:	12 c0       	rjmp	.+36     	; 0x3ae2 <twi_start+0x774>
    3abe:	f8 01       	movw	r30, r16
    3ac0:	80 81       	ld	r24, Z
    3ac2:	90 e0       	ldi	r25, 0x00	; 0
    3ac4:	98 2f       	mov	r25, r24
    3ac6:	88 27       	eor	r24, r24
    3ac8:	21 81       	ldd	r18, Z+1	; 0x01
    3aca:	82 2b       	or	r24, r18
    3acc:	f7 01       	movw	r30, r14
    3ace:	81 93       	st	Z+, r24
    3ad0:	91 93       	st	Z+, r25
			break;
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		printf("TWI-onboard: Baro MS560702BA03-50 -     serial#: %d\r\n", g_twi1_baro_version);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    3ad2:	7f 01       	movw	r14, r30
    3ad4:	ff ef       	ldi	r31, 0xFF	; 255
    3ad6:	8f 1a       	sub	r8, r31
    3ad8:	9f 0a       	sbc	r9, r31
    3ada:	88 e0       	ldi	r24, 0x08	; 8
    3adc:	88 16       	cp	r8, r24
    3ade:	91 04       	cpc	r9, r1
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
		}

		g_twi1_baro_valid = true;
    3ae0:	e1 f6       	brne	.-72     	; 0x3a9a <twi_start+0x72c>
    3ae2:	81 e0       	ldi	r24, 0x01	; 1
    3ae4:	80 93 82 29 	sts	0x2982, r24	; 0x802982 <g_twi1_baro_valid>
		printf("TWI-onboard:  INIT success.\r\n");
    3ae8:	87 ec       	ldi	r24, 0xC7	; 199
    3aea:	91 e2       	ldi	r25, 0x21	; 33
    3aec:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
		return;
	} while(false);

	printf("TWI-onboard:  ... device not on board. (sc=%d)\r\n", sc);
    3af0:	10 c0       	rjmp	.+32     	; 0x3b12 <twi_start+0x7a4>
    3af2:	8c 2f       	mov	r24, r28
    3af4:	0c 2e       	mov	r0, r28
    3af6:	00 0c       	add	r0, r0
    3af8:	99 0b       	sbc	r25, r25
    3afa:	9f 93       	push	r25
    3afc:	cf 93       	push	r28
    3afe:	84 ee       	ldi	r24, 0xE4	; 228
    3b00:	91 e2       	ldi	r25, 0x21	; 33
    3b02:	9f 93       	push	r25
    3b04:	8f 93       	push	r24
    3b06:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
    3b0a:	0f 90       	pop	r0
    3b0c:	0f 90       	pop	r0
    3b0e:	0f 90       	pop	r0
	init_twi1_gyro();

	/* Device Baro MS560702BA03-50 - I2C address: 0x76 */
	init_twi1_baro();

	printf("-----------\r\n\r\n");
    3b10:	0f 90       	pop	r0
    3b12:	8d e6       	ldi	r24, 0x6D	; 109
    3b14:	93 e2       	ldi	r25, 0x23	; 35
	#endif

	/* Start each TWI channel devices */
	start_twi1_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
    3b16:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
    3b1a:	61 ed       	ldi	r22, 0xD1	; 209
    3b1c:	72 e1       	ldi	r23, 0x12	; 18
    3b1e:	83 e1       	ldi	r24, 0x13	; 19
    3b20:	90 e0       	ldi	r25, 0x00	; 0

/* TWI2 - LCD Port */
static void start_twi2_lcd(void)
{
	/* Read the version number */
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_VER;
    3b22:	6c d9       	rcall	.-3368   	; 0x2dfc <__portable_avr_delay_cycles>
    3b24:	ec e0       	ldi	r30, 0x0C	; 12
    3b26:	f0 e2       	ldi	r31, 0x20	; 32
    3b28:	81 e0       	ldi	r24, 0x01	; 1
	twi2_packet.addr_length = 1;
    3b2a:	81 83       	std	Z+1, r24	; 0x01
    3b2c:	81 e0       	ldi	r24, 0x01	; 1
    3b2e:	90 e0       	ldi	r25, 0x00	; 0
    3b30:	84 83       	std	Z+4, r24	; 0x04
	twi2_packet.length = 1;
    3b32:	95 83       	std	Z+5, r25	; 0x05
    3b34:	80 87       	std	Z+8, r24	; 0x08
    3b36:	91 87       	std	Z+9, r25	; 0x09
    3b38:	41 e0       	ldi	r20, 0x01	; 1
    3b3a:	bf 01       	movw	r22, r30
    3b3c:	80 e8       	ldi	r24, 0x80	; 128
    3b3e:	94 e0       	ldi	r25, 0x04	; 4
    3b40:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	twi_master_read(&TWI2_MASTER, &twi2_packet);
	g_twi2_lcd_version = twi2_m_data[0];
    3b44:	80 91 cf 28 	lds	r24, 0x28CF	; 0x8028cf <twi2_m_data>
    3b48:	80 93 55 29 	sts	0x2955, r24	; 0x802955 <g_twi2_lcd_version>

	if (g_twi2_lcd_version >= 0x11) {
    3b4c:	81 31       	cpi	r24, 0x11	; 17
		/* Select "Smart-LCD draw box" mode
		 * that includes a clear screen     */
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_MODE;
    3b4e:	78 f1       	brcs	.+94     	; 0x3bae <twi_start+0x840>
    3b50:	cc e0       	ldi	r28, 0x0C	; 12
    3b52:	d0 e2       	ldi	r29, 0x20	; 32
    3b54:	82 e0       	ldi	r24, 0x02	; 2
		twi2_m_data[0] = 0x10;
    3b56:	89 83       	std	Y+1, r24	; 0x01
    3b58:	0f 2e       	mov	r0, r31
    3b5a:	ff ec       	ldi	r31, 0xCF	; 207
    3b5c:	ef 2e       	mov	r14, r31
    3b5e:	f8 e2       	ldi	r31, 0x28	; 40
    3b60:	ff 2e       	mov	r15, r31
    3b62:	f0 2d       	mov	r31, r0
    3b64:	80 e1       	ldi	r24, 0x10	; 16
    3b66:	f7 01       	movw	r30, r14
		twi2_packet.length = 1;
    3b68:	80 83       	st	Z, r24
    3b6a:	01 e0       	ldi	r16, 0x01	; 1
    3b6c:	10 e0       	ldi	r17, 0x00	; 0
    3b6e:	08 87       	std	Y+8, r16	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3b70:	19 87       	std	Y+9, r17	; 0x09
    3b72:	40 e0       	ldi	r20, 0x00	; 0
    3b74:	be 01       	movw	r22, r28
    3b76:	80 e8       	ldi	r24, 0x80	; 128
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3b78:	94 e0       	ldi	r25, 0x04	; 4
    3b7a:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    3b7e:	65 e0       	ldi	r22, 0x05	; 5
    3b80:	70 e0       	ldi	r23, 0x00	; 0
    3b82:	80 e0       	ldi	r24, 0x00	; 0

		twi2_waitUntilReady();
    3b84:	90 e0       	ldi	r25, 0x00	; 0
    3b86:	3a d9       	rcall	.-3468   	; 0x2dfc <__portable_avr_delay_cycles>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_PIXEL_TYPE;
    3b88:	44 d9       	rcall	.-3448   	; 0x2e12 <twi2_waitUntilReady>
    3b8a:	84 e1       	ldi	r24, 0x14	; 20
		twi2_m_data[0] = GFX_PIXEL_SET;
    3b8c:	89 83       	std	Y+1, r24	; 0x01
    3b8e:	81 e0       	ldi	r24, 0x01	; 1
    3b90:	f7 01       	movw	r30, r14
		twi2_packet.length = 1;
    3b92:	80 83       	st	Z, r24
    3b94:	08 87       	std	Y+8, r16	; 0x08
    3b96:	19 87       	std	Y+9, r17	; 0x09
    3b98:	40 e0       	ldi	r20, 0x00	; 0
    3b9a:	be 01       	movw	r22, r28
    3b9c:	80 e8       	ldi	r24, 0x80	; 128
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3b9e:	94 e0       	ldi	r25, 0x04	; 4
    3ba0:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
    3ba4:	65 e0       	ldi	r22, 0x05	; 5
    3ba6:	70 e0       	ldi	r23, 0x00	; 0
    3ba8:	80 e0       	ldi	r24, 0x00	; 0
	/* Start each TWI channel devices */
	start_twi1_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
	start_twi2_lcd();
}
    3baa:	90 e0       	ldi	r25, 0x00	; 0
    3bac:	27 d9       	rcall	.-3506   	; 0x2dfc <__portable_avr_delay_cycles>
    3bae:	df 91       	pop	r29
    3bb0:	cf 91       	pop	r28
    3bb2:	1f 91       	pop	r17
    3bb4:	0f 91       	pop	r16
    3bb6:	ff 90       	pop	r15
    3bb8:	ef 90       	pop	r14
    3bba:	df 90       	pop	r13
    3bbc:	cf 90       	pop	r12
    3bbe:	bf 90       	pop	r11
    3bc0:	af 90       	pop	r10
    3bc2:	9f 90       	pop	r9
    3bc4:	8f 90       	pop	r8
    3bc6:	7f 90       	pop	r7
    3bc8:	08 95       	ret

00003bca <isr_10ms_twi1_onboard>:
	}
}

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    3bca:	08 95       	ret

00003bcc <isr_500ms_twi1_onboard>:
}

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    3bcc:	cf 92       	push	r12
    3bce:	df 92       	push	r13
    3bd0:	ef 92       	push	r14
    3bd2:	ff 92       	push	r15
    3bd4:	6b 01       	movw	r12, r22
    3bd6:	7c 01       	movw	r14, r24
	if (g_twi1_hygro_valid) {
    3bd8:	80 91 5f 29 	lds	r24, 0x295F	; 0x80295f <g_twi1_hygro_valid>
    3bdc:	88 23       	and	r24, r24
    3bde:	69 f1       	breq	.+90     	; 0x3c3a <isr_500ms_twi1_onboard+0x6e>
	if (!sync) {
		return;
	}

	/* Read cyclic measurement data */
	twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    3be0:	e0 e2       	ldi	r30, 0x20	; 32
    3be2:	f0 e2       	ldi	r31, 0x20	; 32
    3be4:	84 e4       	ldi	r24, 0x44	; 68
    3be6:	80 83       	st	Z, r24
	twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_HI;
    3be8:	80 ee       	ldi	r24, 0xE0	; 224
    3bea:	81 83       	std	Z+1, r24	; 0x01
	twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_LO;
    3bec:	12 82       	std	Z+2, r1	; 0x02
	twi1_packet.addr_length = 2;
    3bee:	82 e0       	ldi	r24, 0x02	; 2
    3bf0:	90 e0       	ldi	r25, 0x00	; 0
    3bf2:	84 83       	std	Z+4, r24	; 0x04
    3bf4:	95 83       	std	Z+5, r25	; 0x05
	twi1_packet.length = 5;
    3bf6:	85 e0       	ldi	r24, 0x05	; 5
    3bf8:	90 e0       	ldi	r25, 0x00	; 0
    3bfa:	80 87       	std	Z+8, r24	; 0x08
    3bfc:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3bfe:	41 e0       	ldi	r20, 0x01	; 1
    3c00:	bf 01       	movw	r22, r30
    3c02:	80 ea       	ldi	r24, 0xA0	; 160
    3c04:	94 e0       	ldi	r25, 0x04	; 4
    3c06:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
	if (sc == STATUS_OK) {
    3c0a:	81 11       	cpse	r24, r1
    3c0c:	16 c0       	rjmp	.+44     	; 0x3c3a <isr_500ms_twi1_onboard+0x6e>
		g_twi1_hygro_S_T	= ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    3c0e:	e7 ed       	ldi	r30, 0xD7	; 215
    3c10:	f8 e2       	ldi	r31, 0x28	; 40
    3c12:	80 81       	ld	r24, Z
    3c14:	90 e0       	ldi	r25, 0x00	; 0
    3c16:	98 2f       	mov	r25, r24
    3c18:	88 27       	eor	r24, r24
    3c1a:	21 81       	ldd	r18, Z+1	; 0x01
    3c1c:	82 2b       	or	r24, r18
    3c1e:	80 93 5c 29 	sts	0x295C, r24	; 0x80295c <g_twi1_hygro_S_T>
    3c22:	90 93 5d 29 	sts	0x295D, r25	; 0x80295d <g_twi1_hygro_S_T+0x1>
		g_twi1_hygro_S_RH	= ((uint16_t)twi1_m_data[3] << 8) | twi1_m_data[4];
    3c26:	83 81       	ldd	r24, Z+3	; 0x03
    3c28:	90 e0       	ldi	r25, 0x00	; 0
    3c2a:	98 2f       	mov	r25, r24
    3c2c:	88 27       	eor	r24, r24
    3c2e:	24 81       	ldd	r18, Z+4	; 0x04
    3c30:	82 2b       	or	r24, r18
    3c32:	80 93 5a 29 	sts	0x295A, r24	; 0x80295a <g_twi1_hygro_S_RH>
    3c36:	90 93 5b 29 	sts	0x295B, r25	; 0x80295b <g_twi1_hygro_S_RH+0x1>
{	/* Service time slot */
	if (g_twi1_hygro_valid) {
		isr_twi1_hygro(now, true);
	}

	if (g_twi1_gyro_valid) {
    3c3a:	80 91 be 29 	lds	r24, 0x29BE	; 0x8029be <g_twi1_gyro_valid>
    3c3e:	88 23       	and	r24, r24
    3c40:	09 f4       	brne	.+2      	; 0x3c44 <isr_500ms_twi1_onboard+0x78>
    3c42:	fa c0       	rjmp	.+500    	; 0x3e38 <isr_500ms_twi1_onboard+0x26c>
	if (!sync) {
		return;
	}

	do {
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    3c44:	e0 e2       	ldi	r30, 0x20	; 32
    3c46:	f0 e2       	ldi	r31, 0x20	; 32
    3c48:	88 e6       	ldi	r24, 0x68	; 104
    3c4a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_XOUT_H;		// Big endian
    3c4c:	8b e3       	ldi	r24, 0x3B	; 59
    3c4e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    3c50:	81 e0       	ldi	r24, 0x01	; 1
    3c52:	90 e0       	ldi	r25, 0x00	; 0
    3c54:	84 83       	std	Z+4, r24	; 0x04
    3c56:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 8;
    3c58:	88 e0       	ldi	r24, 0x08	; 8
    3c5a:	90 e0       	ldi	r25, 0x00	; 0
    3c5c:	80 87       	std	Z+8, r24	; 0x08
    3c5e:	91 87       	std	Z+9, r25	; 0x09
    3c60:	41 e0       	ldi	r20, 0x01	; 1
    3c62:	bf 01       	movw	r22, r30
    3c64:	80 ea       	ldi	r24, 0xA0	; 160
    3c66:	94 e0       	ldi	r25, 0x04	; 4
    3c68:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3c6c:	81 11       	cpse	r24, r1
    3c6e:	e4 c0       	rjmp	.+456    	; 0x3e38 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_accel_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    3c70:	e7 ed       	ldi	r30, 0xD7	; 215
    3c72:	f8 e2       	ldi	r31, 0x28	; 40
    3c74:	80 81       	ld	r24, Z
    3c76:	90 e0       	ldi	r25, 0x00	; 0
    3c78:	98 2f       	mov	r25, r24
    3c7a:	88 27       	eor	r24, r24
    3c7c:	21 81       	ldd	r18, Z+1	; 0x01
    3c7e:	82 2b       	or	r24, r18
    3c80:	80 93 b5 29 	sts	0x29B5, r24	; 0x8029b5 <g_twi1_gyro_1_accel_x>
    3c84:	90 93 b6 29 	sts	0x29B6, r25	; 0x8029b6 <g_twi1_gyro_1_accel_x+0x1>
		g_twi1_gyro_1_accel_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    3c88:	82 81       	ldd	r24, Z+2	; 0x02
    3c8a:	90 e0       	ldi	r25, 0x00	; 0
    3c8c:	98 2f       	mov	r25, r24
    3c8e:	88 27       	eor	r24, r24
    3c90:	23 81       	ldd	r18, Z+3	; 0x03
    3c92:	82 2b       	or	r24, r18
    3c94:	80 93 b3 29 	sts	0x29B3, r24	; 0x8029b3 <g_twi1_gyro_1_accel_y>
    3c98:	90 93 b4 29 	sts	0x29B4, r25	; 0x8029b4 <g_twi1_gyro_1_accel_y+0x1>
		g_twi1_gyro_1_accel_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    3c9c:	84 81       	ldd	r24, Z+4	; 0x04
    3c9e:	90 e0       	ldi	r25, 0x00	; 0
    3ca0:	98 2f       	mov	r25, r24
    3ca2:	88 27       	eor	r24, r24
    3ca4:	25 81       	ldd	r18, Z+5	; 0x05
    3ca6:	82 2b       	or	r24, r18
    3ca8:	80 93 b1 29 	sts	0x29B1, r24	; 0x8029b1 <g_twi1_gyro_1_accel_z>
    3cac:	90 93 b2 29 	sts	0x29B2, r25	; 0x8029b2 <g_twi1_gyro_1_accel_z+0x1>
		g_twi1_gyro_1_temp    = ((uint16_t)twi1_m_data[6] << 8) | twi1_m_data[7];
    3cb0:	86 81       	ldd	r24, Z+6	; 0x06
    3cb2:	90 e0       	ldi	r25, 0x00	; 0
    3cb4:	98 2f       	mov	r25, r24
    3cb6:	88 27       	eor	r24, r24
    3cb8:	27 81       	ldd	r18, Z+7	; 0x07
    3cba:	82 2b       	or	r24, r18
    3cbc:	80 93 bb 29 	sts	0x29BB, r24	; 0x8029bb <g_twi1_gyro_1_temp>
    3cc0:	90 93 bc 29 	sts	0x29BC, r25	; 0x8029bc <g_twi1_gyro_1_temp+0x1>

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    3cc4:	e0 e2       	ldi	r30, 0x20	; 32
    3cc6:	f0 e2       	ldi	r31, 0x20	; 32
    3cc8:	88 e6       	ldi	r24, 0x68	; 104
    3cca:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XOUT_H;
    3ccc:	83 e4       	ldi	r24, 0x43	; 67
    3cce:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    3cd0:	81 e0       	ldi	r24, 0x01	; 1
    3cd2:	90 e0       	ldi	r25, 0x00	; 0
    3cd4:	84 83       	std	Z+4, r24	; 0x04
    3cd6:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    3cd8:	86 e0       	ldi	r24, 0x06	; 6
    3cda:	90 e0       	ldi	r25, 0x00	; 0
    3cdc:	80 87       	std	Z+8, r24	; 0x08
    3cde:	91 87       	std	Z+9, r25	; 0x09
    3ce0:	41 e0       	ldi	r20, 0x01	; 1
    3ce2:	bf 01       	movw	r22, r30
    3ce4:	80 ea       	ldi	r24, 0xA0	; 160
    3ce6:	94 e0       	ldi	r25, 0x04	; 4
    3ce8:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3cec:	81 11       	cpse	r24, r1
    3cee:	a4 c0       	rjmp	.+328    	; 0x3e38 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_gyro_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    3cf0:	e7 ed       	ldi	r30, 0xD7	; 215
    3cf2:	f8 e2       	ldi	r31, 0x28	; 40
    3cf4:	80 81       	ld	r24, Z
    3cf6:	90 e0       	ldi	r25, 0x00	; 0
    3cf8:	98 2f       	mov	r25, r24
    3cfa:	88 27       	eor	r24, r24
    3cfc:	21 81       	ldd	r18, Z+1	; 0x01
    3cfe:	82 2b       	or	r24, r18
    3d00:	80 93 a9 29 	sts	0x29A9, r24	; 0x8029a9 <g_twi1_gyro_1_gyro_x>
    3d04:	90 93 aa 29 	sts	0x29AA, r25	; 0x8029aa <g_twi1_gyro_1_gyro_x+0x1>
		g_twi1_gyro_1_gyro_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    3d08:	82 81       	ldd	r24, Z+2	; 0x02
    3d0a:	90 e0       	ldi	r25, 0x00	; 0
    3d0c:	98 2f       	mov	r25, r24
    3d0e:	88 27       	eor	r24, r24
    3d10:	23 81       	ldd	r18, Z+3	; 0x03
    3d12:	82 2b       	or	r24, r18
    3d14:	80 93 a7 29 	sts	0x29A7, r24	; 0x8029a7 <g_twi1_gyro_1_gyro_y>
    3d18:	90 93 a8 29 	sts	0x29A8, r25	; 0x8029a8 <g_twi1_gyro_1_gyro_y+0x1>
		g_twi1_gyro_1_gyro_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    3d1c:	84 81       	ldd	r24, Z+4	; 0x04
    3d1e:	90 e0       	ldi	r25, 0x00	; 0
    3d20:	98 2f       	mov	r25, r24
    3d22:	88 27       	eor	r24, r24
    3d24:	25 81       	ldd	r18, Z+5	; 0x05
    3d26:	82 2b       	or	r24, r18
    3d28:	80 93 a5 29 	sts	0x29A5, r24	; 0x8029a5 <g_twi1_gyro_1_gyro_z>
    3d2c:	90 93 a6 29 	sts	0x29A6, r25	; 0x8029a6 <g_twi1_gyro_1_gyro_z+0x1>

		/* Magnetometer: check if new data is available */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    3d30:	e0 e2       	ldi	r30, 0x20	; 32
    3d32:	f0 e2       	ldi	r31, 0x20	; 32
    3d34:	8c e0       	ldi	r24, 0x0C	; 12
    3d36:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST1;
    3d38:	82 e0       	ldi	r24, 0x02	; 2
    3d3a:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    3d3c:	81 e0       	ldi	r24, 0x01	; 1
    3d3e:	90 e0       	ldi	r25, 0x00	; 0
    3d40:	84 83       	std	Z+4, r24	; 0x04
    3d42:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    3d44:	80 87       	std	Z+8, r24	; 0x08
    3d46:	91 87       	std	Z+9, r25	; 0x09
    3d48:	41 e0       	ldi	r20, 0x01	; 1
    3d4a:	bf 01       	movw	r22, r30
    3d4c:	80 ea       	ldi	r24, 0xA0	; 160
    3d4e:	94 e0       	ldi	r25, 0x04	; 4
    3d50:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3d54:	81 11       	cpse	r24, r1
    3d56:	70 c0       	rjmp	.+224    	; 0x3e38 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (!(twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST1__DRDY)) {
    3d58:	80 91 d7 28 	lds	r24, 0x28D7	; 0x8028d7 <twi1_m_data>
    3d5c:	80 ff       	sbrs	r24, 0
    3d5e:	6c c0       	rjmp	.+216    	; 0x3e38 <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 not ready yet */
			break;
		}

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    3d60:	e0 e2       	ldi	r30, 0x20	; 32
    3d62:	f0 e2       	ldi	r31, 0x20	; 32
    3d64:	8c e0       	ldi	r24, 0x0C	; 12
    3d66:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_HX_L;			// Little endian
    3d68:	83 e0       	ldi	r24, 0x03	; 3
    3d6a:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    3d6c:	81 e0       	ldi	r24, 0x01	; 1
    3d6e:	90 e0       	ldi	r25, 0x00	; 0
    3d70:	84 83       	std	Z+4, r24	; 0x04
    3d72:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    3d74:	86 e0       	ldi	r24, 0x06	; 6
    3d76:	90 e0       	ldi	r25, 0x00	; 0
    3d78:	80 87       	std	Z+8, r24	; 0x08
    3d7a:	91 87       	std	Z+9, r25	; 0x09
    3d7c:	41 e0       	ldi	r20, 0x01	; 1
    3d7e:	bf 01       	movw	r22, r30
    3d80:	80 ea       	ldi	r24, 0xA0	; 160
    3d82:	94 e0       	ldi	r25, 0x04	; 4
    3d84:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3d88:	81 11       	cpse	r24, r1
    3d8a:	56 c0       	rjmp	.+172    	; 0x3e38 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_2_mag_x = ((int16_t) ((((uint16_t)twi1_m_data[1]) << 8) | twi1_m_data[0])) + g_twi1_gyro_2_ofsx;
    3d8c:	e7 ed       	ldi	r30, 0xD7	; 215
    3d8e:	f8 e2       	ldi	r31, 0x28	; 40
    3d90:	81 81       	ldd	r24, Z+1	; 0x01
    3d92:	90 e0       	ldi	r25, 0x00	; 0
    3d94:	98 2f       	mov	r25, r24
    3d96:	88 27       	eor	r24, r24
    3d98:	20 81       	ld	r18, Z
    3d9a:	82 2b       	or	r24, r18
    3d9c:	20 91 3e 20 	lds	r18, 0x203E	; 0x80203e <g_twi1_gyro_2_ofsx>
    3da0:	30 91 3f 20 	lds	r19, 0x203F	; 0x80203f <g_twi1_gyro_2_ofsx+0x1>
    3da4:	82 0f       	add	r24, r18
    3da6:	93 1f       	adc	r25, r19
    3da8:	80 93 93 29 	sts	0x2993, r24	; 0x802993 <g_twi1_gyro_2_mag_x>
    3dac:	90 93 94 29 	sts	0x2994, r25	; 0x802994 <g_twi1_gyro_2_mag_x+0x1>
		g_twi1_gyro_2_mag_y = ((int16_t) ((((uint16_t)twi1_m_data[3]) << 8) | twi1_m_data[2])) + g_twi1_gyro_2_ofsy;
    3db0:	83 81       	ldd	r24, Z+3	; 0x03
    3db2:	90 e0       	ldi	r25, 0x00	; 0
    3db4:	98 2f       	mov	r25, r24
    3db6:	88 27       	eor	r24, r24
    3db8:	22 81       	ldd	r18, Z+2	; 0x02
    3dba:	82 2b       	or	r24, r18
    3dbc:	20 91 3c 20 	lds	r18, 0x203C	; 0x80203c <g_twi1_gyro_2_ofsy>
    3dc0:	30 91 3d 20 	lds	r19, 0x203D	; 0x80203d <g_twi1_gyro_2_ofsy+0x1>
    3dc4:	82 0f       	add	r24, r18
    3dc6:	93 1f       	adc	r25, r19
    3dc8:	80 93 91 29 	sts	0x2991, r24	; 0x802991 <g_twi1_gyro_2_mag_y>
    3dcc:	90 93 92 29 	sts	0x2992, r25	; 0x802992 <g_twi1_gyro_2_mag_y+0x1>
		g_twi1_gyro_2_mag_z = ((int16_t) ((((uint16_t)twi1_m_data[5]) << 8) | twi1_m_data[4])) + g_twi1_gyro_2_ofsz;
    3dd0:	85 81       	ldd	r24, Z+5	; 0x05
    3dd2:	90 e0       	ldi	r25, 0x00	; 0
    3dd4:	98 2f       	mov	r25, r24
    3dd6:	88 27       	eor	r24, r24
    3dd8:	24 81       	ldd	r18, Z+4	; 0x04
    3dda:	82 2b       	or	r24, r18
    3ddc:	20 91 3a 20 	lds	r18, 0x203A	; 0x80203a <g_twi1_gyro_2_ofsz>
    3de0:	30 91 3b 20 	lds	r19, 0x203B	; 0x80203b <g_twi1_gyro_2_ofsz+0x1>
    3de4:	82 0f       	add	r24, r18
    3de6:	93 1f       	adc	r25, r19
    3de8:	80 93 8f 29 	sts	0x298F, r24	; 0x80298f <g_twi1_gyro_2_mag_z>
    3dec:	90 93 90 29 	sts	0x2990, r25	; 0x802990 <g_twi1_gyro_2_mag_z+0x1>

		/* Magnetometer: check for data validity and release cycle */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    3df0:	e0 e2       	ldi	r30, 0x20	; 32
    3df2:	f0 e2       	ldi	r31, 0x20	; 32
    3df4:	8c e0       	ldi	r24, 0x0C	; 12
    3df6:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST2;
    3df8:	89 e0       	ldi	r24, 0x09	; 9
    3dfa:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    3dfc:	81 e0       	ldi	r24, 0x01	; 1
    3dfe:	90 e0       	ldi	r25, 0x00	; 0
    3e00:	84 83       	std	Z+4, r24	; 0x04
    3e02:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    3e04:	80 87       	std	Z+8, r24	; 0x08
    3e06:	91 87       	std	Z+9, r25	; 0x09
    3e08:	41 e0       	ldi	r20, 0x01	; 1
    3e0a:	bf 01       	movw	r22, r30
    3e0c:	80 ea       	ldi	r24, 0xA0	; 160
    3e0e:	94 e0       	ldi	r25, 0x04	; 4
    3e10:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    3e14:	81 11       	cpse	r24, r1
    3e16:	10 c0       	rjmp	.+32     	; 0x3e38 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST2__HOFL) {
    3e18:	80 91 d7 28 	lds	r24, 0x28D7	; 0x8028d7 <twi1_m_data>
    3e1c:	83 ff       	sbrs	r24, 3
    3e1e:	0c c0       	rjmp	.+24     	; 0x3e38 <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 overflowed */
			g_twi1_gyro_2_mag_z = g_twi1_gyro_2_mag_y = g_twi1_gyro_2_mag_x = 0;
    3e20:	10 92 93 29 	sts	0x2993, r1	; 0x802993 <g_twi1_gyro_2_mag_x>
    3e24:	10 92 94 29 	sts	0x2994, r1	; 0x802994 <g_twi1_gyro_2_mag_x+0x1>
    3e28:	10 92 91 29 	sts	0x2991, r1	; 0x802991 <g_twi1_gyro_2_mag_y>
    3e2c:	10 92 92 29 	sts	0x2992, r1	; 0x802992 <g_twi1_gyro_2_mag_y+0x1>
    3e30:	10 92 8f 29 	sts	0x298F, r1	; 0x80298f <g_twi1_gyro_2_mag_z>
    3e34:	10 92 90 29 	sts	0x2990, r1	; 0x802990 <g_twi1_gyro_2_mag_z+0x1>

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, true);
	}

	if (g_twi1_baro_valid) {
    3e38:	80 91 82 29 	lds	r24, 0x2982	; 0x802982 <g_twi1_baro_valid>
    3e3c:	88 23       	and	r24, r24
    3e3e:	21 f0       	breq	.+8      	; 0x3e48 <isr_500ms_twi1_onboard+0x27c>
		isr_twi1_baro(now, true);
    3e40:	41 e0       	ldi	r20, 0x01	; 1
    3e42:	c7 01       	movw	r24, r14
    3e44:	b6 01       	movw	r22, r12
    3e46:	2e d8       	rcall	.-4004   	; 0x2ea4 <isr_twi1_baro>
	}
}
    3e48:	ff 90       	pop	r15
    3e4a:	ef 90       	pop	r14
    3e4c:	df 90       	pop	r13
    3e4e:	cf 90       	pop	r12
    3e50:	08 95       	ret

00003e52 <isr_sparetime_twi1_onboard>:

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, false);
	}

	if (g_twi1_baro_valid) {
    3e52:	20 91 82 29 	lds	r18, 0x2982	; 0x802982 <g_twi1_baro_valid>
    3e56:	22 23       	and	r18, r18
    3e58:	11 f0       	breq	.+4      	; 0x3e5e <isr_sparetime_twi1_onboard+0xc>
		isr_twi1_baro(now, false);
    3e5a:	40 e0       	ldi	r20, 0x00	; 0
    3e5c:	23 c8       	rjmp	.-4026   	; 0x2ea4 <isr_twi1_baro>
    3e5e:	08 95       	ret

00003e60 <task_twi1_onboard>:
	}
}

/* TWI1 - onboard devices */
void task_twi1_onboard(uint32_t now)
{
    3e60:	2f 92       	push	r2
    3e62:	3f 92       	push	r3
    3e64:	4f 92       	push	r4
    3e66:	5f 92       	push	r5
    3e68:	6f 92       	push	r6
    3e6a:	7f 92       	push	r7
    3e6c:	8f 92       	push	r8
    3e6e:	9f 92       	push	r9
    3e70:	af 92       	push	r10
    3e72:	bf 92       	push	r11
    3e74:	cf 92       	push	r12
    3e76:	df 92       	push	r13
    3e78:	ef 92       	push	r14
    3e7a:	ff 92       	push	r15
    3e7c:	0f 93       	push	r16
    3e7e:	1f 93       	push	r17
    3e80:	cf 93       	push	r28
    3e82:	df 93       	push	r29
    3e84:	cd b7       	in	r28, 0x3d	; 61
    3e86:	de b7       	in	r29, 0x3e	; 62
    3e88:	e0 97       	sbiw	r28, 0x30	; 48
    3e8a:	cd bf       	out	0x3d, r28	; 61
    3e8c:	de bf       	out	0x3e, r29	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3e8e:	8f b7       	in	r24, 0x3f	; 63
    3e90:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
    3e92:	f8 94       	cli
	return flags;
    3e94:	9c 85       	ldd	r25, Y+12	; 0x0c
	irqflags_t flags = cpu_irq_save();
	bool l_twi1_hygro_valid	= g_twi1_hygro_valid;
    3e96:	80 91 5f 29 	lds	r24, 0x295F	; 0x80295f <g_twi1_hygro_valid>
	bool l_twi1_gyro_valid	= g_twi1_gyro_valid;
    3e9a:	10 91 be 29 	lds	r17, 0x29BE	; 0x8029be <g_twi1_gyro_valid>
	bool l_twi1_baro_valid	= g_twi1_baro_valid;
    3e9e:	20 90 82 29 	lds	r2, 0x2982	; 0x802982 <g_twi1_baro_valid>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3ea2:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (l_twi1_hygro_valid) {
    3ea4:	88 23       	and	r24, r24
    3ea6:	09 f4       	brne	.+2      	; 0x3eaa <task_twi1_onboard+0x4a>
    3ea8:	3c c0       	rjmp	.+120    	; 0x3f22 <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3eaa:	8f b7       	in	r24, 0x3f	; 63
    3eac:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
    3eae:	f8 94       	cli
	return flags;
    3eb0:	8b 85       	ldd	r24, Y+11	; 0x0b
{	// Calculations for the presentation layer
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;

	irqflags_t flags = cpu_irq_save();
	uint16_t l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
    3eb2:	20 91 5c 29 	lds	r18, 0x295C	; 0x80295c <g_twi1_hygro_S_T>
    3eb6:	30 91 5d 29 	lds	r19, 0x295D	; 0x80295d <g_twi1_hygro_S_T+0x1>
	uint16_t l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
    3eba:	e0 90 5a 29 	lds	r14, 0x295A	; 0x80295a <g_twi1_hygro_S_RH>
    3ebe:	f0 90 5b 29 	lds	r15, 0x295B	; 0x80295b <g_twi1_hygro_S_RH+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3ec2:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Temp value when a different measurement has arrived */
	if (l_twi1_hygro_S_T != s_twi1_hygro_S_T) {
    3ec4:	21 15       	cp	r18, r1
    3ec6:	31 05       	cpc	r19, r1
    3ec8:	a9 f0       	breq	.+42     	; 0x3ef4 <task_twi1_onboard+0x94>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3eca:	8f b7       	in	r24, 0x3f	; 63
    3ecc:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    3ece:	f8 94       	cli
	return flags;
    3ed0:	0a 85       	ldd	r16, Y+10	; 0x0a
		int16_t temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);

		flags = cpu_irq_save();
		g_twi1_hygro_T_100 = temp_100;
    3ed2:	ac e5       	ldi	r26, 0x5C	; 92
    3ed4:	b4 e4       	ldi	r27, 0x44	; 68
    3ed6:	0e 94 6e 57 	call	0xaedc	; 0xaedc <__umulhisi3>
    3eda:	2f ef       	ldi	r18, 0xFF	; 255
    3edc:	3f ef       	ldi	r19, 0xFF	; 255
    3ede:	40 e0       	ldi	r20, 0x00	; 0
    3ee0:	50 e0       	ldi	r21, 0x00	; 0
    3ee2:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    3ee6:	24 59       	subi	r18, 0x94	; 148
    3ee8:	31 41       	sbci	r19, 0x11	; 17
    3eea:	20 93 58 29 	sts	0x2958, r18	; 0x802958 <g_twi1_hygro_T_100>
    3eee:	30 93 59 29 	sts	0x2959, r19	; 0x802959 <g_twi1_hygro_T_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3ef2:	0f bf       	out	0x3f, r16	; 63
		cpu_irq_restore(flags);
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	if (l_twi1_hygro_S_RH != s_twi1_hygro_S_RH) {
    3ef4:	e1 14       	cp	r14, r1
    3ef6:	f1 04       	cpc	r15, r1
    3ef8:	a1 f0       	breq	.+40     	; 0x3f22 <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3efa:	8f b7       	in	r24, 0x3f	; 63
    3efc:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    3efe:	f8 94       	cli
	return flags;
    3f00:	09 85       	ldd	r16, Y+9	; 0x09
		int16_t rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);

		flags = cpu_irq_save();
		g_twi1_hygro_RH_100 = rh_100;
    3f02:	97 01       	movw	r18, r14
    3f04:	a0 e1       	ldi	r26, 0x10	; 16
    3f06:	b7 e2       	ldi	r27, 0x27	; 39
    3f08:	0e 94 6e 57 	call	0xaedc	; 0xaedc <__umulhisi3>
    3f0c:	2f ef       	ldi	r18, 0xFF	; 255
    3f0e:	3f ef       	ldi	r19, 0xFF	; 255
    3f10:	40 e0       	ldi	r20, 0x00	; 0
    3f12:	50 e0       	ldi	r21, 0x00	; 0
    3f14:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    3f18:	20 93 56 29 	sts	0x2956, r18	; 0x802956 <g_twi1_hygro_RH_100>
    3f1c:	30 93 57 29 	sts	0x2957, r19	; 0x802957 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3f20:	0f bf       	out	0x3f, r16	; 63

	if (l_twi1_hygro_valid) {
		task_twi1_hygro(now);
	}

	if (l_twi1_gyro_valid) {
    3f22:	11 23       	and	r17, r17
    3f24:	09 f4       	brne	.+2      	; 0x3f28 <task_twi1_onboard+0xc8>
    3f26:	ae c2       	rjmp	.+1372   	; 0x4484 <task_twi1_onboard+0x624>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3f28:	8f b7       	in	r24, 0x3f	; 63
    3f2a:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    3f2c:	f8 94       	cli
	return flags;
    3f2e:	98 85       	ldd	r25, Y+8	; 0x08

static void task_twi1_gyro(uint32_t now)
{	// Calculations for the presentation layer
	{
		irqflags_t flags = cpu_irq_save();
		int16_t	l_twi1_gyro_1_accel_x	= g_twi1_gyro_1_accel_x;
    3f30:	80 91 b5 29 	lds	r24, 0x29B5	; 0x8029b5 <g_twi1_gyro_1_accel_x>
    3f34:	f0 91 b6 29 	lds	r31, 0x29B6	; 0x8029b6 <g_twi1_gyro_1_accel_x+0x1>
		int16_t	l_twi1_gyro_1_accel_y	= g_twi1_gyro_1_accel_y;
    3f38:	60 90 b3 29 	lds	r6, 0x29B3	; 0x8029b3 <g_twi1_gyro_1_accel_y>
    3f3c:	70 90 b4 29 	lds	r7, 0x29B4	; 0x8029b4 <g_twi1_gyro_1_accel_y+0x1>
		int16_t	l_twi1_gyro_1_accel_z	= g_twi1_gyro_1_accel_z;
    3f40:	50 90 b1 29 	lds	r5, 0x29B1	; 0x8029b1 <g_twi1_gyro_1_accel_z>
    3f44:	80 90 b2 29 	lds	r8, 0x29B2	; 0x8029b2 <g_twi1_gyro_1_accel_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3f48:	9f bf       	out	0x3f, r25	; 63


inline
static int16_t calc_gyro1_accel_raw2mg(int16_t raw, int16_t factor)
{
	return (((1000 * TWI1_SLAVE_GYRO_DTA_1_ACCEL_CONFIG__02G) * (int64_t)raw * (int64_t)factor) / 10000LL) >> 15;
    3f4a:	a8 2f       	mov	r26, r24
    3f4c:	ef 2f       	mov	r30, r31
    3f4e:	ee 0f       	add	r30, r30
    3f50:	ee 0b       	sbc	r30, r30
    3f52:	28 2f       	mov	r18, r24
    3f54:	3f 2f       	mov	r19, r31
    3f56:	4e 2f       	mov	r20, r30
    3f58:	5e 2f       	mov	r21, r30
    3f5a:	6e 2f       	mov	r22, r30
    3f5c:	7e 2f       	mov	r23, r30
    3f5e:	8e 2f       	mov	r24, r30
    3f60:	9e 2f       	mov	r25, r30
    3f62:	02 e0       	ldi	r16, 0x02	; 2
    3f64:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    3f68:	a2 2e       	mov	r10, r18
    3f6a:	b3 2e       	mov	r11, r19
    3f6c:	c4 2e       	mov	r12, r20
    3f6e:	d5 2e       	mov	r13, r21
    3f70:	e6 2e       	mov	r14, r22
    3f72:	f7 2e       	mov	r15, r23
    3f74:	b8 2f       	mov	r27, r24
    3f76:	19 2f       	mov	r17, r25
    3f78:	05 e0       	ldi	r16, 0x05	; 5
    3f7a:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    3f7e:	0b 2f       	mov	r16, r27
    3f80:	0e 94 e8 58 	call	0xb1d0	; 0xb1d0 <__subdi3>
    3f84:	aa 2e       	mov	r10, r26
    3f86:	bf 2e       	mov	r11, r31
    3f88:	ce 2e       	mov	r12, r30
    3f8a:	de 2e       	mov	r13, r30
    3f8c:	ee 2e       	mov	r14, r30
    3f8e:	fe 2e       	mov	r15, r30
    3f90:	0e 2f       	mov	r16, r30
    3f92:	1e 2f       	mov	r17, r30
    3f94:	0e 94 df 58 	call	0xb1be	; 0xb1be <__adddi3>
    3f98:	04 e0       	ldi	r16, 0x04	; 4
    3f9a:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    3f9e:	b0 90 4b 20 	lds	r11, 0x204B	; 0x80204b <g_twi1_gyro_1_accel_factx+0x1>
    3fa2:	a0 90 4a 20 	lds	r10, 0x204A	; 0x80204a <g_twi1_gyro_1_accel_factx>
    3fa6:	1b 2d       	mov	r17, r11
    3fa8:	11 0f       	add	r17, r17
    3faa:	11 0b       	sbc	r17, r17
    3fac:	c1 2e       	mov	r12, r17
    3fae:	d1 2e       	mov	r13, r17
    3fb0:	e1 2e       	mov	r14, r17
    3fb2:	f1 2e       	mov	r15, r17
    3fb4:	01 2f       	mov	r16, r17
    3fb6:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    3fba:	68 94       	set
    3fbc:	aa 24       	eor	r10, r10
    3fbe:	a4 f8       	bld	r10, 4
    3fc0:	0f 2e       	mov	r0, r31
    3fc2:	f7 e2       	ldi	r31, 0x27	; 39
    3fc4:	bf 2e       	mov	r11, r31
    3fc6:	f0 2d       	mov	r31, r0
    3fc8:	c1 2c       	mov	r12, r1
    3fca:	d1 2c       	mov	r13, r1
    3fcc:	e1 2c       	mov	r14, r1
    3fce:	f1 2c       	mov	r15, r1
    3fd0:	00 e0       	ldi	r16, 0x00	; 0
    3fd2:	10 e0       	ldi	r17, 0x00	; 0
    3fd4:	0e 94 e0 57 	call	0xafc0	; 0xafc0 <__divdi3>
    3fd8:	0f e0       	ldi	r16, 0x0F	; 15
    3fda:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    3fde:	42 2e       	mov	r4, r18
    3fe0:	33 2e       	mov	r3, r19
    3fe2:	e7 2d       	mov	r30, r7
    3fe4:	ee 0f       	add	r30, r30
    3fe6:	ee 0b       	sbc	r30, r30
    3fe8:	26 2d       	mov	r18, r6
    3fea:	37 2d       	mov	r19, r7
    3fec:	4e 2f       	mov	r20, r30
    3fee:	5e 2f       	mov	r21, r30
    3ff0:	6e 2f       	mov	r22, r30
    3ff2:	7e 2f       	mov	r23, r30
    3ff4:	8e 2f       	mov	r24, r30
    3ff6:	9e 2f       	mov	r25, r30
    3ff8:	02 e0       	ldi	r16, 0x02	; 2
    3ffa:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    3ffe:	a2 2e       	mov	r10, r18
    4000:	b3 2e       	mov	r11, r19
    4002:	c4 2e       	mov	r12, r20
    4004:	d5 2e       	mov	r13, r21
    4006:	e6 2e       	mov	r14, r22
    4008:	f7 2e       	mov	r15, r23
    400a:	a8 2f       	mov	r26, r24
    400c:	19 2f       	mov	r17, r25
    400e:	05 e0       	ldi	r16, 0x05	; 5
    4010:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    4014:	0a 2f       	mov	r16, r26
    4016:	0e 94 e8 58 	call	0xb1d0	; 0xb1d0 <__subdi3>
    401a:	a6 2c       	mov	r10, r6
    401c:	b7 2c       	mov	r11, r7
    401e:	ce 2e       	mov	r12, r30
    4020:	de 2e       	mov	r13, r30
    4022:	ee 2e       	mov	r14, r30
    4024:	fe 2e       	mov	r15, r30
    4026:	0e 2f       	mov	r16, r30
    4028:	1e 2f       	mov	r17, r30
    402a:	0e 94 df 58 	call	0xb1be	; 0xb1be <__adddi3>
    402e:	04 e0       	ldi	r16, 0x04	; 4
    4030:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    4034:	b0 90 49 20 	lds	r11, 0x2049	; 0x802049 <g_twi1_gyro_1_accel_facty+0x1>
    4038:	a0 90 48 20 	lds	r10, 0x2048	; 0x802048 <g_twi1_gyro_1_accel_facty>
    403c:	1b 2d       	mov	r17, r11
    403e:	11 0f       	add	r17, r17
    4040:	11 0b       	sbc	r17, r17
    4042:	c1 2e       	mov	r12, r17
    4044:	d1 2e       	mov	r13, r17
    4046:	e1 2e       	mov	r14, r17
    4048:	f1 2e       	mov	r15, r17
    404a:	01 2f       	mov	r16, r17
    404c:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    4050:	68 94       	set
    4052:	aa 24       	eor	r10, r10
    4054:	a4 f8       	bld	r10, 4
    4056:	0f 2e       	mov	r0, r31
    4058:	f7 e2       	ldi	r31, 0x27	; 39
    405a:	bf 2e       	mov	r11, r31
    405c:	f0 2d       	mov	r31, r0
    405e:	c1 2c       	mov	r12, r1
    4060:	d1 2c       	mov	r13, r1
    4062:	e1 2c       	mov	r14, r1
    4064:	f1 2c       	mov	r15, r1
    4066:	00 e0       	ldi	r16, 0x00	; 0
    4068:	10 e0       	ldi	r17, 0x00	; 0
    406a:	0e 94 e0 57 	call	0xafc0	; 0xafc0 <__divdi3>
    406e:	0f e0       	ldi	r16, 0x0F	; 15
    4070:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    4074:	72 2e       	mov	r7, r18
    4076:	63 2e       	mov	r6, r19
    4078:	e8 2d       	mov	r30, r8
    407a:	ee 0f       	add	r30, r30
    407c:	ee 0b       	sbc	r30, r30
    407e:	25 2d       	mov	r18, r5
    4080:	38 2d       	mov	r19, r8
    4082:	4e 2f       	mov	r20, r30
    4084:	5e 2f       	mov	r21, r30
    4086:	6e 2f       	mov	r22, r30
    4088:	7e 2f       	mov	r23, r30
    408a:	8e 2f       	mov	r24, r30
    408c:	9e 2f       	mov	r25, r30
    408e:	02 e0       	ldi	r16, 0x02	; 2
    4090:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    4094:	a2 2e       	mov	r10, r18
    4096:	b3 2e       	mov	r11, r19
    4098:	c4 2e       	mov	r12, r20
    409a:	d5 2e       	mov	r13, r21
    409c:	e6 2e       	mov	r14, r22
    409e:	f7 2e       	mov	r15, r23
    40a0:	a8 2f       	mov	r26, r24
    40a2:	19 2f       	mov	r17, r25
    40a4:	05 e0       	ldi	r16, 0x05	; 5
    40a6:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    40aa:	0a 2f       	mov	r16, r26
    40ac:	0e 94 e8 58 	call	0xb1d0	; 0xb1d0 <__subdi3>
    40b0:	a5 2c       	mov	r10, r5
    40b2:	b8 2c       	mov	r11, r8
    40b4:	ce 2e       	mov	r12, r30
    40b6:	de 2e       	mov	r13, r30
    40b8:	ee 2e       	mov	r14, r30
    40ba:	fe 2e       	mov	r15, r30
    40bc:	0e 2f       	mov	r16, r30
    40be:	1e 2f       	mov	r17, r30
    40c0:	0e 94 df 58 	call	0xb1be	; 0xb1be <__adddi3>
    40c4:	04 e0       	ldi	r16, 0x04	; 4
    40c6:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    40ca:	b0 90 47 20 	lds	r11, 0x2047	; 0x802047 <g_twi1_gyro_1_accel_factz+0x1>
    40ce:	a0 90 46 20 	lds	r10, 0x2046	; 0x802046 <g_twi1_gyro_1_accel_factz>
    40d2:	1b 2d       	mov	r17, r11
    40d4:	11 0f       	add	r17, r17
    40d6:	11 0b       	sbc	r17, r17
    40d8:	c1 2e       	mov	r12, r17
    40da:	d1 2e       	mov	r13, r17
    40dc:	e1 2e       	mov	r14, r17
    40de:	f1 2e       	mov	r15, r17
    40e0:	01 2f       	mov	r16, r17
    40e2:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    40e6:	68 94       	set
    40e8:	aa 24       	eor	r10, r10
    40ea:	a4 f8       	bld	r10, 4
    40ec:	0f 2e       	mov	r0, r31
    40ee:	f7 e2       	ldi	r31, 0x27	; 39
    40f0:	bf 2e       	mov	r11, r31
    40f2:	f0 2d       	mov	r31, r0
    40f4:	c1 2c       	mov	r12, r1
    40f6:	d1 2c       	mov	r13, r1
    40f8:	e1 2c       	mov	r14, r1
    40fa:	f1 2c       	mov	r15, r1
    40fc:	00 e0       	ldi	r16, 0x00	; 0
    40fe:	10 e0       	ldi	r17, 0x00	; 0
    4100:	0e 94 e0 57 	call	0xafc0	; 0xafc0 <__divdi3>
    4104:	0f e0       	ldi	r16, 0x0F	; 15
    4106:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    410a:	92 2f       	mov	r25, r18

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    410c:	2f b7       	in	r18, 0x3f	; 63
    410e:	2f 83       	std	Y+7, r18	; 0x07
	cpu_irq_disable();
    4110:	f8 94       	cli
	return flags;
    4112:	2f 81       	ldd	r18, Y+7	; 0x07
		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, g_twi1_gyro_1_accel_factx);
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, g_twi1_gyro_1_accel_facty);
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, g_twi1_gyro_1_accel_factz);

		flags = cpu_irq_save();
		g_twi1_gyro_1_accel_x_mg	= l_twi1_gyro_1_accel_x_mg;
    4114:	40 92 af 29 	sts	0x29AF, r4	; 0x8029af <g_twi1_gyro_1_accel_x_mg>
    4118:	30 92 b0 29 	sts	0x29B0, r3	; 0x8029b0 <g_twi1_gyro_1_accel_x_mg+0x1>
		g_twi1_gyro_1_accel_y_mg	= l_twi1_gyro_1_accel_y_mg;
    411c:	70 92 ad 29 	sts	0x29AD, r7	; 0x8029ad <g_twi1_gyro_1_accel_y_mg>
    4120:	60 92 ae 29 	sts	0x29AE, r6	; 0x8029ae <g_twi1_gyro_1_accel_y_mg+0x1>
		g_twi1_gyro_1_accel_z_mg	= l_twi1_gyro_1_accel_z_mg;
    4124:	90 93 ab 29 	sts	0x29AB, r25	; 0x8029ab <g_twi1_gyro_1_accel_z_mg>
    4128:	30 93 ac 29 	sts	0x29AC, r19	; 0x8029ac <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    412c:	2f bf       	out	0x3f, r18	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    412e:	8f b7       	in	r24, 0x3f	; 63
    4130:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    4132:	f8 94       	cli
	return flags;
    4134:	9e 81       	ldd	r25, Y+6	; 0x06
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_1_gyro_x	= g_twi1_gyro_1_gyro_x;
    4136:	80 91 a9 29 	lds	r24, 0x29A9	; 0x8029a9 <g_twi1_gyro_1_gyro_x>
    413a:	30 91 aa 29 	lds	r19, 0x29AA	; 0x8029aa <g_twi1_gyro_1_gyro_x+0x1>
		int16_t l_twi1_gyro_1_gyro_y	= g_twi1_gyro_1_gyro_y;
    413e:	40 90 a7 29 	lds	r4, 0x29A7	; 0x8029a7 <g_twi1_gyro_1_gyro_y>
    4142:	50 90 a8 29 	lds	r5, 0x29A8	; 0x8029a8 <g_twi1_gyro_1_gyro_y+0x1>
		int16_t l_twi1_gyro_1_gyro_z	= g_twi1_gyro_1_gyro_z;
    4146:	60 90 a5 29 	lds	r6, 0x29A5	; 0x8029a5 <g_twi1_gyro_1_gyro_z>
    414a:	70 90 a6 29 	lds	r7, 0x29A6	; 0x8029a6 <g_twi1_gyro_1_gyro_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    414e:	9f bf       	out	0x3f, r25	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4150:	9f b7       	in	r25, 0x3f	; 63
    4152:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_disable();
    4154:	f8 94       	cli
	return flags;
    4156:	8d 80       	ldd	r8, Y+5	; 0x05
		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);

		flags = cpu_irq_save();
		g_twi1_gyro_1_gyro_x_mdps	= l_twi1_gyro_1_gyro_x_mdps;
    4158:	28 2f       	mov	r18, r24
    415a:	93 2f       	mov	r25, r19
    415c:	99 0f       	add	r25, r25
    415e:	99 0b       	sbc	r25, r25
    4160:	0f 2e       	mov	r0, r31
    4162:	f0 e9       	ldi	r31, 0x90	; 144
    4164:	af 2e       	mov	r10, r31
    4166:	f0 2d       	mov	r31, r0
    4168:	0f 2e       	mov	r0, r31
    416a:	f0 ed       	ldi	r31, 0xD0	; 208
    416c:	bf 2e       	mov	r11, r31
    416e:	f0 2d       	mov	r31, r0
    4170:	0f 2e       	mov	r0, r31
    4172:	f3 e0       	ldi	r31, 0x03	; 3
    4174:	cf 2e       	mov	r12, r31
    4176:	f0 2d       	mov	r31, r0
    4178:	00 e0       	ldi	r16, 0x00	; 0
    417a:	49 2f       	mov	r20, r25
    417c:	59 2f       	mov	r21, r25
    417e:	69 2f       	mov	r22, r25
    4180:	79 2f       	mov	r23, r25
    4182:	89 2f       	mov	r24, r25
    4184:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    4188:	0f e0       	ldi	r16, 0x0F	; 15
    418a:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    418e:	20 93 a1 29 	sts	0x29A1, r18	; 0x8029a1 <g_twi1_gyro_1_gyro_x_mdps>
    4192:	30 93 a2 29 	sts	0x29A2, r19	; 0x8029a2 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    4196:	40 93 a3 29 	sts	0x29A3, r20	; 0x8029a3 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    419a:	50 93 a4 29 	sts	0x29A4, r21	; 0x8029a4 <g_twi1_gyro_1_gyro_x_mdps+0x3>
		g_twi1_gyro_1_gyro_y_mdps	= l_twi1_gyro_1_gyro_y_mdps;
    419e:	24 2d       	mov	r18, r4
    41a0:	95 2d       	mov	r25, r5
    41a2:	99 0f       	add	r25, r25
    41a4:	99 0b       	sbc	r25, r25
    41a6:	00 e0       	ldi	r16, 0x00	; 0
    41a8:	35 2d       	mov	r19, r5
    41aa:	49 2f       	mov	r20, r25
    41ac:	59 2f       	mov	r21, r25
    41ae:	69 2f       	mov	r22, r25
    41b0:	79 2f       	mov	r23, r25
    41b2:	89 2f       	mov	r24, r25
    41b4:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    41b8:	0f e0       	ldi	r16, 0x0F	; 15
    41ba:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    41be:	20 93 9d 29 	sts	0x299D, r18	; 0x80299d <g_twi1_gyro_1_gyro_y_mdps>
    41c2:	30 93 9e 29 	sts	0x299E, r19	; 0x80299e <g_twi1_gyro_1_gyro_y_mdps+0x1>
    41c6:	40 93 9f 29 	sts	0x299F, r20	; 0x80299f <g_twi1_gyro_1_gyro_y_mdps+0x2>
    41ca:	50 93 a0 29 	sts	0x29A0, r21	; 0x8029a0 <g_twi1_gyro_1_gyro_y_mdps+0x3>
		g_twi1_gyro_1_gyro_z_mdps	= l_twi1_gyro_1_gyro_z_mdps;
    41ce:	26 2d       	mov	r18, r6
    41d0:	97 2d       	mov	r25, r7
    41d2:	99 0f       	add	r25, r25
    41d4:	99 0b       	sbc	r25, r25
    41d6:	00 e0       	ldi	r16, 0x00	; 0
    41d8:	37 2d       	mov	r19, r7
    41da:	49 2f       	mov	r20, r25
    41dc:	59 2f       	mov	r21, r25
    41de:	69 2f       	mov	r22, r25
    41e0:	79 2f       	mov	r23, r25
    41e2:	89 2f       	mov	r24, r25
    41e4:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    41e8:	0f e0       	ldi	r16, 0x0F	; 15
    41ea:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    41ee:	20 93 99 29 	sts	0x2999, r18	; 0x802999 <g_twi1_gyro_1_gyro_z_mdps>
    41f2:	30 93 9a 29 	sts	0x299A, r19	; 0x80299a <g_twi1_gyro_1_gyro_z_mdps+0x1>
    41f6:	40 93 9b 29 	sts	0x299B, r20	; 0x80299b <g_twi1_gyro_1_gyro_z_mdps+0x2>
    41fa:	50 93 9c 29 	sts	0x299C, r21	; 0x80299c <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    41fe:	8f be       	out	0x3f, r8	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4200:	8f b7       	in	r24, 0x3f	; 63
    4202:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    4204:	f8 94       	cli
	return flags;
    4206:	8c 81       	ldd	r24, Y+4	; 0x04
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_2_mag_x		= g_twi1_gyro_2_mag_x;
    4208:	20 91 93 29 	lds	r18, 0x2993	; 0x802993 <g_twi1_gyro_2_mag_x>
    420c:	30 91 94 29 	lds	r19, 0x2994	; 0x802994 <g_twi1_gyro_2_mag_x+0x1>
		int16_t l_twi1_gyro_2_mag_y		= g_twi1_gyro_2_mag_y;
    4210:	e0 90 91 29 	lds	r14, 0x2991	; 0x802991 <g_twi1_gyro_2_mag_y>
    4214:	f0 90 92 29 	lds	r15, 0x2992	; 0x802992 <g_twi1_gyro_2_mag_y+0x1>
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
    4218:	a0 90 8f 29 	lds	r10, 0x298F	; 0x80298f <g_twi1_gyro_2_mag_z>
    421c:	b0 90 90 29 	lds	r11, 0x2990	; 0x802990 <g_twi1_gyro_2_mag_z+0x1>
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
    4220:	00 91 bb 29 	lds	r16, 0x29BB	; 0x8029bb <g_twi1_gyro_1_temp>
    4224:	10 91 bc 29 	lds	r17, 0x29BC	; 0x8029bc <g_twi1_gyro_1_temp+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4228:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
    422a:	a0 91 38 20 	lds	r26, 0x2038	; 0x802038 <g_twi1_gyro_2_mag_factx>
    422e:	b0 91 39 20 	lds	r27, 0x2039	; 0x802039 <g_twi1_gyro_2_mag_factx+0x1>
    4232:	e0 91 97 29 	lds	r30, 0x2997	; 0x802997 <g_twi1_gyro_2_asax>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    4236:	33 23       	and	r19, r19
    4238:	2c f1       	brlt	.+74     	; 0x4284 <task_twi1_onboard+0x424>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    423a:	0e 94 68 57 	call	0xaed0	; 0xaed0 <__mulhisi3>
    423e:	9b 01       	movw	r18, r22
    4240:	ac 01       	movw	r20, r24
    4242:	8e 2f       	mov	r24, r30
    4244:	ee 0f       	add	r30, r30
    4246:	99 0b       	sbc	r25, r25
    4248:	aa 0b       	sbc	r26, r26
    424a:	bb 0b       	sbc	r27, r27
    424c:	bc 01       	movw	r22, r24
    424e:	cd 01       	movw	r24, r26
    4250:	60 58       	subi	r22, 0x80	; 128
    4252:	7f 4f       	sbci	r23, 0xFF	; 255
    4254:	8f 4f       	sbci	r24, 0xFF	; 255
    4256:	9f 4f       	sbci	r25, 0xFF	; 255
    4258:	0e 94 ec 56 	call	0xadd8	; 0xadd8 <__mulsi3>
    425c:	2a e0       	ldi	r18, 0x0A	; 10
    425e:	30 e0       	ldi	r19, 0x00	; 0
    4260:	40 e0       	ldi	r20, 0x00	; 0
    4262:	50 e0       	ldi	r21, 0x00	; 0
    4264:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    4268:	29 01       	movw	r4, r18
    426a:	3a 01       	movw	r6, r20
    426c:	60 e8       	ldi	r22, 0x80	; 128
    426e:	46 0e       	add	r4, r22
    4270:	51 1c       	adc	r5, r1
    4272:	61 1c       	adc	r6, r1
    4274:	71 1c       	adc	r7, r1
    4276:	45 2c       	mov	r4, r5
    4278:	56 2c       	mov	r5, r6
    427a:	67 2c       	mov	r6, r7
    427c:	77 24       	eor	r7, r7
    427e:	67 fc       	sbrc	r6, 7
    4280:	7a 94       	dec	r7
    4282:	24 c0       	rjmp	.+72     	; 0x42cc <task_twi1_onboard+0x46c>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    4284:	0e 94 68 57 	call	0xaed0	; 0xaed0 <__mulhisi3>
    4288:	9b 01       	movw	r18, r22
    428a:	ac 01       	movw	r20, r24
    428c:	8e 2f       	mov	r24, r30
    428e:	ee 0f       	add	r30, r30
    4290:	99 0b       	sbc	r25, r25
    4292:	aa 0b       	sbc	r26, r26
    4294:	bb 0b       	sbc	r27, r27
    4296:	bc 01       	movw	r22, r24
    4298:	cd 01       	movw	r24, r26
    429a:	60 58       	subi	r22, 0x80	; 128
    429c:	7f 4f       	sbci	r23, 0xFF	; 255
    429e:	8f 4f       	sbci	r24, 0xFF	; 255
    42a0:	9f 4f       	sbci	r25, 0xFF	; 255
    42a2:	0e 94 ec 56 	call	0xadd8	; 0xadd8 <__mulsi3>
    42a6:	2a e0       	ldi	r18, 0x0A	; 10
    42a8:	30 e0       	ldi	r19, 0x00	; 0
    42aa:	40 e0       	ldi	r20, 0x00	; 0
    42ac:	50 e0       	ldi	r21, 0x00	; 0
    42ae:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    42b2:	29 01       	movw	r4, r18
    42b4:	3a 01       	movw	r6, r20
    42b6:	70 e8       	ldi	r23, 0x80	; 128
    42b8:	47 1a       	sub	r4, r23
    42ba:	51 08       	sbc	r5, r1
    42bc:	61 08       	sbc	r6, r1
    42be:	71 08       	sbc	r7, r1
    42c0:	45 2c       	mov	r4, r5
    42c2:	56 2c       	mov	r5, r6
    42c4:	67 2c       	mov	r6, r7
    42c6:	77 24       	eor	r7, r7
    42c8:	67 fc       	sbrc	r6, 7
    42ca:	7a 94       	dec	r7
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
    42cc:	a0 91 36 20 	lds	r26, 0x2036	; 0x802036 <g_twi1_gyro_2_mag_facty>
    42d0:	b0 91 37 20 	lds	r27, 0x2037	; 0x802037 <g_twi1_gyro_2_mag_facty+0x1>
    42d4:	e0 91 96 29 	lds	r30, 0x2996	; 0x802996 <g_twi1_gyro_2_asay>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    42d8:	ff 20       	and	r15, r15
    42da:	34 f1       	brlt	.+76     	; 0x4328 <task_twi1_onboard+0x4c8>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    42dc:	97 01       	movw	r18, r14
    42de:	0e 94 68 57 	call	0xaed0	; 0xaed0 <__mulhisi3>
    42e2:	9b 01       	movw	r18, r22
    42e4:	ac 01       	movw	r20, r24
    42e6:	8e 2f       	mov	r24, r30
    42e8:	ee 0f       	add	r30, r30
    42ea:	99 0b       	sbc	r25, r25
    42ec:	aa 0b       	sbc	r26, r26
    42ee:	bb 0b       	sbc	r27, r27
    42f0:	bc 01       	movw	r22, r24
    42f2:	cd 01       	movw	r24, r26
    42f4:	60 58       	subi	r22, 0x80	; 128
    42f6:	7f 4f       	sbci	r23, 0xFF	; 255
    42f8:	8f 4f       	sbci	r24, 0xFF	; 255
    42fa:	9f 4f       	sbci	r25, 0xFF	; 255
    42fc:	0e 94 ec 56 	call	0xadd8	; 0xadd8 <__mulsi3>
    4300:	2a e0       	ldi	r18, 0x0A	; 10
    4302:	30 e0       	ldi	r19, 0x00	; 0
    4304:	40 e0       	ldi	r20, 0x00	; 0
    4306:	50 e0       	ldi	r21, 0x00	; 0
    4308:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    430c:	69 01       	movw	r12, r18
    430e:	7a 01       	movw	r14, r20
    4310:	80 e8       	ldi	r24, 0x80	; 128
    4312:	c8 0e       	add	r12, r24
    4314:	d1 1c       	adc	r13, r1
    4316:	e1 1c       	adc	r14, r1
    4318:	f1 1c       	adc	r15, r1
    431a:	cd 2c       	mov	r12, r13
    431c:	de 2c       	mov	r13, r14
    431e:	ef 2c       	mov	r14, r15
    4320:	ff 24       	eor	r15, r15
    4322:	e7 fc       	sbrc	r14, 7
    4324:	fa 94       	dec	r15
    4326:	25 c0       	rjmp	.+74     	; 0x4372 <task_twi1_onboard+0x512>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    4328:	97 01       	movw	r18, r14
    432a:	0e 94 68 57 	call	0xaed0	; 0xaed0 <__mulhisi3>
    432e:	9b 01       	movw	r18, r22
    4330:	ac 01       	movw	r20, r24
    4332:	8e 2f       	mov	r24, r30
    4334:	ee 0f       	add	r30, r30
    4336:	99 0b       	sbc	r25, r25
    4338:	aa 0b       	sbc	r26, r26
    433a:	bb 0b       	sbc	r27, r27
    433c:	bc 01       	movw	r22, r24
    433e:	cd 01       	movw	r24, r26
    4340:	60 58       	subi	r22, 0x80	; 128
    4342:	7f 4f       	sbci	r23, 0xFF	; 255
    4344:	8f 4f       	sbci	r24, 0xFF	; 255
    4346:	9f 4f       	sbci	r25, 0xFF	; 255
    4348:	0e 94 ec 56 	call	0xadd8	; 0xadd8 <__mulsi3>
    434c:	2a e0       	ldi	r18, 0x0A	; 10
    434e:	30 e0       	ldi	r19, 0x00	; 0
    4350:	40 e0       	ldi	r20, 0x00	; 0
    4352:	50 e0       	ldi	r21, 0x00	; 0
    4354:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    4358:	69 01       	movw	r12, r18
    435a:	7a 01       	movw	r14, r20
    435c:	90 e8       	ldi	r25, 0x80	; 128
    435e:	c9 1a       	sub	r12, r25
    4360:	d1 08       	sbc	r13, r1
    4362:	e1 08       	sbc	r14, r1
    4364:	f1 08       	sbc	r15, r1
    4366:	cd 2c       	mov	r12, r13
    4368:	de 2c       	mov	r13, r14
    436a:	ef 2c       	mov	r14, r15
    436c:	ff 24       	eor	r15, r15
    436e:	e7 fc       	sbrc	r14, 7
    4370:	fa 94       	dec	r15
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
    4372:	a0 91 34 20 	lds	r26, 0x2034	; 0x802034 <g_twi1_gyro_2_mag_factz>
    4376:	b0 91 35 20 	lds	r27, 0x2035	; 0x802035 <g_twi1_gyro_2_mag_factz+0x1>
    437a:	e0 91 95 29 	lds	r30, 0x2995	; 0x802995 <g_twi1_gyro_2_asaz>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    437e:	bb 20       	and	r11, r11
    4380:	2c f1       	brlt	.+74     	; 0x43cc <task_twi1_onboard+0x56c>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    4382:	95 01       	movw	r18, r10
    4384:	0e 94 68 57 	call	0xaed0	; 0xaed0 <__mulhisi3>
    4388:	9b 01       	movw	r18, r22
    438a:	ac 01       	movw	r20, r24
    438c:	8e 2f       	mov	r24, r30
    438e:	ee 0f       	add	r30, r30
    4390:	99 0b       	sbc	r25, r25
    4392:	aa 0b       	sbc	r26, r26
    4394:	bb 0b       	sbc	r27, r27
    4396:	bc 01       	movw	r22, r24
    4398:	cd 01       	movw	r24, r26
    439a:	60 58       	subi	r22, 0x80	; 128
    439c:	7f 4f       	sbci	r23, 0xFF	; 255
    439e:	8f 4f       	sbci	r24, 0xFF	; 255
    43a0:	9f 4f       	sbci	r25, 0xFF	; 255
    43a2:	0e 94 ec 56 	call	0xadd8	; 0xadd8 <__mulsi3>
    43a6:	2a e0       	ldi	r18, 0x0A	; 10
    43a8:	30 e0       	ldi	r19, 0x00	; 0
    43aa:	40 e0       	ldi	r20, 0x00	; 0
    43ac:	50 e0       	ldi	r21, 0x00	; 0
    43ae:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    43b2:	da 01       	movw	r26, r20
    43b4:	c9 01       	movw	r24, r18
    43b6:	80 58       	subi	r24, 0x80	; 128
    43b8:	9f 4f       	sbci	r25, 0xFF	; 255
    43ba:	af 4f       	sbci	r26, 0xFF	; 255
    43bc:	bf 4f       	sbci	r27, 0xFF	; 255
    43be:	89 2e       	mov	r8, r25
    43c0:	9a 2e       	mov	r9, r26
    43c2:	ab 2e       	mov	r10, r27
    43c4:	bb 24       	eor	r11, r11
    43c6:	a7 fc       	sbrc	r10, 7
    43c8:	ba 94       	dec	r11
    43ca:	24 c0       	rjmp	.+72     	; 0x4414 <task_twi1_onboard+0x5b4>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    43cc:	95 01       	movw	r18, r10
    43ce:	0e 94 68 57 	call	0xaed0	; 0xaed0 <__mulhisi3>
    43d2:	9b 01       	movw	r18, r22
    43d4:	ac 01       	movw	r20, r24
    43d6:	8e 2f       	mov	r24, r30
    43d8:	ee 0f       	add	r30, r30
    43da:	99 0b       	sbc	r25, r25
    43dc:	aa 0b       	sbc	r26, r26
    43de:	bb 0b       	sbc	r27, r27
    43e0:	bc 01       	movw	r22, r24
    43e2:	cd 01       	movw	r24, r26
    43e4:	60 58       	subi	r22, 0x80	; 128
    43e6:	7f 4f       	sbci	r23, 0xFF	; 255
    43e8:	8f 4f       	sbci	r24, 0xFF	; 255
    43ea:	9f 4f       	sbci	r25, 0xFF	; 255
    43ec:	0e 94 ec 56 	call	0xadd8	; 0xadd8 <__mulsi3>
    43f0:	2a e0       	ldi	r18, 0x0A	; 10
    43f2:	30 e0       	ldi	r19, 0x00	; 0
    43f4:	40 e0       	ldi	r20, 0x00	; 0
    43f6:	50 e0       	ldi	r21, 0x00	; 0
    43f8:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    43fc:	da 01       	movw	r26, r20
    43fe:	c9 01       	movw	r24, r18
    4400:	80 58       	subi	r24, 0x80	; 128
    4402:	91 09       	sbc	r25, r1
    4404:	a1 09       	sbc	r26, r1
    4406:	b1 09       	sbc	r27, r1
    4408:	89 2e       	mov	r8, r25
    440a:	9a 2e       	mov	r9, r26
    440c:	ab 2e       	mov	r10, r27
    440e:	bb 24       	eor	r11, r11
    4410:	a7 fc       	sbrc	r10, 7
    4412:	ba 94       	dec	r11
}

inline
static int16_t calc_gyro1_temp_raw2C100(int16_t raw)
{
	return (int16_t) (((100L * (int32_t)(raw - g_twi1_gyro_1_temp_RTofs)) / (int32_t)g_twi1_gyro_1_temp_sens) + 2100);
    4414:	80 91 b9 29 	lds	r24, 0x29B9	; 0x8029b9 <g_twi1_gyro_1_temp_RTofs>
    4418:	90 91 ba 29 	lds	r25, 0x29BA	; 0x8029ba <g_twi1_gyro_1_temp_RTofs+0x1>
    441c:	d8 01       	movw	r26, r16
    441e:	a8 1b       	sub	r26, r24
    4420:	b9 0b       	sbc	r27, r25
    4422:	24 e6       	ldi	r18, 0x64	; 100
    4424:	30 e0       	ldi	r19, 0x00	; 0
    4426:	0e 94 7d 57 	call	0xaefa	; 0xaefa <__usmulhisi3>
    442a:	20 91 52 20 	lds	r18, 0x2052	; 0x802052 <g_twi1_gyro_1_temp_sens>
    442e:	30 91 53 20 	lds	r19, 0x2053	; 0x802053 <g_twi1_gyro_1_temp_sens+0x1>
    4432:	03 2e       	mov	r0, r19
    4434:	00 0c       	add	r0, r0
    4436:	44 0b       	sbc	r20, r20
    4438:	55 0b       	sbc	r21, r21
    443a:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    443e:	2c 5c       	subi	r18, 0xCC	; 204
    4440:	37 4f       	sbci	r19, 0xF7	; 247

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4442:	8f b7       	in	r24, 0x3f	; 63
    4444:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    4446:	f8 94       	cli
	return flags;
    4448:	8b 81       	ldd	r24, Y+3	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);

		flags = cpu_irq_save();
		g_twi1_gyro_2_mag_x_nT		= l_twi1_gyro_2_mag_x_nT;
    444a:	40 92 8b 29 	sts	0x298B, r4	; 0x80298b <g_twi1_gyro_2_mag_x_nT>
    444e:	50 92 8c 29 	sts	0x298C, r5	; 0x80298c <g_twi1_gyro_2_mag_x_nT+0x1>
    4452:	60 92 8d 29 	sts	0x298D, r6	; 0x80298d <g_twi1_gyro_2_mag_x_nT+0x2>
    4456:	70 92 8e 29 	sts	0x298E, r7	; 0x80298e <g_twi1_gyro_2_mag_x_nT+0x3>
		g_twi1_gyro_2_mag_y_nT		= l_twi1_gyro_2_mag_y_nT;
    445a:	c0 92 87 29 	sts	0x2987, r12	; 0x802987 <g_twi1_gyro_2_mag_y_nT>
    445e:	d0 92 88 29 	sts	0x2988, r13	; 0x802988 <g_twi1_gyro_2_mag_y_nT+0x1>
    4462:	e0 92 89 29 	sts	0x2989, r14	; 0x802989 <g_twi1_gyro_2_mag_y_nT+0x2>
    4466:	f0 92 8a 29 	sts	0x298A, r15	; 0x80298a <g_twi1_gyro_2_mag_y_nT+0x3>
		g_twi1_gyro_2_mag_z_nT		= l_twi1_gyro_2_mag_z_nT;
    446a:	80 92 83 29 	sts	0x2983, r8	; 0x802983 <g_twi1_gyro_2_mag_z_nT>
    446e:	90 92 84 29 	sts	0x2984, r9	; 0x802984 <g_twi1_gyro_2_mag_z_nT+0x1>
    4472:	a0 92 85 29 	sts	0x2985, r10	; 0x802985 <g_twi1_gyro_2_mag_z_nT+0x2>
    4476:	b0 92 86 29 	sts	0x2986, r11	; 0x802986 <g_twi1_gyro_2_mag_z_nT+0x3>
		g_twi1_gyro_1_temp_deg_100	= l_twi1_gyro_1_temp_deg_100;
    447a:	20 93 b7 29 	sts	0x29B7, r18	; 0x8029b7 <g_twi1_gyro_1_temp_deg_100>
    447e:	30 93 b8 29 	sts	0x29B8, r19	; 0x8029b8 <g_twi1_gyro_1_temp_deg_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4482:	8f bf       	out	0x3f, r24	; 63

	if (l_twi1_gyro_valid) {
		task_twi1_gyro(now);
	}

	if (l_twi1_baro_valid) {
    4484:	22 20       	and	r2, r2
    4486:	09 f4       	brne	.+2      	; 0x448a <task_twi1_onboard+0x62a>
    4488:	25 c2       	rjmp	.+1098   	; 0x48d4 <task_twi1_onboard+0xa74>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    448a:	8f b7       	in	r24, 0x3f	; 63
    448c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    448e:	f8 94       	cli
	return flags;
    4490:	8a 81       	ldd	r24, Y+2	; 0x02
{	// Calculations for the presentation layer
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	irqflags_t flags = cpu_irq_save();
	uint32_t l_twi1_baro_d1 = g_twi1_baro_d1;
    4492:	20 91 6c 29 	lds	r18, 0x296C	; 0x80296c <g_twi1_baro_d1>
    4496:	30 91 6d 29 	lds	r19, 0x296D	; 0x80296d <g_twi1_baro_d1+0x1>
    449a:	40 91 6e 29 	lds	r20, 0x296E	; 0x80296e <g_twi1_baro_d1+0x2>
    449e:	50 91 6f 29 	lds	r21, 0x296F	; 0x80296f <g_twi1_baro_d1+0x3>
    44a2:	29 a3       	std	Y+33, r18	; 0x21
    44a4:	3a a3       	std	Y+34, r19	; 0x22
    44a6:	4b a3       	std	Y+35, r20	; 0x23
    44a8:	5c a3       	std	Y+36, r21	; 0x24
	uint32_t l_twi1_baro_d2 = g_twi1_baro_d2;
    44aa:	40 91 68 29 	lds	r20, 0x2968	; 0x802968 <g_twi1_baro_d2>
    44ae:	50 91 69 29 	lds	r21, 0x2969	; 0x802969 <g_twi1_baro_d2+0x1>
    44b2:	60 91 6a 29 	lds	r22, 0x296A	; 0x80296a <g_twi1_baro_d2+0x2>
    44b6:	70 91 6b 29 	lds	r23, 0x296B	; 0x80296b <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    44ba:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
    44bc:	89 a1       	ldd	r24, Y+33	; 0x21
    44be:	9a a1       	ldd	r25, Y+34	; 0x22
    44c0:	ab a1       	ldd	r26, Y+35	; 0x23
    44c2:	bc a1       	ldd	r27, Y+36	; 0x24
    44c4:	89 2b       	or	r24, r25
    44c6:	8a 2b       	or	r24, r26
    44c8:	8b 2b       	or	r24, r27
    44ca:	31 f4       	brne	.+12     	; 0x44d8 <task_twi1_onboard+0x678>
    44cc:	41 15       	cp	r20, r1
    44ce:	51 05       	cpc	r21, r1
    44d0:	61 05       	cpc	r22, r1
    44d2:	71 05       	cpc	r23, r1
    44d4:	09 f4       	brne	.+2      	; 0x44d8 <task_twi1_onboard+0x678>
    44d6:	fe c1       	rjmp	.+1020   	; 0x48d4 <task_twi1_onboard+0xa74>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
    44d8:	0f 2e       	mov	r0, r31
    44da:	f0 e7       	ldi	r31, 0x70	; 112
    44dc:	2f 2e       	mov	r2, r31
    44de:	f9 e2       	ldi	r31, 0x29	; 41
    44e0:	3f 2e       	mov	r3, r31
    44e2:	f0 2d       	mov	r31, r0
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
    44e4:	d1 01       	movw	r26, r2
    44e6:	1a 96       	adiw	r26, 0x0a	; 10
    44e8:	8d 91       	ld	r24, X+
    44ea:	9c 91       	ld	r25, X
    44ec:	1b 97       	sbiw	r26, 0x0b	; 11
    44ee:	a0 e0       	ldi	r26, 0x00	; 0
    44f0:	b0 e0       	ldi	r27, 0x00	; 0
    44f2:	ba 2f       	mov	r27, r26
    44f4:	a9 2f       	mov	r26, r25
    44f6:	98 2f       	mov	r25, r24
    44f8:	88 27       	eor	r24, r24
    44fa:	2a 01       	movw	r4, r20
    44fc:	3b 01       	movw	r6, r22
    44fe:	48 1a       	sub	r4, r24
    4500:	59 0a       	sbc	r5, r25
    4502:	6a 0a       	sbc	r6, r26
    4504:	7b 0a       	sbc	r7, r27
    4506:	a3 01       	movw	r20, r6
    4508:	92 01       	movw	r18, r4
    450a:	55 0f       	add	r21, r21
    450c:	22 0b       	sbc	r18, r18
    450e:	32 2f       	mov	r19, r18
    4510:	a9 01       	movw	r20, r18
    4512:	2d 87       	std	Y+13, r18	; 0x0d
    4514:	3e 87       	std	Y+14, r19	; 0x0e
    4516:	4f 87       	std	Y+15, r20	; 0x0f
    4518:	58 8b       	std	Y+16, r21	; 0x10
    451a:	d1 01       	movw	r26, r2
    451c:	1c 96       	adiw	r26, 0x0c	; 12
    451e:	4d 91       	ld	r20, X+
    4520:	5c 91       	ld	r21, X
    4522:	1d 97       	sbiw	r26, 0x0d	; 13
    4524:	a4 2c       	mov	r10, r4
    4526:	b5 2c       	mov	r11, r5
    4528:	c6 2c       	mov	r12, r6
    452a:	d7 2c       	mov	r13, r7
    452c:	ed 84       	ldd	r14, Y+13	; 0x0d
    452e:	fe 2c       	mov	r15, r14
    4530:	0e 2d       	mov	r16, r14
    4532:	1e 2d       	mov	r17, r14
    4534:	24 2f       	mov	r18, r20
    4536:	35 2f       	mov	r19, r21
    4538:	40 e0       	ldi	r20, 0x00	; 0
    453a:	50 e0       	ldi	r21, 0x00	; 0
    453c:	60 e0       	ldi	r22, 0x00	; 0
    453e:	70 e0       	ldi	r23, 0x00	; 0
    4540:	80 e0       	ldi	r24, 0x00	; 0
    4542:	90 e0       	ldi	r25, 0x00	; 0
    4544:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    4548:	07 e1       	ldi	r16, 0x17	; 23
    454a:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    454e:	2d 8b       	std	Y+21, r18	; 0x15
    4550:	3e 8b       	std	Y+22, r19	; 0x16
    4552:	4f 8b       	std	Y+23, r20	; 0x17
    4554:	58 8f       	std	Y+24, r21	; 0x18
    4556:	2d 89       	ldd	r18, Y+21	; 0x15
    4558:	3e 89       	ldd	r19, Y+22	; 0x16
    455a:	4f 89       	ldd	r20, Y+23	; 0x17
    455c:	58 8d       	ldd	r21, Y+24	; 0x18
    455e:	2d a7       	std	Y+45, r18	; 0x2d
    4560:	3e a7       	std	Y+46, r19	; 0x2e
    4562:	4f a7       	std	Y+47, r20	; 0x2f
    4564:	58 ab       	std	Y+48, r21	; 0x30
		int32_t temp = temp_p20 + 2000L;
    4566:	ba 01       	movw	r22, r20
    4568:	a9 01       	movw	r20, r18
    456a:	40 53       	subi	r20, 0x30	; 48
    456c:	58 4f       	sbci	r21, 0xF8	; 248
    456e:	6f 4f       	sbci	r22, 0xFF	; 255
    4570:	7f 4f       	sbci	r23, 0xFF	; 255
    4572:	4d 8f       	std	Y+29, r20	; 0x1d
    4574:	5e 8f       	std	Y+30, r21	; 0x1e
    4576:	6f 8f       	std	Y+31, r22	; 0x1f
    4578:	78 a3       	std	Y+32, r23	; 0x20
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
    457a:	d1 01       	movw	r26, r2
    457c:	18 96       	adiw	r26, 0x08	; 8
    457e:	4d 91       	ld	r20, X+
    4580:	5c 91       	ld	r21, X
    4582:	19 97       	sbiw	r26, 0x09	; 9
    4584:	fe 2c       	mov	r15, r14
    4586:	0e 2d       	mov	r16, r14
    4588:	24 2f       	mov	r18, r20
    458a:	35 2f       	mov	r19, r21
    458c:	40 e0       	ldi	r20, 0x00	; 0
    458e:	50 e0       	ldi	r21, 0x00	; 0
    4590:	60 e0       	ldi	r22, 0x00	; 0
    4592:	70 e0       	ldi	r23, 0x00	; 0
    4594:	80 e0       	ldi	r24, 0x00	; 0
    4596:	90 e0       	ldi	r25, 0x00	; 0
    4598:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    459c:	06 e0       	ldi	r16, 0x06	; 6
    459e:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    45a2:	29 8f       	std	Y+25, r18	; 0x19
    45a4:	3a 8f       	std	Y+26, r19	; 0x1a
    45a6:	84 2e       	mov	r8, r20
    45a8:	95 2e       	mov	r9, r21
    45aa:	b6 2f       	mov	r27, r22
    45ac:	a7 2f       	mov	r26, r23
    45ae:	8b 8f       	std	Y+27, r24	; 0x1b
    45b0:	9c 8f       	std	Y+28, r25	; 0x1c
    45b2:	f1 01       	movw	r30, r2
    45b4:	a4 80       	ldd	r10, Z+4	; 0x04
    45b6:	b5 80       	ldd	r11, Z+5	; 0x05
    45b8:	2a 2d       	mov	r18, r10
    45ba:	3b 2d       	mov	r19, r11
    45bc:	40 e0       	ldi	r20, 0x00	; 0
    45be:	50 e0       	ldi	r21, 0x00	; 0
    45c0:	60 e0       	ldi	r22, 0x00	; 0
    45c2:	70 e0       	ldi	r23, 0x00	; 0
    45c4:	80 e0       	ldi	r24, 0x00	; 0
    45c6:	90 e0       	ldi	r25, 0x00	; 0
    45c8:	01 e1       	ldi	r16, 0x11	; 17
    45ca:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    45ce:	a2 2e       	mov	r10, r18
    45d0:	b3 2e       	mov	r11, r19
    45d2:	c4 2e       	mov	r12, r20
    45d4:	d5 2e       	mov	r13, r21
    45d6:	e6 2e       	mov	r14, r22
    45d8:	f7 2e       	mov	r15, r23
    45da:	08 2f       	mov	r16, r24
    45dc:	19 2f       	mov	r17, r25
    45de:	29 8d       	ldd	r18, Y+25	; 0x19
    45e0:	3a 8d       	ldd	r19, Y+26	; 0x1a
    45e2:	48 2d       	mov	r20, r8
    45e4:	59 2d       	mov	r21, r9
    45e6:	6b 2f       	mov	r22, r27
    45e8:	7a 2f       	mov	r23, r26
    45ea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    45ec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    45ee:	0e 94 df 58 	call	0xb1be	; 0xb1be <__adddi3>
    45f2:	29 8f       	std	Y+25, r18	; 0x19
    45f4:	3a 8f       	std	Y+26, r19	; 0x1a
    45f6:	4d a3       	std	Y+37, r20	; 0x25
    45f8:	5e a3       	std	Y+38, r21	; 0x26
    45fa:	6f a3       	std	Y+39, r22	; 0x27
    45fc:	78 a7       	std	Y+40, r23	; 0x28
    45fe:	89 a7       	std	Y+41, r24	; 0x29
    4600:	9a a7       	std	Y+42, r25	; 0x2a
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
    4602:	46 81       	ldd	r20, Z+6	; 0x06
    4604:	57 81       	ldd	r21, Z+7	; 0x07
    4606:	a4 2c       	mov	r10, r4
    4608:	b5 2c       	mov	r11, r5
    460a:	c6 2c       	mov	r12, r6
    460c:	d7 2c       	mov	r13, r7
    460e:	ed 84       	ldd	r14, Y+13	; 0x0d
    4610:	fe 2c       	mov	r15, r14
    4612:	0e 2d       	mov	r16, r14
    4614:	1e 2d       	mov	r17, r14
    4616:	24 2f       	mov	r18, r20
    4618:	35 2f       	mov	r19, r21
    461a:	40 e0       	ldi	r20, 0x00	; 0
    461c:	50 e0       	ldi	r21, 0x00	; 0
    461e:	60 e0       	ldi	r22, 0x00	; 0
    4620:	70 e0       	ldi	r23, 0x00	; 0
    4622:	80 e0       	ldi	r24, 0x00	; 0
    4624:	90 e0       	ldi	r25, 0x00	; 0
    4626:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    462a:	07 e0       	ldi	r16, 0x07	; 7
    462c:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    4630:	2b 8f       	std	Y+27, r18	; 0x1b
    4632:	3c 8f       	std	Y+28, r19	; 0x1c
    4634:	84 2e       	mov	r8, r20
    4636:	95 2e       	mov	r9, r21
    4638:	b6 2f       	mov	r27, r22
    463a:	a7 2f       	mov	r26, r23
    463c:	8b a7       	std	Y+43, r24	; 0x2b
    463e:	9c a7       	std	Y+44, r25	; 0x2c
    4640:	f1 01       	movw	r30, r2
    4642:	a2 80       	ldd	r10, Z+2	; 0x02
    4644:	b3 80       	ldd	r11, Z+3	; 0x03
    4646:	2a 2d       	mov	r18, r10
    4648:	3b 2d       	mov	r19, r11
    464a:	40 e0       	ldi	r20, 0x00	; 0
    464c:	50 e0       	ldi	r21, 0x00	; 0
    464e:	60 e0       	ldi	r22, 0x00	; 0
    4650:	70 e0       	ldi	r23, 0x00	; 0
    4652:	80 e0       	ldi	r24, 0x00	; 0
    4654:	90 e0       	ldi	r25, 0x00	; 0
    4656:	00 e1       	ldi	r16, 0x10	; 16
    4658:	0e 94 a8 58 	call	0xb150	; 0xb150 <__ashldi3>
    465c:	a2 2e       	mov	r10, r18
    465e:	b3 2e       	mov	r11, r19
    4660:	c4 2e       	mov	r12, r20
    4662:	d5 2e       	mov	r13, r21
    4664:	e6 2e       	mov	r14, r22
    4666:	f7 2e       	mov	r15, r23
    4668:	08 2f       	mov	r16, r24
    466a:	19 2f       	mov	r17, r25
    466c:	2b 8d       	ldd	r18, Y+27	; 0x1b
    466e:	3c 8d       	ldd	r19, Y+28	; 0x1c
    4670:	48 2d       	mov	r20, r8
    4672:	59 2d       	mov	r21, r9
    4674:	6b 2f       	mov	r22, r27
    4676:	7a 2f       	mov	r23, r26
    4678:	8b a5       	ldd	r24, Y+43	; 0x2b
    467a:	9c a5       	ldd	r25, Y+44	; 0x2c
    467c:	0e 94 df 58 	call	0xb1be	; 0xb1be <__adddi3>
    4680:	32 2e       	mov	r3, r18
    4682:	23 2e       	mov	r2, r19
    4684:	4b 8f       	std	Y+27, r20	; 0x1b
    4686:	5c 8f       	std	Y+28, r21	; 0x1c
    4688:	6b a7       	std	Y+43, r22	; 0x2b
    468a:	7c a7       	std	Y+44, r23	; 0x2c
    468c:	98 2e       	mov	r9, r24
    468e:	89 2e       	mov	r8, r25

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
    4690:	2d 8d       	ldd	r18, Y+29	; 0x1d
    4692:	3e 8d       	ldd	r19, Y+30	; 0x1e
    4694:	4f 8d       	ldd	r20, Y+31	; 0x1f
    4696:	58 a1       	ldd	r21, Y+32	; 0x20
    4698:	20 3d       	cpi	r18, 0xD0	; 208
    469a:	37 40       	sbci	r19, 0x07	; 7
    469c:	41 05       	cpc	r20, r1
    469e:	51 05       	cpc	r21, r1
    46a0:	0c f0       	brlt	.+2      	; 0x46a4 <task_twi1_onboard+0x844>
    46a2:	d0 c0       	rjmp	.+416    	; 0x4844 <task_twi1_onboard+0x9e4>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
    46a4:	a4 2c       	mov	r10, r4
    46a6:	b5 2c       	mov	r11, r5
    46a8:	c6 2c       	mov	r12, r6
    46aa:	d7 2c       	mov	r13, r7
    46ac:	ed 84       	ldd	r14, Y+13	; 0x0d
    46ae:	fe 2c       	mov	r15, r14
    46b0:	0e 2d       	mov	r16, r14
    46b2:	1e 2d       	mov	r17, r14
    46b4:	24 2d       	mov	r18, r4
    46b6:	35 2d       	mov	r19, r5
    46b8:	46 2d       	mov	r20, r6
    46ba:	57 2d       	mov	r21, r7
    46bc:	60 2f       	mov	r22, r16
    46be:	70 2f       	mov	r23, r16
    46c0:	80 2f       	mov	r24, r16
    46c2:	9e 2d       	mov	r25, r14
    46c4:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    46c8:	0f e1       	ldi	r16, 0x1F	; 31
    46ca:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    46ce:	2d 87       	std	Y+13, r18	; 0x0d
    46d0:	3e 87       	std	Y+14, r19	; 0x0e
    46d2:	4f 87       	std	Y+15, r20	; 0x0f
    46d4:	58 8b       	std	Y+16, r21	; 0x10
			int32_t temp_p20_2 = temp_p20 * temp_p20;
    46d6:	2d 89       	ldd	r18, Y+21	; 0x15
    46d8:	3e 89       	ldd	r19, Y+22	; 0x16
    46da:	4f 89       	ldd	r20, Y+23	; 0x17
    46dc:	58 8d       	ldd	r21, Y+24	; 0x18
    46de:	ca 01       	movw	r24, r20
    46e0:	b9 01       	movw	r22, r18
    46e2:	0e 94 ec 56 	call	0xadd8	; 0xadd8 <__mulsi3>
    46e6:	2b 01       	movw	r4, r22
    46e8:	3c 01       	movw	r6, r24
			int32_t off2 = (61 * temp_p20_2) >> 4;
    46ea:	ad e3       	ldi	r26, 0x3D	; 61
    46ec:	b0 e0       	ldi	r27, 0x00	; 0
    46ee:	9b 01       	movw	r18, r22
    46f0:	ac 01       	movw	r20, r24
    46f2:	0e 94 83 57 	call	0xaf06	; 0xaf06 <__muluhisi3>
    46f6:	7b 01       	movw	r14, r22
    46f8:	8c 01       	movw	r16, r24
    46fa:	68 94       	set
    46fc:	13 f8       	bld	r1, 3
    46fe:	15 95       	asr	r17
    4700:	07 95       	ror	r16
    4702:	f7 94       	ror	r15
    4704:	e7 94       	ror	r14
    4706:	16 94       	lsr	r1
    4708:	d1 f7       	brne	.-12     	; 0x46fe <task_twi1_onboard+0x89e>
			int32_t sens2 = temp_p20_2 << 1;
    470a:	44 0c       	add	r4, r4
    470c:	55 1c       	adc	r5, r5
    470e:	66 1c       	adc	r6, r6
    4710:	77 1c       	adc	r7, r7

			if (temp < -1500L) {
    4712:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4714:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4716:	af 8d       	ldd	r26, Y+31	; 0x1f
    4718:	b8 a1       	ldd	r27, Y+32	; 0x20
    471a:	84 32       	cpi	r24, 0x24	; 36
    471c:	9a 4f       	sbci	r25, 0xFA	; 250
    471e:	af 4f       	sbci	r26, 0xFF	; 255
    4720:	bf 4f       	sbci	r27, 0xFF	; 255
    4722:	c4 f5       	brge	.+112    	; 0x4794 <task_twi1_onboard+0x934>
				int32_t temp_m15 = temp + 1500L;
    4724:	6d a5       	ldd	r22, Y+45	; 0x2d
    4726:	7e a5       	ldd	r23, Y+46	; 0x2e
    4728:	8f a5       	ldd	r24, Y+47	; 0x2f
    472a:	98 a9       	ldd	r25, Y+48	; 0x30
    472c:	64 55       	subi	r22, 0x54	; 84
    472e:	72 4f       	sbci	r23, 0xF2	; 242
    4730:	8f 4f       	sbci	r24, 0xFF	; 255
    4732:	9f 4f       	sbci	r25, 0xFF	; 255
				int32_t temp_m15_2 = temp_m15 * temp_m15;
    4734:	9b 01       	movw	r18, r22
    4736:	ac 01       	movw	r20, r24
    4738:	0e 94 ec 56 	call	0xadd8	; 0xadd8 <__mulsi3>
				off2  += 15 * temp_m15_2;
    473c:	9b 01       	movw	r18, r22
    473e:	ac 01       	movw	r20, r24
    4740:	22 0f       	add	r18, r18
    4742:	33 1f       	adc	r19, r19
    4744:	44 1f       	adc	r20, r20
    4746:	55 1f       	adc	r21, r21
    4748:	dc 01       	movw	r26, r24
    474a:	cb 01       	movw	r24, r22
    474c:	82 0f       	add	r24, r18
    474e:	93 1f       	adc	r25, r19
    4750:	a4 1f       	adc	r26, r20
    4752:	b5 1f       	adc	r27, r21
    4754:	5c 01       	movw	r10, r24
    4756:	6d 01       	movw	r12, r26
    4758:	aa 0c       	add	r10, r10
    475a:	bb 1c       	adc	r11, r11
    475c:	cc 1c       	adc	r12, r12
    475e:	dd 1c       	adc	r13, r13
    4760:	aa 0c       	add	r10, r10
    4762:	bb 1c       	adc	r11, r11
    4764:	cc 1c       	adc	r12, r12
    4766:	dd 1c       	adc	r13, r13
    4768:	8a 0d       	add	r24, r10
    476a:	9b 1d       	adc	r25, r11
    476c:	ac 1d       	adc	r26, r12
    476e:	bd 1d       	adc	r27, r13
    4770:	e8 0e       	add	r14, r24
    4772:	f9 1e       	adc	r15, r25
    4774:	0a 1f       	adc	r16, r26
    4776:	1b 1f       	adc	r17, r27
				sens2 +=  8 * temp_m15_2;
    4778:	da 01       	movw	r26, r20
    477a:	c9 01       	movw	r24, r18
    477c:	88 0f       	add	r24, r24
    477e:	99 1f       	adc	r25, r25
    4780:	aa 1f       	adc	r26, r26
    4782:	bb 1f       	adc	r27, r27
    4784:	88 0f       	add	r24, r24
    4786:	99 1f       	adc	r25, r25
    4788:	aa 1f       	adc	r26, r26
    478a:	bb 1f       	adc	r27, r27
    478c:	48 0e       	add	r4, r24
    478e:	59 1e       	adc	r5, r25
    4790:	6a 1e       	adc	r6, r26
    4792:	7b 1e       	adc	r7, r27
			}
			temp -= t2;
    4794:	2d 8d       	ldd	r18, Y+29	; 0x1d
    4796:	3e 8d       	ldd	r19, Y+30	; 0x1e
    4798:	4f 8d       	ldd	r20, Y+31	; 0x1f
    479a:	58 a1       	ldd	r21, Y+32	; 0x20
    479c:	6d 85       	ldd	r22, Y+13	; 0x0d
    479e:	7e 85       	ldd	r23, Y+14	; 0x0e
    47a0:	8f 85       	ldd	r24, Y+15	; 0x0f
    47a2:	98 89       	ldd	r25, Y+16	; 0x10
    47a4:	26 1b       	sub	r18, r22
    47a6:	37 0b       	sbc	r19, r23
    47a8:	48 0b       	sbc	r20, r24
    47aa:	59 0b       	sbc	r21, r25
    47ac:	2d 8f       	std	Y+29, r18	; 0x1d
    47ae:	3e 8f       	std	Y+30, r19	; 0x1e
    47b0:	4f 8f       	std	Y+31, r20	; 0x1f
    47b2:	58 a3       	std	Y+32, r21	; 0x20
			off  -= off2;
    47b4:	d8 01       	movw	r26, r16
    47b6:	c7 01       	movw	r24, r14
    47b8:	bb 0f       	add	r27, r27
    47ba:	88 0b       	sbc	r24, r24
    47bc:	98 2f       	mov	r25, r24
    47be:	dc 01       	movw	r26, r24
    47c0:	8d 87       	std	Y+13, r24	; 0x0d
    47c2:	9e 87       	std	Y+14, r25	; 0x0e
    47c4:	af 87       	std	Y+15, r26	; 0x0f
    47c6:	b8 8b       	std	Y+16, r27	; 0x10
    47c8:	29 8d       	ldd	r18, Y+25	; 0x19
    47ca:	3a 8d       	ldd	r19, Y+26	; 0x1a
    47cc:	4d a1       	ldd	r20, Y+37	; 0x25
    47ce:	5e a1       	ldd	r21, Y+38	; 0x26
    47d0:	6f a1       	ldd	r22, Y+39	; 0x27
    47d2:	78 a5       	ldd	r23, Y+40	; 0x28
    47d4:	89 a5       	ldd	r24, Y+41	; 0x29
    47d6:	9a a5       	ldd	r25, Y+42	; 0x2a
    47d8:	ae 2c       	mov	r10, r14
    47da:	bf 2c       	mov	r11, r15
    47dc:	c0 2e       	mov	r12, r16
    47de:	d1 2e       	mov	r13, r17
    47e0:	ed 84       	ldd	r14, Y+13	; 0x0d
    47e2:	fe 2c       	mov	r15, r14
    47e4:	0e 2d       	mov	r16, r14
    47e6:	1e 2d       	mov	r17, r14
    47e8:	0e 94 e8 58 	call	0xb1d0	; 0xb1d0 <__subdi3>
    47ec:	29 8f       	std	Y+25, r18	; 0x19
    47ee:	3a 8f       	std	Y+26, r19	; 0x1a
    47f0:	4d a3       	std	Y+37, r20	; 0x25
    47f2:	5e a3       	std	Y+38, r21	; 0x26
    47f4:	6f a3       	std	Y+39, r22	; 0x27
    47f6:	78 a7       	std	Y+40, r23	; 0x28
    47f8:	89 a7       	std	Y+41, r24	; 0x29
    47fa:	9a a7       	std	Y+42, r25	; 0x2a
			sens -= sens2;
    47fc:	a3 01       	movw	r20, r6
    47fe:	92 01       	movw	r18, r4
    4800:	55 0f       	add	r21, r21
    4802:	22 0b       	sbc	r18, r18
    4804:	32 2f       	mov	r19, r18
    4806:	a9 01       	movw	r20, r18
    4808:	2d 87       	std	Y+13, r18	; 0x0d
    480a:	3e 87       	std	Y+14, r19	; 0x0e
    480c:	4f 87       	std	Y+15, r20	; 0x0f
    480e:	58 8b       	std	Y+16, r21	; 0x10
    4810:	23 2d       	mov	r18, r3
    4812:	32 2d       	mov	r19, r2
    4814:	4b 8d       	ldd	r20, Y+27	; 0x1b
    4816:	5c 8d       	ldd	r21, Y+28	; 0x1c
    4818:	6b a5       	ldd	r22, Y+43	; 0x2b
    481a:	7c a5       	ldd	r23, Y+44	; 0x2c
    481c:	89 2d       	mov	r24, r9
    481e:	98 2d       	mov	r25, r8
    4820:	a4 2c       	mov	r10, r4
    4822:	b5 2c       	mov	r11, r5
    4824:	c6 2c       	mov	r12, r6
    4826:	d7 2c       	mov	r13, r7
    4828:	ed 84       	ldd	r14, Y+13	; 0x0d
    482a:	fe 2c       	mov	r15, r14
    482c:	0e 2d       	mov	r16, r14
    482e:	1e 2d       	mov	r17, r14
    4830:	0e 94 e8 58 	call	0xb1d0	; 0xb1d0 <__subdi3>
    4834:	32 2e       	mov	r3, r18
    4836:	23 2e       	mov	r2, r19
    4838:	4b 8f       	std	Y+27, r20	; 0x1b
    483a:	5c 8f       	std	Y+28, r21	; 0x1c
    483c:	6b a7       	std	Y+43, r22	; 0x2b
    483e:	7c a7       	std	Y+44, r23	; 0x2c
    4840:	98 2e       	mov	r9, r24
    4842:	89 2e       	mov	r8, r25

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4844:	8f b7       	in	r24, 0x3f	; 63
    4846:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4848:	f8 94       	cli
	return flags;
    484a:	79 80       	ldd	r7, Y+1	; 0x01
		}
		int32_t p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);

		flags = cpu_irq_save();
		g_twi1_baro_temp_100 = temp;
    484c:	4d 8d       	ldd	r20, Y+29	; 0x1d
    484e:	5e 8d       	ldd	r21, Y+30	; 0x1e
    4850:	6f 8d       	ldd	r22, Y+31	; 0x1f
    4852:	78 a1       	ldd	r23, Y+32	; 0x20
    4854:	40 93 64 29 	sts	0x2964, r20	; 0x802964 <g_twi1_baro_temp_100>
    4858:	50 93 65 29 	sts	0x2965, r21	; 0x802965 <g_twi1_baro_temp_100+0x1>
    485c:	60 93 66 29 	sts	0x2966, r22	; 0x802966 <g_twi1_baro_temp_100+0x2>
    4860:	70 93 67 29 	sts	0x2967, r23	; 0x802967 <g_twi1_baro_temp_100+0x3>
		g_twi1_baro_p_100    = p;
    4864:	49 a1       	ldd	r20, Y+33	; 0x21
    4866:	5a a1       	ldd	r21, Y+34	; 0x22
    4868:	6b a1       	ldd	r22, Y+35	; 0x23
    486a:	7c a1       	ldd	r23, Y+36	; 0x24
    486c:	9a 01       	movw	r18, r20
    486e:	ab 01       	movw	r20, r22
    4870:	60 e0       	ldi	r22, 0x00	; 0
    4872:	70 e0       	ldi	r23, 0x00	; 0
    4874:	cb 01       	movw	r24, r22
    4876:	2d 87       	std	Y+13, r18	; 0x0d
    4878:	3e 87       	std	Y+14, r19	; 0x0e
    487a:	4f 87       	std	Y+15, r20	; 0x0f
    487c:	58 8b       	std	Y+16, r21	; 0x10
    487e:	69 8b       	std	Y+17, r22	; 0x11
    4880:	7a 8b       	std	Y+18, r23	; 0x12
    4882:	8b 8b       	std	Y+19, r24	; 0x13
    4884:	9c 8b       	std	Y+20, r25	; 0x14
    4886:	a3 2c       	mov	r10, r3
    4888:	b2 2c       	mov	r11, r2
    488a:	cb 8c       	ldd	r12, Y+27	; 0x1b
    488c:	dc 8c       	ldd	r13, Y+28	; 0x1c
    488e:	eb a4       	ldd	r14, Y+43	; 0x2b
    4890:	fc a4       	ldd	r15, Y+44	; 0x2c
    4892:	09 2d       	mov	r16, r9
    4894:	18 2d       	mov	r17, r8
    4896:	60 e0       	ldi	r22, 0x00	; 0
    4898:	70 e0       	ldi	r23, 0x00	; 0
    489a:	80 e0       	ldi	r24, 0x00	; 0
    489c:	90 e0       	ldi	r25, 0x00	; 0
    489e:	0e 94 8d 57 	call	0xaf1a	; 0xaf1a <__muldi3>
    48a2:	05 e1       	ldi	r16, 0x15	; 21
    48a4:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    48a8:	a9 8c       	ldd	r10, Y+25	; 0x19
    48aa:	ba 8c       	ldd	r11, Y+26	; 0x1a
    48ac:	cd a0       	ldd	r12, Y+37	; 0x25
    48ae:	de a0       	ldd	r13, Y+38	; 0x26
    48b0:	ef a0       	ldd	r14, Y+39	; 0x27
    48b2:	f8 a4       	ldd	r15, Y+40	; 0x28
    48b4:	09 a5       	ldd	r16, Y+41	; 0x29
    48b6:	1a a5       	ldd	r17, Y+42	; 0x2a
    48b8:	0e 94 e8 58 	call	0xb1d0	; 0xb1d0 <__subdi3>
    48bc:	0f e0       	ldi	r16, 0x0F	; 15
    48be:	0e 94 c1 58 	call	0xb182	; 0xb182 <__ashrdi3>
    48c2:	20 93 60 29 	sts	0x2960, r18	; 0x802960 <g_twi1_baro_p_100>
    48c6:	30 93 61 29 	sts	0x2961, r19	; 0x802961 <g_twi1_baro_p_100+0x1>
    48ca:	40 93 62 29 	sts	0x2962, r20	; 0x802962 <g_twi1_baro_p_100+0x2>
    48ce:	50 93 63 29 	sts	0x2963, r21	; 0x802963 <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    48d2:	7f be       	out	0x3f, r7	; 63
	}

	if (l_twi1_baro_valid) {
		task_twi1_baro(now);
	}
}
    48d4:	e0 96       	adiw	r28, 0x30	; 48
    48d6:	cd bf       	out	0x3d, r28	; 61
    48d8:	de bf       	out	0x3e, r29	; 62
    48da:	df 91       	pop	r29
    48dc:	cf 91       	pop	r28
    48de:	1f 91       	pop	r17
    48e0:	0f 91       	pop	r16
    48e2:	ff 90       	pop	r15
    48e4:	ef 90       	pop	r14
    48e6:	df 90       	pop	r13
    48e8:	cf 90       	pop	r12
    48ea:	bf 90       	pop	r11
    48ec:	af 90       	pop	r10
    48ee:	9f 90       	pop	r9
    48f0:	8f 90       	pop	r8
    48f2:	7f 90       	pop	r7
    48f4:	6f 90       	pop	r6
    48f6:	5f 90       	pop	r5
    48f8:	4f 90       	pop	r4
    48fa:	3f 90       	pop	r3
    48fc:	2f 90       	pop	r2
    48fe:	08 95       	ret

00004900 <task_twi2_lcd>:
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

/* TWI2 - LCD Port */
void task_twi2_lcd(uint32_t now)
{
    4900:	2f 92       	push	r2
    4902:	3f 92       	push	r3
    4904:	4f 92       	push	r4
    4906:	5f 92       	push	r5
    4908:	6f 92       	push	r6
    490a:	7f 92       	push	r7
    490c:	8f 92       	push	r8
    490e:	9f 92       	push	r9
    4910:	af 92       	push	r10
    4912:	bf 92       	push	r11
    4914:	cf 92       	push	r12
    4916:	df 92       	push	r13
    4918:	ef 92       	push	r14
    491a:	ff 92       	push	r15
    491c:	0f 93       	push	r16
    491e:	1f 93       	push	r17
    4920:	cf 93       	push	r28
    4922:	df 93       	push	r29
    4924:	cd b7       	in	r28, 0x3d	; 61
    4926:	de b7       	in	r29, 0x3e	; 62
    4928:	64 97       	sbiw	r28, 0x14	; 20
    492a:	cd bf       	out	0x3d, r28	; 61
    492c:	de bf       	out	0x3e, r29	; 62
    492e:	2b 01       	movw	r4, r22
    4930:	3c 01       	movw	r6, r24
	static uint16_t s_lcd_entry_cnt =  0U;
	static uint32_t s_lcd_last		= 0UL;
	irqflags_t flags = 0;

	if (g_twi2_lcd_version >= 0x11) {
    4932:	80 91 55 29 	lds	r24, 0x2955	; 0x802955 <g_twi2_lcd_version>
    4936:	81 31       	cpi	r24, 0x11	; 17
    4938:	08 f4       	brcc	.+2      	; 0x493c <task_twi2_lcd+0x3c>
    493a:	88 c6       	rjmp	.+3344   	; 0x564c <task_twi2_lcd+0xd4c>
		//static uint8_t s_ofs = 0;

		/* Show current measurement data on the LCD - 8 times per second */
		if (((now - s_lcd_last) >= 128) || (now < s_lcd_last)) {
    493c:	80 91 c4 26 	lds	r24, 0x26C4	; 0x8026c4 <s_lcd_last.7644>
    4940:	90 91 c5 26 	lds	r25, 0x26C5	; 0x8026c5 <s_lcd_last.7644+0x1>
    4944:	a0 91 c6 26 	lds	r26, 0x26C6	; 0x8026c6 <s_lcd_last.7644+0x2>
    4948:	b0 91 c7 26 	lds	r27, 0x26C7	; 0x8026c7 <s_lcd_last.7644+0x3>
    494c:	b3 01       	movw	r22, r6
    494e:	a2 01       	movw	r20, r4
    4950:	48 1b       	sub	r20, r24
    4952:	59 0b       	sbc	r21, r25
    4954:	6a 0b       	sbc	r22, r26
    4956:	7b 0b       	sbc	r23, r27
    4958:	40 38       	cpi	r20, 0x80	; 128
    495a:	51 05       	cpc	r21, r1
    495c:	61 05       	cpc	r22, r1
    495e:	71 05       	cpc	r23, r1
    4960:	30 f4       	brcc	.+12     	; 0x496e <task_twi2_lcd+0x6e>
    4962:	48 16       	cp	r4, r24
    4964:	59 06       	cpc	r5, r25
    4966:	6a 06       	cpc	r6, r26
    4968:	7b 06       	cpc	r7, r27
    496a:	08 f0       	brcs	.+2      	; 0x496e <task_twi2_lcd+0x6e>
    496c:	8e c6       	rjmp	.+3356   	; 0x568a <task_twi2_lcd+0xd8a>
			const uint8_t col_left = 6 * 10;
			static uint8_t s_line = 2;

			/* Each second go to the home position */
			if (!(s_lcd_entry_cnt % 8)) {
    496e:	80 91 c2 26 	lds	r24, 0x26C2	; 0x8026c2 <s_lcd_entry_cnt.7643>
    4972:	90 91 c3 26 	lds	r25, 0x26C3	; 0x8026c3 <s_lcd_entry_cnt.7643+0x1>
    4976:	9c 01       	movw	r18, r24
    4978:	27 70       	andi	r18, 0x07	; 7
    497a:	33 27       	eor	r19, r19
    497c:	23 2b       	or	r18, r19
    497e:	19 f4       	brne	.+6      	; 0x4986 <task_twi2_lcd+0x86>
				s_line = 2;
    4980:	22 e0       	ldi	r18, 0x02	; 2
    4982:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7647>
			}

			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++)) {
    4986:	9c 01       	movw	r18, r24
    4988:	2f 5f       	subi	r18, 0xFF	; 255
    498a:	3f 4f       	sbci	r19, 0xFF	; 255
    498c:	20 93 c2 26 	sts	0x26C2, r18	; 0x8026c2 <s_lcd_entry_cnt.7643>
    4990:	30 93 c3 26 	sts	0x26C3, r19	; 0x8026c3 <s_lcd_entry_cnt.7643+0x1>
    4994:	89 2b       	or	r24, r25
    4996:	09 f0       	breq	.+2      	; 0x499a <task_twi2_lcd+0x9a>
    4998:	ef c0       	rjmp	.+478    	; 0x4b78 <task_twi2_lcd+0x278>
}


static void task_twi2_lcd_cls(void)
{
	twi2_waitUntilReady();
    499a:	0e 94 09 17 	call	0x2e12	; 0x2e12 <twi2_waitUntilReady>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
    499e:	ec e0       	ldi	r30, 0x0C	; 12
    49a0:	f0 e2       	ldi	r31, 0x20	; 32
    49a2:	80 e1       	ldi	r24, 0x10	; 16
    49a4:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.length = 0;
    49a6:	10 86       	std	Z+8, r1	; 0x08
    49a8:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    49aa:	40 e0       	ldi	r20, 0x00	; 0
    49ac:	bf 01       	movw	r22, r30
    49ae:	80 e8       	ldi	r24, 0x80	; 128
    49b0:	94 e0       	ldi	r25, 0x04	; 4
    49b2:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    49b6:	65 e0       	ldi	r22, 0x05	; 5
    49b8:	70 e0       	ldi	r23, 0x00	; 0
    49ba:	80 e0       	ldi	r24, 0x00	; 0
    49bc:	90 e0       	ldi	r25, 0x00	; 0
    49be:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <__portable_avr_delay_cycles>
{
	uint8_t line;

	/* The header line */
	task_twi2_lcd_cls();
	task_twi2_lcd_str(6 * 10, 2, "FindMeSAT");
    49c2:	4c e7       	ldi	r20, 0x7C	; 124
    49c4:	53 e2       	ldi	r21, 0x23	; 35
    49c6:	62 e0       	ldi	r22, 0x02	; 2
    49c8:	8c e3       	ldi	r24, 0x3C	; 60
    49ca:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 30, 2, "by DF4IAH");
    49ce:	46 e8       	ldi	r20, 0x86	; 134
    49d0:	53 e2       	ldi	r21, 0x23	; 35
    49d2:	62 e0       	ldi	r22, 0x02	; 2
    49d4:	84 eb       	ldi	r24, 0xB4	; 180
    49d6:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>

	/* A tiny satellite */
	task_twi2_lcd_circ( 9, 4, 3, true, 1);
    49da:	01 e0       	ldi	r16, 0x01	; 1
    49dc:	21 e0       	ldi	r18, 0x01	; 1
    49de:	43 e0       	ldi	r20, 0x03	; 3
    49e0:	64 e0       	ldi	r22, 0x04	; 4
    49e2:	89 e0       	ldi	r24, 0x09	; 9
    49e4:	0e 94 73 18 	call	0x30e6	; 0x30e6 <task_twi2_lcd_circ>
	task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
    49e8:	ee 24       	eor	r14, r14
    49ea:	e3 94       	inc	r14
    49ec:	00 e0       	ldi	r16, 0x00	; 0
    49ee:	24 e0       	ldi	r18, 0x04	; 4
    49f0:	46 e0       	ldi	r20, 0x06	; 6
    49f2:	62 e0       	ldi	r22, 0x02	; 2
    49f4:	81 e0       	ldi	r24, 0x01	; 1
    49f6:	0e 94 46 18 	call	0x308c	; 0x308c <task_twi2_lcd_rect>
	task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
    49fa:	24 e0       	ldi	r18, 0x04	; 4
    49fc:	46 e0       	ldi	r20, 0x06	; 6
    49fe:	62 e0       	ldi	r22, 0x02	; 2
    4a00:	8c e0       	ldi	r24, 0x0C	; 12
    4a02:	0e 94 46 18 	call	0x308c	; 0x308c <task_twi2_lcd_rect>

	/* Header line separator */
	task_twi2_lcd_line(0, 11, 239, 11, 1);
    4a06:	01 e0       	ldi	r16, 0x01	; 1
    4a08:	2b e0       	ldi	r18, 0x0B	; 11
    4a0a:	4f ee       	ldi	r20, 0xEF	; 239
    4a0c:	6b e0       	ldi	r22, 0x0B	; 11
    4a0e:	80 e0       	ldi	r24, 0x00	; 0
    4a10:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>

	if (g_adc_enabled) {
    4a14:	80 91 55 20 	lds	r24, 0x2055	; 0x802055 <g_adc_enabled>
    4a18:	88 23       	and	r24, r24
    4a1a:	21 f1       	breq	.+72     	; 0x4a64 <task_twi2_lcd+0x164>
		/* Left measurement names */
		line = 2;
		task_twi2_lcd_str(6 *  0, (line++) * 10, "mP Temp =");
    4a1c:	40 e9       	ldi	r20, 0x90	; 144
    4a1e:	53 e2       	ldi	r21, 0x23	; 35
    4a20:	64 e1       	ldi	r22, 0x14	; 20
    4a22:	80 e0       	ldi	r24, 0x00	; 0
    4a24:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vusb =");
    4a28:	4a e9       	ldi	r20, 0x9A	; 154
    4a2a:	53 e2       	ldi	r21, 0x23	; 35
    4a2c:	6e e1       	ldi	r22, 0x1E	; 30
    4a2e:	82 e1       	ldi	r24, 0x12	; 18
    4a30:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vbat =");
    4a34:	41 ea       	ldi	r20, 0xA1	; 161
    4a36:	53 e2       	ldi	r21, 0x23	; 35
    4a38:	68 e2       	ldi	r22, 0x28	; 40
    4a3a:	82 e1       	ldi	r24, 0x12	; 18
    4a3c:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vvctcxo =");
    4a40:	48 ea       	ldi	r20, 0xA8	; 168
    4a42:	53 e2       	ldi	r21, 0x23	; 35
    4a44:	62 e3       	ldi	r22, 0x32	; 50
    4a46:	80 e0       	ldi	r24, 0x00	; 0
    4a48:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc4 =");
    4a4c:	42 eb       	ldi	r20, 0xB2	; 178
    4a4e:	53 e2       	ldi	r21, 0x23	; 35
    4a50:	6c e3       	ldi	r22, 0x3C	; 60
    4a52:	80 e0       	ldi	r24, 0x00	; 0
    4a54:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc5 =");
    4a58:	4c eb       	ldi	r20, 0xBC	; 188
    4a5a:	53 e2       	ldi	r21, 0x23	; 35
    4a5c:	66 e4       	ldi	r22, 0x46	; 70
    4a5e:	80 e0       	ldi	r24, 0x00	; 0
    4a60:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Temp =");
    4a64:	46 ec       	ldi	r20, 0xC6	; 198
    4a66:	53 e2       	ldi	r21, 0x23	; 35
    4a68:	6a e5       	ldi	r22, 0x5A	; 90
    4a6a:	80 e0       	ldi	r24, 0x00	; 0
    4a6c:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Pres =");
    4a70:	40 ed       	ldi	r20, 0xD0	; 208
    4a72:	53 e2       	ldi	r21, 0x23	; 35
    4a74:	64 e6       	ldi	r22, 0x64	; 100
    4a76:	80 e0       	ldi	r24, 0x00	; 0
    4a78:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_Temp =");
    4a7c:	4a ed       	ldi	r20, 0xDA	; 218
    4a7e:	53 e2       	ldi	r21, 0x23	; 35
    4a80:	6e e6       	ldi	r22, 0x6E	; 110
    4a82:	80 e0       	ldi	r24, 0x00	; 0
    4a84:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_RelH =");
    4a88:	44 ee       	ldi	r20, 0xE4	; 228
    4a8a:	53 e2       	ldi	r21, 0x23	; 35
    4a8c:	68 e7       	ldi	r22, 0x78	; 120
    4a8e:	80 e0       	ldi	r24, 0x00	; 0
    4a90:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>

	if (g_adc_enabled) {
    4a94:	80 91 55 20 	lds	r24, 0x2055	; 0x802055 <g_adc_enabled>
    4a98:	88 23       	and	r24, r24
    4a9a:	21 f1       	breq	.+72     	; 0x4ae4 <task_twi2_lcd+0x1e4>
		/* Left measurement units */
		line = 2;
		task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    4a9c:	4e ee       	ldi	r20, 0xEE	; 238
    4a9e:	53 e2       	ldi	r21, 0x23	; 35
    4aa0:	64 e1       	ldi	r22, 0x14	; 20
    4aa2:	80 e6       	ldi	r24, 0x60	; 96
    4aa4:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    4aa8:	40 ef       	ldi	r20, 0xF0	; 240
    4aaa:	53 e2       	ldi	r21, 0x23	; 35
    4aac:	6e e1       	ldi	r22, 0x1E	; 30
    4aae:	80 e6       	ldi	r24, 0x60	; 96
    4ab0:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    4ab4:	40 ef       	ldi	r20, 0xF0	; 240
    4ab6:	53 e2       	ldi	r21, 0x23	; 35
    4ab8:	68 e2       	ldi	r22, 0x28	; 40
    4aba:	80 e6       	ldi	r24, 0x60	; 96
    4abc:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    4ac0:	40 ef       	ldi	r20, 0xF0	; 240
    4ac2:	53 e2       	ldi	r21, 0x23	; 35
    4ac4:	62 e3       	ldi	r22, 0x32	; 50
    4ac6:	80 e6       	ldi	r24, 0x60	; 96
    4ac8:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    4acc:	40 ef       	ldi	r20, 0xF0	; 240
    4ace:	53 e2       	ldi	r21, 0x23	; 35
    4ad0:	6c e3       	ldi	r22, 0x3C	; 60
    4ad2:	80 e6       	ldi	r24, 0x60	; 96
    4ad4:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    4ad8:	40 ef       	ldi	r20, 0xF0	; 240
    4ada:	53 e2       	ldi	r21, 0x23	; 35
    4adc:	66 e4       	ldi	r22, 0x46	; 70
    4ade:	80 e6       	ldi	r24, 0x60	; 96
    4ae0:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    4ae4:	4e ee       	ldi	r20, 0xEE	; 238
    4ae6:	53 e2       	ldi	r21, 0x23	; 35
    4ae8:	6a e5       	ldi	r22, 0x5A	; 90
    4aea:	80 e6       	ldi	r24, 0x60	; 96
    4aec:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 18, (line++) * 10, "hPa");
    4af0:	42 ef       	ldi	r20, 0xF2	; 242
    4af2:	53 e2       	ldi	r21, 0x23	; 35
    4af4:	64 e6       	ldi	r22, 0x64	; 100
    4af6:	8c e6       	ldi	r24, 0x6C	; 108
    4af8:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    4afc:	4e ee       	ldi	r20, 0xEE	; 238
    4afe:	53 e2       	ldi	r21, 0x23	; 35
    4b00:	6e e6       	ldi	r22, 0x6E	; 110
    4b02:	80 e6       	ldi	r24, 0x60	; 96
    4b04:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "%");
    4b08:	46 ef       	ldi	r20, 0xF6	; 246
    4b0a:	53 e2       	ldi	r21, 0x23	; 35
    4b0c:	68 e7       	ldi	r22, 0x78	; 120
    4b0e:	80 e6       	ldi	r24, 0x60	; 96
    4b10:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		const uint8_t plot_gyro_center_x_Y	= 150 + 30;
		const uint8_t plot_gyro_center_x_Z	= 150 + 60;
		const uint8_t plot_gyro_center_y	= 100;
		const uint8_t plot_gyro_radius		= 14;

		task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
    4b14:	01 e0       	ldi	r16, 0x01	; 1
    4b16:	20 e0       	ldi	r18, 0x00	; 0
    4b18:	4e e0       	ldi	r20, 0x0E	; 14
    4b1a:	64 e6       	ldi	r22, 0x64	; 100
    4b1c:	86 e9       	ldi	r24, 0x96	; 150
    4b1e:	0e 94 73 18 	call	0x30e6	; 0x30e6 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
    4b22:	20 e0       	ldi	r18, 0x00	; 0
    4b24:	4e e0       	ldi	r20, 0x0E	; 14
    4b26:	64 e6       	ldi	r22, 0x64	; 100
    4b28:	84 eb       	ldi	r24, 0xB4	; 180
    4b2a:	0e 94 73 18 	call	0x30e6	; 0x30e6 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
    4b2e:	20 e0       	ldi	r18, 0x00	; 0
    4b30:	4e e0       	ldi	r20, 0x0E	; 14
    4b32:	64 e6       	ldi	r22, 0x64	; 100
    4b34:	82 ed       	ldi	r24, 0xD2	; 210
    4b36:	0e 94 73 18 	call	0x30e6	; 0x30e6 <task_twi2_lcd_circ>

		task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gx");
    4b3a:	48 ef       	ldi	r20, 0xF8	; 248
    4b3c:	53 e2       	ldi	r21, 0x23	; 35
    4b3e:	66 e7       	ldi	r22, 0x76	; 118
    4b40:	82 e9       	ldi	r24, 0x92	; 146
    4b42:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gy");
    4b46:	4b ef       	ldi	r20, 0xFB	; 251
    4b48:	53 e2       	ldi	r21, 0x23	; 35
    4b4a:	66 e7       	ldi	r22, 0x76	; 118
    4b4c:	80 eb       	ldi	r24, 0xB0	; 176
    4b4e:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gz");
    4b52:	4e ef       	ldi	r20, 0xFE	; 254
    4b54:	53 e2       	ldi	r21, 0x23	; 35
    4b56:	66 e7       	ldi	r22, 0x76	; 118
    4b58:	8e ec       	ldi	r24, 0xCE	; 206
    4b5a:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
	}

	/* Magnetic & Accel */
	{
		task_twi2_lcd_str(113, 72, "Magnetics");
    4b5e:	41 e0       	ldi	r20, 0x01	; 1
    4b60:	54 e2       	ldi	r21, 0x24	; 36
    4b62:	68 e4       	ldi	r22, 0x48	; 72
    4b64:	81 e7       	ldi	r24, 0x71	; 113
    4b66:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
		task_twi2_lcd_str(196, 72, "Accel.");
    4b6a:	4b e0       	ldi	r20, 0x0B	; 11
    4b6c:	54 e2       	ldi	r21, 0x24	; 36
    4b6e:	68 e4       	ldi	r22, 0x48	; 72
    4b70:	84 ec       	ldi	r24, 0xC4	; 196
    4b72:	0e 94 c1 18 	call	0x3182	; 0x3182 <task_twi2_lcd_str>
    4b76:	08 c0       	rjmp	.+16     	; 0x4b88 <task_twi2_lcd+0x288>

			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++)) {
				task_twi2_lcd_header();
			#if 1
			} else if (s_lcd_entry_cnt >= (300 * 8)) {  // Repaint after five minutes
    4b78:	20 36       	cpi	r18, 0x60	; 96
    4b7a:	39 40       	sbci	r19, 0x09	; 9
    4b7c:	28 f0       	brcs	.+10     	; 0x4b88 <task_twi2_lcd+0x288>
				s_lcd_entry_cnt = 0;
    4b7e:	10 92 c2 26 	sts	0x26C2, r1	; 0x8026c2 <s_lcd_entry_cnt.7643>
    4b82:	10 92 c3 26 	sts	0x26C3, r1	; 0x8026c3 <s_lcd_entry_cnt.7643+0x1>
    4b86:	09 c0       	rjmp	.+18     	; 0x4b9a <task_twi2_lcd+0x29a>
			#endif
			}

			/* Update Gfx twice a second */
			if (!(s_lcd_entry_cnt % 4)) {
    4b88:	80 91 c2 26 	lds	r24, 0x26C2	; 0x8026c2 <s_lcd_entry_cnt.7643>
    4b8c:	90 91 c3 26 	lds	r25, 0x26C3	; 0x8026c3 <s_lcd_entry_cnt.7643+0x1>
    4b90:	83 70       	andi	r24, 0x03	; 3
    4b92:	99 27       	eor	r25, r25
    4b94:	89 2b       	or	r24, r25
    4b96:	09 f0       	breq	.+2      	; 0x4b9a <task_twi2_lcd+0x29a>
    4b98:	cb c3       	rjmp	.+1942   	; 0x5330 <task_twi2_lcd+0xa30>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4b9a:	8f b7       	in	r24, 0x3f	; 63
    4b9c:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    4b9e:	f8 94       	cli
	return flags;
    4ba0:	88 85       	ldd	r24, Y+8	; 0x08
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    4ba2:	20 91 8b 29 	lds	r18, 0x298B	; 0x80298b <g_twi1_gyro_2_mag_x_nT>
    4ba6:	30 91 8c 29 	lds	r19, 0x298C	; 0x80298c <g_twi1_gyro_2_mag_x_nT+0x1>
    4baa:	40 91 8d 29 	lds	r20, 0x298D	; 0x80298d <g_twi1_gyro_2_mag_x_nT+0x2>
    4bae:	50 91 8e 29 	lds	r21, 0x298E	; 0x80298e <g_twi1_gyro_2_mag_x_nT+0x3>
    4bb2:	29 87       	std	Y+9, r18	; 0x09
    4bb4:	3a 87       	std	Y+10, r19	; 0x0a
    4bb6:	4b 87       	std	Y+11, r20	; 0x0b
    4bb8:	5c 87       	std	Y+12, r21	; 0x0c
					int32_t l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    4bba:	80 90 87 29 	lds	r8, 0x2987	; 0x802987 <g_twi1_gyro_2_mag_y_nT>
    4bbe:	90 90 88 29 	lds	r9, 0x2988	; 0x802988 <g_twi1_gyro_2_mag_y_nT+0x1>
    4bc2:	a0 90 89 29 	lds	r10, 0x2989	; 0x802989 <g_twi1_gyro_2_mag_y_nT+0x2>
    4bc6:	b0 90 8a 29 	lds	r11, 0x298A	; 0x80298a <g_twi1_gyro_2_mag_y_nT+0x3>
					int32_t l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    4bca:	20 91 83 29 	lds	r18, 0x2983	; 0x802983 <g_twi1_gyro_2_mag_z_nT>
    4bce:	30 91 84 29 	lds	r19, 0x2984	; 0x802984 <g_twi1_gyro_2_mag_z_nT+0x1>
    4bd2:	40 91 85 29 	lds	r20, 0x2985	; 0x802985 <g_twi1_gyro_2_mag_z_nT+0x2>
    4bd6:	50 91 86 29 	lds	r21, 0x2986	; 0x802986 <g_twi1_gyro_2_mag_z_nT+0x3>
    4bda:	2d 87       	std	Y+13, r18	; 0x0d
    4bdc:	3e 87       	std	Y+14, r19	; 0x0e
    4bde:	4f 87       	std	Y+15, r20	; 0x0f
    4be0:	58 8b       	std	Y+16, r21	; 0x10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4be2:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
    4be4:	20 e0       	ldi	r18, 0x00	; 0
    4be6:	30 e8       	ldi	r19, 0x80	; 128
    4be8:	4b e3       	ldi	r20, 0x3B	; 59
    4bea:	55 e4       	ldi	r21, 0x45	; 69
    4bec:	60 91 be 26 	lds	r22, 0x26BE	; 0x8026be <s_length.7652>
    4bf0:	70 91 bf 26 	lds	r23, 0x26BF	; 0x8026bf <s_length.7652+0x1>
    4bf4:	80 91 c0 26 	lds	r24, 0x26C0	; 0x8026c0 <s_length.7652+0x2>
    4bf8:	90 91 c1 26 	lds	r25, 0x26C1	; 0x8026c1 <s_length.7652+0x3>
    4bfc:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    4c00:	6b 01       	movw	r12, r22
    4c02:	7c 01       	movw	r14, r24
    4c04:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
    4c08:	16 2f       	mov	r17, r22
    4c0a:	a7 01       	movw	r20, r14
    4c0c:	96 01       	movw	r18, r12
    4c0e:	60 e0       	ldi	r22, 0x00	; 0
    4c10:	70 e0       	ldi	r23, 0x00	; 0
    4c12:	80 e8       	ldi	r24, 0x80	; 128
    4c14:	92 e4       	ldi	r25, 0x42	; 66
    4c16:	0e 94 f1 58 	call	0xb1e2	; 0xb1e2 <__subsf3>
    4c1a:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
    4c1e:	e1 2c       	mov	r14, r1
    4c20:	01 e0       	ldi	r16, 0x01	; 1
    4c22:	21 2f       	mov	r18, r17
    4c24:	43 e0       	ldi	r20, 0x03	; 3
    4c26:	82 e7       	ldi	r24, 0x72	; 114
    4c28:	0e 94 46 18 	call	0x308c	; 0x308c <task_twi2_lcd_rect>
					task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
    4c2c:	20 91 bd 26 	lds	r18, 0x26BD	; 0x8026bd <s_p1y.7654>
    4c30:	28 5d       	subi	r18, 0xD8	; 216
    4c32:	40 91 bc 26 	lds	r20, 0x26BC	; 0x8026bc <s_p1x.7653>
    4c36:	4a 56       	subi	r20, 0x6A	; 106
    4c38:	00 e0       	ldi	r16, 0x00	; 0
    4c3a:	68 e2       	ldi	r22, 0x28	; 40
    4c3c:	86 e9       	ldi	r24, 0x96	; 150
    4c3e:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
    4c42:	20 91 bb 26 	lds	r18, 0x26BB	; 0x8026bb <s_p2y.7656>
    4c46:	28 5d       	subi	r18, 0xD8	; 216
    4c48:	40 91 ba 26 	lds	r20, 0x26BA	; 0x8026ba <s_p2x.7655>
    4c4c:	4a 56       	subi	r20, 0x6A	; 106
    4c4e:	60 91 bd 26 	lds	r22, 0x26BD	; 0x8026bd <s_p1y.7654>
    4c52:	68 5d       	subi	r22, 0xD8	; 216
    4c54:	80 91 bc 26 	lds	r24, 0x26BC	; 0x8026bc <s_p1x.7653>
    4c58:	8a 56       	subi	r24, 0x6A	; 106
    4c5a:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
    4c5e:	20 91 b9 26 	lds	r18, 0x26B9	; 0x8026b9 <s_p3y.7658>
    4c62:	28 5d       	subi	r18, 0xD8	; 216
    4c64:	40 91 b8 26 	lds	r20, 0x26B8	; 0x8026b8 <s_p3x.7657>
    4c68:	4a 56       	subi	r20, 0x6A	; 106
    4c6a:	60 91 bb 26 	lds	r22, 0x26BB	; 0x8026bb <s_p2y.7656>
    4c6e:	68 5d       	subi	r22, 0xD8	; 216
    4c70:	80 91 ba 26 	lds	r24, 0x26BA	; 0x8026ba <s_p2x.7655>
    4c74:	8a 56       	subi	r24, 0x6A	; 106
    4c76:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>

					/* Draw center point */
					task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
    4c7a:	01 e0       	ldi	r16, 0x01	; 1
    4c7c:	21 e0       	ldi	r18, 0x01	; 1
    4c7e:	41 e0       	ldi	r20, 0x01	; 1
    4c80:	68 e2       	ldi	r22, 0x28	; 40
    4c82:	86 e9       	ldi	r24, 0x96	; 150
    4c84:	0e 94 73 18 	call	0x30e6	; 0x30e6 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
    4c88:	69 85       	ldd	r22, Y+9	; 0x09
    4c8a:	7a 85       	ldd	r23, Y+10	; 0x0a
    4c8c:	8b 85       	ldd	r24, Y+11	; 0x0b
    4c8e:	9c 85       	ldd	r25, Y+12	; 0x0c
    4c90:	0e 94 f8 59 	call	0xb3f0	; 0xb3f0 <__floatsisf>
    4c94:	69 87       	std	Y+9, r22	; 0x09
    4c96:	7a 87       	std	Y+10, r23	; 0x0a
    4c98:	8b 87       	std	Y+11, r24	; 0x0b
    4c9a:	9c 87       	std	Y+12, r25	; 0x0c
    4c9c:	c5 01       	movw	r24, r10
    4c9e:	b4 01       	movw	r22, r8
    4ca0:	0e 94 f8 59 	call	0xb3f0	; 0xb3f0 <__floatsisf>
    4ca4:	69 8b       	std	Y+17, r22	; 0x11
    4ca6:	7a 8b       	std	Y+18, r23	; 0x12
    4ca8:	8b 8b       	std	Y+19, r24	; 0x13
    4caa:	9c 8b       	std	Y+20, r25	; 0x14
    4cac:	6d 85       	ldd	r22, Y+13	; 0x0d
    4cae:	7e 85       	ldd	r23, Y+14	; 0x0e
    4cb0:	8f 85       	ldd	r24, Y+15	; 0x0f
    4cb2:	98 89       	ldd	r25, Y+16	; 0x10
    4cb4:	0e 94 f8 59 	call	0xb3f0	; 0xb3f0 <__floatsisf>
    4cb8:	6d 87       	std	Y+13, r22	; 0x0d
    4cba:	7e 87       	std	Y+14, r23	; 0x0e
    4cbc:	8f 87       	std	Y+15, r24	; 0x0f
    4cbe:	98 8b       	std	Y+16, r25	; 0x10
    4cc0:	29 85       	ldd	r18, Y+9	; 0x09
    4cc2:	3a 85       	ldd	r19, Y+10	; 0x0a
    4cc4:	4b 85       	ldd	r20, Y+11	; 0x0b
    4cc6:	5c 85       	ldd	r21, Y+12	; 0x0c
    4cc8:	ca 01       	movw	r24, r20
    4cca:	b9 01       	movw	r22, r18
    4ccc:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    4cd0:	4b 01       	movw	r8, r22
    4cd2:	5c 01       	movw	r10, r24
    4cd4:	29 89       	ldd	r18, Y+17	; 0x11
    4cd6:	3a 89       	ldd	r19, Y+18	; 0x12
    4cd8:	4b 89       	ldd	r20, Y+19	; 0x13
    4cda:	5c 89       	ldd	r21, Y+20	; 0x14
    4cdc:	ca 01       	movw	r24, r20
    4cde:	b9 01       	movw	r22, r18
    4ce0:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    4ce4:	9b 01       	movw	r18, r22
    4ce6:	ac 01       	movw	r20, r24
    4ce8:	c5 01       	movw	r24, r10
    4cea:	b4 01       	movw	r22, r8
    4cec:	0e 94 f2 58 	call	0xb1e4	; 0xb1e4 <__addsf3>
    4cf0:	4b 01       	movw	r8, r22
    4cf2:	5c 01       	movw	r10, r24
    4cf4:	2d 85       	ldd	r18, Y+13	; 0x0d
    4cf6:	3e 85       	ldd	r19, Y+14	; 0x0e
    4cf8:	4f 85       	ldd	r20, Y+15	; 0x0f
    4cfa:	58 89       	ldd	r21, Y+16	; 0x10
    4cfc:	ca 01       	movw	r24, r20
    4cfe:	b9 01       	movw	r22, r18
    4d00:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    4d04:	9b 01       	movw	r18, r22
    4d06:	ac 01       	movw	r20, r24
    4d08:	c5 01       	movw	r24, r10
    4d0a:	b4 01       	movw	r22, r8
    4d0c:	0e 94 f2 58 	call	0xb1e4	; 0xb1e4 <__addsf3>
    4d10:	20 e0       	ldi	r18, 0x00	; 0
    4d12:	30 e0       	ldi	r19, 0x00	; 0
    4d14:	40 e0       	ldi	r20, 0x00	; 0
    4d16:	5f e3       	ldi	r21, 0x3F	; 63
    4d18:	0e 94 48 5b 	call	0xb690	; 0xb690 <pow>
    4d1c:	f6 2e       	mov	r15, r22
    4d1e:	c7 2e       	mov	r12, r23
    4d20:	38 2e       	mov	r3, r24
    4d22:	29 2e       	mov	r2, r25
						if (!l_length) {
    4d24:	20 e0       	ldi	r18, 0x00	; 0
    4d26:	30 e0       	ldi	r19, 0x00	; 0
    4d28:	a9 01       	movw	r20, r18
    4d2a:	0e 94 56 59 	call	0xb2ac	; 0xb2ac <__cmpsf2>
    4d2e:	81 11       	cpse	r24, r1
    4d30:	09 c0       	rjmp	.+18     	; 0x4d44 <task_twi2_lcd+0x444>
							l_length = 1.f;
    4d32:	f1 2c       	mov	r15, r1
    4d34:	c1 2c       	mov	r12, r1
    4d36:	68 94       	set
    4d38:	33 24       	eor	r3, r3
    4d3a:	37 f8       	bld	r3, 7
    4d3c:	0f 2e       	mov	r0, r31
    4d3e:	ff e3       	ldi	r31, 0x3F	; 63
    4d40:	2f 2e       	mov	r2, r31
    4d42:	f0 2d       	mov	r31, r0
						}

						float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
						float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
						float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
						uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
    4d44:	2f 2d       	mov	r18, r15
    4d46:	3c 2d       	mov	r19, r12
    4d48:	43 2d       	mov	r20, r3
    4d4a:	52 2d       	mov	r21, r2
    4d4c:	69 85       	ldd	r22, Y+9	; 0x09
    4d4e:	7a 85       	ldd	r23, Y+10	; 0x0a
    4d50:	8b 85       	ldd	r24, Y+11	; 0x0b
    4d52:	9c 85       	ldd	r25, Y+12	; 0x0c
    4d54:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    4d58:	20 e0       	ldi	r18, 0x00	; 0
    4d5a:	30 e0       	ldi	r19, 0x00	; 0
    4d5c:	48 e4       	ldi	r20, 0x48	; 72
    4d5e:	51 e4       	ldi	r21, 0x41	; 65
    4d60:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    4d64:	4b 01       	movw	r8, r22
    4d66:	5c 01       	movw	r10, r24
    4d68:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
    4d6c:	d6 2e       	mov	r13, r22
						uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
    4d6e:	c5 01       	movw	r24, r10
    4d70:	b4 01       	movw	r22, r8
    4d72:	90 58       	subi	r25, 0x80	; 128
    4d74:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
    4d78:	16 2f       	mov	r17, r22
						uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
    4d7a:	2f 2d       	mov	r18, r15
    4d7c:	3c 2d       	mov	r19, r12
    4d7e:	43 2d       	mov	r20, r3
    4d80:	52 2d       	mov	r21, r2
    4d82:	69 89       	ldd	r22, Y+17	; 0x11
    4d84:	7a 89       	ldd	r23, Y+18	; 0x12
    4d86:	8b 89       	ldd	r24, Y+19	; 0x13
    4d88:	9c 89       	ldd	r25, Y+20	; 0x14
    4d8a:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    4d8e:	20 e0       	ldi	r18, 0x00	; 0
    4d90:	30 e0       	ldi	r19, 0x00	; 0
    4d92:	48 ec       	ldi	r20, 0xC8	; 200
    4d94:	51 e4       	ldi	r21, 0x41	; 65
    4d96:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    4d9a:	4b 01       	movw	r8, r22
    4d9c:	5c 01       	movw	r10, r24
    4d9e:	6d 2d       	mov	r22, r13
    4da0:	70 e0       	ldi	r23, 0x00	; 0
    4da2:	80 e0       	ldi	r24, 0x00	; 0
    4da4:	90 e0       	ldi	r25, 0x00	; 0
    4da6:	0e 94 f8 59 	call	0xb3f0	; 0xb3f0 <__floatsisf>
    4daa:	9b 01       	movw	r18, r22
    4dac:	ac 01       	movw	r20, r24
    4dae:	c5 01       	movw	r24, r10
    4db0:	b4 01       	movw	r22, r8
    4db2:	0e 94 f2 58 	call	0xb1e4	; 0xb1e4 <__addsf3>
    4db6:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
    4dba:	69 87       	std	Y+9, r22	; 0x09
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
    4dbc:	2f 2d       	mov	r18, r15
    4dbe:	3c 2d       	mov	r19, r12
    4dc0:	43 2d       	mov	r20, r3
    4dc2:	52 2d       	mov	r21, r2
    4dc4:	6d 85       	ldd	r22, Y+13	; 0x0d
    4dc6:	7e 85       	ldd	r23, Y+14	; 0x0e
    4dc8:	8f 85       	ldd	r24, Y+15	; 0x0f
    4dca:	98 89       	ldd	r25, Y+16	; 0x10
    4dcc:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    4dd0:	20 e0       	ldi	r18, 0x00	; 0
    4dd2:	30 e0       	ldi	r19, 0x00	; 0
    4dd4:	48 ec       	ldi	r20, 0xC8	; 200
    4dd6:	51 e4       	ldi	r21, 0x41	; 65
    4dd8:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    4ddc:	4b 01       	movw	r8, r22
    4dde:	5c 01       	movw	r10, r24
    4de0:	61 2f       	mov	r22, r17
    4de2:	70 e0       	ldi	r23, 0x00	; 0
    4de4:	80 e0       	ldi	r24, 0x00	; 0
    4de6:	90 e0       	ldi	r25, 0x00	; 0
    4de8:	0e 94 f8 59 	call	0xb3f0	; 0xb3f0 <__floatsisf>
    4dec:	9b 01       	movw	r18, r22
    4dee:	ac 01       	movw	r20, r24
    4df0:	c5 01       	movw	r24, r10
    4df2:	b4 01       	movw	r22, r8
    4df4:	0e 94 f2 58 	call	0xb1e4	; 0xb1e4 <__addsf3>
    4df8:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
    4dfc:	69 8b       	std	Y+17, r22	; 0x11

						// Saturation at 100T
						if (l_length > 100000.f) {
    4dfe:	20 e0       	ldi	r18, 0x00	; 0
    4e00:	30 e5       	ldi	r19, 0x50	; 80
    4e02:	43 ec       	ldi	r20, 0xC3	; 195
    4e04:	57 e4       	ldi	r21, 0x47	; 71
    4e06:	6f 2d       	mov	r22, r15
    4e08:	7c 2d       	mov	r23, r12
    4e0a:	83 2d       	mov	r24, r3
    4e0c:	92 2d       	mov	r25, r2
    4e0e:	0e 94 e1 5a 	call	0xb5c2	; 0xb5c2 <__gesf2>
    4e12:	18 16       	cp	r1, r24
    4e14:	6c f4       	brge	.+26     	; 0x4e30 <task_twi2_lcd+0x530>
							l_length = 100000.f;
    4e16:	f1 2c       	mov	r15, r1
    4e18:	0f 2e       	mov	r0, r31
    4e1a:	f0 e5       	ldi	r31, 0x50	; 80
    4e1c:	cf 2e       	mov	r12, r31
    4e1e:	f0 2d       	mov	r31, r0
    4e20:	0f 2e       	mov	r0, r31
    4e22:	f3 ec       	ldi	r31, 0xC3	; 195
    4e24:	3f 2e       	mov	r3, r31
    4e26:	f0 2d       	mov	r31, r0
    4e28:	0f 2e       	mov	r0, r31
    4e2a:	f7 e4       	ldi	r31, 0x47	; 71
    4e2c:	2f 2e       	mov	r2, r31
    4e2e:	f0 2d       	mov	r31, r0
						}

						task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
    4e30:	01 e0       	ldi	r16, 0x01	; 1
    4e32:	20 e0       	ldi	r18, 0x00	; 0
    4e34:	42 e0       	ldi	r20, 0x02	; 2
    4e36:	60 e4       	ldi	r22, 0x40	; 64
    4e38:	83 e7       	ldi	r24, 0x73	; 115
    4e3a:	0e 94 73 18 	call	0x30e6	; 0x30e6 <task_twi2_lcd_circ>
						task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
    4e3e:	20 e0       	ldi	r18, 0x00	; 0
    4e40:	30 e8       	ldi	r19, 0x80	; 128
    4e42:	4b e3       	ldi	r20, 0x3B	; 59
    4e44:	55 e4       	ldi	r21, 0x45	; 69
    4e46:	6f 2d       	mov	r22, r15
    4e48:	7c 2d       	mov	r23, r12
    4e4a:	83 2d       	mov	r24, r3
    4e4c:	92 2d       	mov	r25, r2
    4e4e:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    4e52:	4b 01       	movw	r8, r22
    4e54:	5c 01       	movw	r10, r24
    4e56:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
    4e5a:	6d 87       	std	Y+13, r22	; 0x0d
    4e5c:	a5 01       	movw	r20, r10
    4e5e:	94 01       	movw	r18, r8
    4e60:	60 e0       	ldi	r22, 0x00	; 0
    4e62:	70 e0       	ldi	r23, 0x00	; 0
    4e64:	80 e8       	ldi	r24, 0x80	; 128
    4e66:	92 e4       	ldi	r25, 0x42	; 66
    4e68:	0e 94 f1 58 	call	0xb1e2	; 0xb1e2 <__subsf3>
    4e6c:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
    4e70:	ee 24       	eor	r14, r14
    4e72:	e3 94       	inc	r14
    4e74:	2d 85       	ldd	r18, Y+13	; 0x0d
    4e76:	43 e0       	ldi	r20, 0x03	; 3
    4e78:	82 e7       	ldi	r24, 0x72	; 114
    4e7a:	0e 94 46 18 	call	0x308c	; 0x308c <task_twi2_lcd_rect>
						task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
    4e7e:	0f 2e       	mov	r0, r31
    4e80:	f8 e2       	ldi	r31, 0x28	; 40
    4e82:	ef 2e       	mov	r14, r31
    4e84:	f0 2d       	mov	r31, r0
    4e86:	e1 0e       	add	r14, r17
    4e88:	0f 2e       	mov	r0, r31
    4e8a:	f6 e9       	ldi	r31, 0x96	; 150
    4e8c:	af 2e       	mov	r10, r31
    4e8e:	f0 2d       	mov	r31, r0
    4e90:	ad 0c       	add	r10, r13
    4e92:	2e 2d       	mov	r18, r14
    4e94:	4a 2d       	mov	r20, r10
    4e96:	68 e2       	ldi	r22, 0x28	; 40
    4e98:	86 e9       	ldi	r24, 0x96	; 150
    4e9a:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
    4e9e:	b9 84       	ldd	r11, Y+9	; 0x09
    4ea0:	36 e9       	ldi	r19, 0x96	; 150
    4ea2:	b3 0e       	add	r11, r19
    4ea4:	2e 2d       	mov	r18, r14
    4ea6:	4b 2d       	mov	r20, r11
    4ea8:	6e 2d       	mov	r22, r14
    4eaa:	8a 2d       	mov	r24, r10
    4eac:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
    4eb0:	29 89       	ldd	r18, Y+17	; 0x11
    4eb2:	28 5d       	subi	r18, 0xD8	; 216
    4eb4:	4b 2d       	mov	r20, r11
    4eb6:	6e 2d       	mov	r22, r14
    4eb8:	8b 2d       	mov	r24, r11
    4eba:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>

						/* Store new set */
						s_length = l_length;
    4ebe:	8f 2d       	mov	r24, r15
    4ec0:	9c 2d       	mov	r25, r12
    4ec2:	a3 2d       	mov	r26, r3
    4ec4:	b2 2d       	mov	r27, r2
    4ec6:	80 93 be 26 	sts	0x26BE, r24	; 0x8026be <s_length.7652>
    4eca:	90 93 bf 26 	sts	0x26BF, r25	; 0x8026bf <s_length.7652+0x1>
    4ece:	a0 93 c0 26 	sts	0x26C0, r26	; 0x8026c0 <s_length.7652+0x2>
    4ed2:	b0 93 c1 26 	sts	0x26C1, r27	; 0x8026c1 <s_length.7652+0x3>
						s_p1x = p1x;
    4ed6:	d0 92 bc 26 	sts	0x26BC, r13	; 0x8026bc <s_p1x.7653>
						s_p1y = p1y;
    4eda:	10 93 bd 26 	sts	0x26BD, r17	; 0x8026bd <s_p1y.7654>
						s_p2x = p2x;
    4ede:	49 85       	ldd	r20, Y+9	; 0x09
    4ee0:	40 93 ba 26 	sts	0x26BA, r20	; 0x8026ba <s_p2x.7655>
						s_p2y = p2y;
    4ee4:	10 93 bb 26 	sts	0x26BB, r17	; 0x8026bb <s_p2y.7656>
						s_p3x = p3x;
    4ee8:	40 93 b8 26 	sts	0x26B8, r20	; 0x8026b8 <s_p3x.7657>
						s_p3y = p3y;
    4eec:	59 89       	ldd	r21, Y+17	; 0x11
    4eee:	50 93 b9 26 	sts	0x26B9, r21	; 0x8026b9 <s_p3y.7658>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4ef2:	8f b7       	in	r24, 0x3f	; 63
    4ef4:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    4ef6:	f8 94       	cli
	return flags;
    4ef8:	8e 81       	ldd	r24, Y+6	; 0x06
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    4efa:	e0 90 af 29 	lds	r14, 0x29AF	; 0x8029af <g_twi1_gyro_1_accel_x_mg>
    4efe:	f0 90 b0 29 	lds	r15, 0x29B0	; 0x8029b0 <g_twi1_gyro_1_accel_x_mg+0x1>
					int16_t l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    4f02:	c0 90 ad 29 	lds	r12, 0x29AD	; 0x8029ad <g_twi1_gyro_1_accel_y_mg>
    4f06:	d0 90 ae 29 	lds	r13, 0x29AE	; 0x8029ae <g_twi1_gyro_1_accel_y_mg+0x1>
					int16_t l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    4f0a:	a0 90 ab 29 	lds	r10, 0x29AB	; 0x8029ab <g_twi1_gyro_1_accel_z_mg>
    4f0e:	b0 90 ac 29 	lds	r11, 0x29AC	; 0x8029ac <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4f12:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					{
						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
    4f14:	20 91 b7 26 	lds	r18, 0x26B7	; 0x8026b7 <s_p1y.7675>
    4f18:	28 5d       	subi	r18, 0xD8	; 216
    4f1a:	40 91 b6 26 	lds	r20, 0x26B6	; 0x8026b6 <s_p1x.7674>
    4f1e:	4e 52       	subi	r20, 0x2E	; 46
    4f20:	00 e0       	ldi	r16, 0x00	; 0
    4f22:	68 e2       	ldi	r22, 0x28	; 40
    4f24:	82 ed       	ldi	r24, 0xD2	; 210
    4f26:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
    4f2a:	20 91 b5 26 	lds	r18, 0x26B5	; 0x8026b5 <s_p2y.7677>
    4f2e:	28 5d       	subi	r18, 0xD8	; 216
    4f30:	40 91 b4 26 	lds	r20, 0x26B4	; 0x8026b4 <s_p2x.7676>
    4f34:	4e 52       	subi	r20, 0x2E	; 46
    4f36:	60 91 b7 26 	lds	r22, 0x26B7	; 0x8026b7 <s_p1y.7675>
    4f3a:	68 5d       	subi	r22, 0xD8	; 216
    4f3c:	80 91 b6 26 	lds	r24, 0x26B6	; 0x8026b6 <s_p1x.7674>
    4f40:	8e 52       	subi	r24, 0x2E	; 46
    4f42:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
    4f46:	20 91 b3 26 	lds	r18, 0x26B3	; 0x8026b3 <s_p3y.7679>
    4f4a:	28 5d       	subi	r18, 0xD8	; 216
    4f4c:	40 91 b2 26 	lds	r20, 0x26B2	; 0x8026b2 <s_p3x.7678>
    4f50:	4e 52       	subi	r20, 0x2E	; 46
    4f52:	60 91 b5 26 	lds	r22, 0x26B5	; 0x8026b5 <s_p2y.7677>
    4f56:	68 5d       	subi	r22, 0xD8	; 216
    4f58:	80 91 b4 26 	lds	r24, 0x26B4	; 0x8026b4 <s_p2x.7676>
    4f5c:	8e 52       	subi	r24, 0x2E	; 46
    4f5e:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
					}

					/* Center point */
					task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
    4f62:	01 e0       	ldi	r16, 0x01	; 1
    4f64:	21 e0       	ldi	r18, 0x01	; 1
    4f66:	41 e0       	ldi	r20, 0x01	; 1
    4f68:	68 e2       	ldi	r22, 0x28	; 40
    4f6a:	82 ed       	ldi	r24, 0xD2	; 210
    4f6c:	0e 94 73 18 	call	0x30e6	; 0x30e6 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
    4f70:	c6 01       	movw	r24, r12
    4f72:	60 e5       	ldi	r22, 0x50	; 80
    4f74:	70 e0       	ldi	r23, 0x00	; 0
    4f76:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    4f7a:	16 2f       	mov	r17, r22
    4f7c:	c6 2e       	mov	r12, r22
    4f7e:	c1 94       	neg	r12
						uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
						uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
    4f80:	28 e2       	ldi	r18, 0x28	; 40
    4f82:	30 e0       	ldi	r19, 0x00	; 0
    4f84:	c7 01       	movw	r24, r14
    4f86:	b9 01       	movw	r22, r18
    4f88:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    4f8c:	dc 2c       	mov	r13, r12
    4f8e:	d6 1a       	sub	r13, r22
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
    4f90:	c5 01       	movw	r24, r10
    4f92:	b9 01       	movw	r22, r18
    4f94:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    4f98:	f1 2e       	mov	r15, r17
    4f9a:	f6 0e       	add	r15, r22

						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
    4f9c:	0f 2e       	mov	r0, r31
    4f9e:	f8 e2       	ldi	r31, 0x28	; 40
    4fa0:	ef 2e       	mov	r14, r31
    4fa2:	f0 2d       	mov	r31, r0
    4fa4:	e1 0e       	add	r14, r17
    4fa6:	0f 2e       	mov	r0, r31
    4fa8:	f2 ed       	ldi	r31, 0xD2	; 210
    4faa:	2f 2e       	mov	r2, r31
    4fac:	f0 2d       	mov	r31, r0
    4fae:	a2 2c       	mov	r10, r2
    4fb0:	a1 1a       	sub	r10, r17
    4fb2:	2e 2d       	mov	r18, r14
    4fb4:	4a 2d       	mov	r20, r10
    4fb6:	68 e2       	ldi	r22, 0x28	; 40
    4fb8:	82 ed       	ldi	r24, 0xD2	; 210
    4fba:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
    4fbe:	0f 2e       	mov	r0, r31
    4fc0:	f2 ed       	ldi	r31, 0xD2	; 210
    4fc2:	bf 2e       	mov	r11, r31
    4fc4:	f0 2d       	mov	r31, r0
    4fc6:	bd 0c       	add	r11, r13
    4fc8:	2e 2d       	mov	r18, r14
    4fca:	4b 2d       	mov	r20, r11
    4fcc:	6e 2d       	mov	r22, r14
    4fce:	8a 2d       	mov	r24, r10
    4fd0:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
    4fd4:	28 e2       	ldi	r18, 0x28	; 40
    4fd6:	2f 0d       	add	r18, r15
    4fd8:	4b 2d       	mov	r20, r11
    4fda:	6e 2d       	mov	r22, r14
    4fdc:	8b 2d       	mov	r24, r11
    4fde:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>

						/* Store new set */
						s_p1x = p1x;
    4fe2:	c0 92 b6 26 	sts	0x26B6, r12	; 0x8026b6 <s_p1x.7674>
						s_p1y = p1y;
    4fe6:	10 93 b7 26 	sts	0x26B7, r17	; 0x8026b7 <s_p1y.7675>
						s_p2x = p2x;
    4fea:	d0 92 b4 26 	sts	0x26B4, r13	; 0x8026b4 <s_p2x.7676>
						s_p2y = p2y;
    4fee:	10 93 b5 26 	sts	0x26B5, r17	; 0x8026b5 <s_p2y.7677>
						s_p3x = p3x;
    4ff2:	d0 92 b2 26 	sts	0x26B2, r13	; 0x8026b2 <s_p3x.7678>
						s_p3y = p3y;
    4ff6:	f0 92 b3 26 	sts	0x26B3, r15	; 0x8026b3 <s_p3y.7679>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4ffa:	8f b7       	in	r24, 0x3f	; 63
    4ffc:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    4ffe:	f8 94       	cli
	return flags;
    5000:	2f 81       	ldd	r18, Y+7	; 0x07
					static float s_rads_y = 0.f;
					static float s_rads_z = 0.f;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    5002:	60 91 a1 29 	lds	r22, 0x29A1	; 0x8029a1 <g_twi1_gyro_1_gyro_x_mdps>
    5006:	70 91 a2 29 	lds	r23, 0x29A2	; 0x8029a2 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    500a:	80 91 a3 29 	lds	r24, 0x29A3	; 0x8029a3 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    500e:	90 91 a4 29 	lds	r25, 0x29A4	; 0x8029a4 <g_twi1_gyro_1_gyro_x_mdps+0x3>
					int32_t l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    5012:	80 90 9d 29 	lds	r8, 0x299D	; 0x80299d <g_twi1_gyro_1_gyro_y_mdps>
    5016:	90 90 9e 29 	lds	r9, 0x299E	; 0x80299e <g_twi1_gyro_1_gyro_y_mdps+0x1>
    501a:	a0 90 9f 29 	lds	r10, 0x299F	; 0x80299f <g_twi1_gyro_1_gyro_y_mdps+0x2>
    501e:	b0 90 a0 29 	lds	r11, 0x29A0	; 0x8029a0 <g_twi1_gyro_1_gyro_y_mdps+0x3>
					int32_t l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    5022:	c0 90 99 29 	lds	r12, 0x2999	; 0x802999 <g_twi1_gyro_1_gyro_z_mdps>
    5026:	d0 90 9a 29 	lds	r13, 0x299A	; 0x80299a <g_twi1_gyro_1_gyro_z_mdps+0x1>
    502a:	e0 90 9b 29 	lds	r14, 0x299B	; 0x80299b <g_twi1_gyro_1_gyro_z_mdps+0x2>
    502e:	f0 90 9c 29 	lds	r15, 0x299C	; 0x80299c <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5032:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
    5034:	0e 94 f8 59 	call	0xb3f0	; 0xb3f0 <__floatsisf>
    5038:	2b ed       	ldi	r18, 0xDB	; 219
    503a:	3f e0       	ldi	r19, 0x0F	; 15
    503c:	49 e4       	ldi	r20, 0x49	; 73
    503e:	50 e4       	ldi	r21, 0x40	; 64
    5040:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    5044:	20 e0       	ldi	r18, 0x00	; 0
    5046:	38 ec       	ldi	r19, 0xC8	; 200
    5048:	4f e2       	ldi	r20, 0x2F	; 47
    504a:	58 e4       	ldi	r21, 0x48	; 72
    504c:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    5050:	69 87       	std	Y+9, r22	; 0x09
    5052:	7a 87       	std	Y+10, r23	; 0x0a
    5054:	8b 87       	std	Y+11, r24	; 0x0b
    5056:	9c 87       	std	Y+12, r25	; 0x0c
					float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
    5058:	c5 01       	movw	r24, r10
    505a:	b4 01       	movw	r22, r8
    505c:	0e 94 f8 59 	call	0xb3f0	; 0xb3f0 <__floatsisf>
    5060:	2b ed       	ldi	r18, 0xDB	; 219
    5062:	3f e0       	ldi	r19, 0x0F	; 15
    5064:	49 e4       	ldi	r20, 0x49	; 73
    5066:	50 e4       	ldi	r21, 0x40	; 64
    5068:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    506c:	20 e0       	ldi	r18, 0x00	; 0
    506e:	38 ec       	ldi	r19, 0xC8	; 200
    5070:	4f e2       	ldi	r20, 0x2F	; 47
    5072:	58 e4       	ldi	r21, 0x48	; 72
    5074:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    5078:	69 8b       	std	Y+17, r22	; 0x11
    507a:	7a 8b       	std	Y+18, r23	; 0x12
    507c:	8b 8b       	std	Y+19, r24	; 0x13
    507e:	9c 8b       	std	Y+20, r25	; 0x14
					float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
    5080:	c7 01       	movw	r24, r14
    5082:	b6 01       	movw	r22, r12
    5084:	0e 94 f8 59 	call	0xb3f0	; 0xb3f0 <__floatsisf>
    5088:	2b ed       	ldi	r18, 0xDB	; 219
    508a:	3f e0       	ldi	r19, 0x0F	; 15
    508c:	49 e4       	ldi	r20, 0x49	; 73
    508e:	50 e4       	ldi	r21, 0x40	; 64
    5090:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    5094:	20 e0       	ldi	r18, 0x00	; 0
    5096:	38 ec       	ldi	r19, 0xC8	; 200
    5098:	4f e2       	ldi	r20, 0x2F	; 47
    509a:	58 e4       	ldi	r21, 0x48	; 72
    509c:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    50a0:	6d 87       	std	Y+13, r22	; 0x0d
    50a2:	7e 87       	std	Y+14, r23	; 0x0e
    50a4:	8f 87       	std	Y+15, r24	; 0x0f
    50a6:	98 8b       	std	Y+16, r25	; 0x10

					/* Remove old lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
    50a8:	c0 90 ae 26 	lds	r12, 0x26AE	; 0x8026ae <s_rads_x.7694>
    50ac:	d0 90 af 26 	lds	r13, 0x26AF	; 0x8026af <s_rads_x.7694+0x1>
    50b0:	e0 90 b0 26 	lds	r14, 0x26B0	; 0x8026b0 <s_rads_x.7694+0x2>
    50b4:	f0 90 b1 26 	lds	r15, 0x26B1	; 0x8026b1 <s_rads_x.7694+0x3>
    50b8:	c7 01       	movw	r24, r14
    50ba:	b6 01       	movw	r22, r12
    50bc:	0e 94 5a 59 	call	0xb2b4	; 0xb2b4 <cos>
    50c0:	4b 01       	movw	r8, r22
    50c2:	5c 01       	movw	r10, r24
    50c4:	c7 01       	movw	r24, r14
    50c6:	b6 01       	movw	r22, r12
    50c8:	0e 94 94 5b 	call	0xb728	; 0xb728 <sin>
    50cc:	6b 01       	movw	r12, r22
    50ce:	7c 01       	movw	r14, r24
    50d0:	20 e0       	ldi	r18, 0x00	; 0
    50d2:	30 e0       	ldi	r19, 0x00	; 0
    50d4:	40 e4       	ldi	r20, 0x40	; 64
    50d6:	51 e4       	ldi	r21, 0x41	; 65
    50d8:	c5 01       	movw	r24, r10
    50da:	b4 01       	movw	r22, r8
    50dc:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    50e0:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    50e4:	0f 2e       	mov	r0, r31
    50e6:	f4 e6       	ldi	r31, 0x64	; 100
    50e8:	3f 2e       	mov	r3, r31
    50ea:	f0 2d       	mov	r31, r0
    50ec:	13 2d       	mov	r17, r3
    50ee:	16 1b       	sub	r17, r22
    50f0:	20 e0       	ldi	r18, 0x00	; 0
    50f2:	30 e0       	ldi	r19, 0x00	; 0
    50f4:	40 e4       	ldi	r20, 0x40	; 64
    50f6:	51 e4       	ldi	r21, 0x41	; 65
    50f8:	c7 01       	movw	r24, r14
    50fa:	b6 01       	movw	r22, r12
    50fc:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    5100:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    5104:	46 e9       	ldi	r20, 0x96	; 150
    5106:	46 1b       	sub	r20, r22
    5108:	00 e0       	ldi	r16, 0x00	; 0
    510a:	21 2f       	mov	r18, r17
    510c:	64 e6       	ldi	r22, 0x64	; 100
    510e:	86 e9       	ldi	r24, 0x96	; 150
    5110:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
    5114:	c0 90 aa 26 	lds	r12, 0x26AA	; 0x8026aa <s_rads_y.7695>
    5118:	d0 90 ab 26 	lds	r13, 0x26AB	; 0x8026ab <s_rads_y.7695+0x1>
    511c:	e0 90 ac 26 	lds	r14, 0x26AC	; 0x8026ac <s_rads_y.7695+0x2>
    5120:	f0 90 ad 26 	lds	r15, 0x26AD	; 0x8026ad <s_rads_y.7695+0x3>
    5124:	c7 01       	movw	r24, r14
    5126:	b6 01       	movw	r22, r12
    5128:	0e 94 5a 59 	call	0xb2b4	; 0xb2b4 <cos>
    512c:	4b 01       	movw	r8, r22
    512e:	5c 01       	movw	r10, r24
    5130:	c7 01       	movw	r24, r14
    5132:	b6 01       	movw	r22, r12
    5134:	0e 94 94 5b 	call	0xb728	; 0xb728 <sin>
    5138:	6b 01       	movw	r12, r22
    513a:	7c 01       	movw	r14, r24
    513c:	20 e0       	ldi	r18, 0x00	; 0
    513e:	30 e0       	ldi	r19, 0x00	; 0
    5140:	40 e4       	ldi	r20, 0x40	; 64
    5142:	51 e4       	ldi	r21, 0x41	; 65
    5144:	c5 01       	movw	r24, r10
    5146:	b4 01       	movw	r22, r8
    5148:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    514c:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    5150:	13 2d       	mov	r17, r3
    5152:	16 1b       	sub	r17, r22
    5154:	20 e0       	ldi	r18, 0x00	; 0
    5156:	30 e0       	ldi	r19, 0x00	; 0
    5158:	40 e4       	ldi	r20, 0x40	; 64
    515a:	51 e4       	ldi	r21, 0x41	; 65
    515c:	c7 01       	movw	r24, r14
    515e:	b6 01       	movw	r22, r12
    5160:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    5164:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    5168:	44 eb       	ldi	r20, 0xB4	; 180
    516a:	46 0f       	add	r20, r22
    516c:	21 2f       	mov	r18, r17
    516e:	64 e6       	ldi	r22, 0x64	; 100
    5170:	84 eb       	ldi	r24, 0xB4	; 180
    5172:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
    5176:	c0 90 a6 26 	lds	r12, 0x26A6	; 0x8026a6 <__data_end>
    517a:	d0 90 a7 26 	lds	r13, 0x26A7	; 0x8026a7 <__data_end+0x1>
    517e:	e0 90 a8 26 	lds	r14, 0x26A8	; 0x8026a8 <__data_end+0x2>
    5182:	f0 90 a9 26 	lds	r15, 0x26A9	; 0x8026a9 <__data_end+0x3>
    5186:	c7 01       	movw	r24, r14
    5188:	b6 01       	movw	r22, r12
    518a:	0e 94 5a 59 	call	0xb2b4	; 0xb2b4 <cos>
    518e:	4b 01       	movw	r8, r22
    5190:	5c 01       	movw	r10, r24
    5192:	c7 01       	movw	r24, r14
    5194:	b6 01       	movw	r22, r12
    5196:	0e 94 94 5b 	call	0xb728	; 0xb728 <sin>
    519a:	6b 01       	movw	r12, r22
    519c:	7c 01       	movw	r14, r24
    519e:	20 e0       	ldi	r18, 0x00	; 0
    51a0:	30 e0       	ldi	r19, 0x00	; 0
    51a2:	40 e4       	ldi	r20, 0x40	; 64
    51a4:	51 e4       	ldi	r21, 0x41	; 65
    51a6:	c5 01       	movw	r24, r10
    51a8:	b4 01       	movw	r22, r8
    51aa:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    51ae:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    51b2:	13 2d       	mov	r17, r3
    51b4:	16 1b       	sub	r17, r22
    51b6:	20 e0       	ldi	r18, 0x00	; 0
    51b8:	30 e0       	ldi	r19, 0x00	; 0
    51ba:	40 e4       	ldi	r20, 0x40	; 64
    51bc:	51 e4       	ldi	r21, 0x41	; 65
    51be:	c7 01       	movw	r24, r14
    51c0:	b6 01       	movw	r22, r12
    51c2:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    51c6:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    51ca:	42 2d       	mov	r20, r2
    51cc:	46 1b       	sub	r20, r22
    51ce:	21 2f       	mov	r18, r17
    51d0:	64 e6       	ldi	r22, 0x64	; 100
    51d2:	82 ed       	ldi	r24, 0xD2	; 210
    51d4:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>

					/* Draw new lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
    51d8:	69 85       	ldd	r22, Y+9	; 0x09
    51da:	7a 85       	ldd	r23, Y+10	; 0x0a
    51dc:	8b 85       	ldd	r24, Y+11	; 0x0b
    51de:	9c 85       	ldd	r25, Y+12	; 0x0c
    51e0:	0e 94 5a 59 	call	0xb2b4	; 0xb2b4 <cos>
    51e4:	4b 01       	movw	r8, r22
    51e6:	5c 01       	movw	r10, r24
    51e8:	69 85       	ldd	r22, Y+9	; 0x09
    51ea:	7a 85       	ldd	r23, Y+10	; 0x0a
    51ec:	8b 85       	ldd	r24, Y+11	; 0x0b
    51ee:	9c 85       	ldd	r25, Y+12	; 0x0c
    51f0:	0e 94 94 5b 	call	0xb728	; 0xb728 <sin>
    51f4:	6b 01       	movw	r12, r22
    51f6:	7c 01       	movw	r14, r24
    51f8:	20 e0       	ldi	r18, 0x00	; 0
    51fa:	30 e0       	ldi	r19, 0x00	; 0
    51fc:	40 e4       	ldi	r20, 0x40	; 64
    51fe:	51 e4       	ldi	r21, 0x41	; 65
    5200:	c5 01       	movw	r24, r10
    5202:	b4 01       	movw	r22, r8
    5204:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    5208:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    520c:	13 2d       	mov	r17, r3
    520e:	16 1b       	sub	r17, r22
    5210:	20 e0       	ldi	r18, 0x00	; 0
    5212:	30 e0       	ldi	r19, 0x00	; 0
    5214:	40 e4       	ldi	r20, 0x40	; 64
    5216:	51 e4       	ldi	r21, 0x41	; 65
    5218:	c7 01       	movw	r24, r14
    521a:	b6 01       	movw	r22, r12
    521c:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    5220:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    5224:	46 e9       	ldi	r20, 0x96	; 150
    5226:	46 1b       	sub	r20, r22
    5228:	01 e0       	ldi	r16, 0x01	; 1
    522a:	21 2f       	mov	r18, r17
    522c:	64 e6       	ldi	r22, 0x64	; 100
    522e:	86 e9       	ldi	r24, 0x96	; 150
    5230:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
    5234:	69 89       	ldd	r22, Y+17	; 0x11
    5236:	7a 89       	ldd	r23, Y+18	; 0x12
    5238:	8b 89       	ldd	r24, Y+19	; 0x13
    523a:	9c 89       	ldd	r25, Y+20	; 0x14
    523c:	0e 94 5a 59 	call	0xb2b4	; 0xb2b4 <cos>
    5240:	4b 01       	movw	r8, r22
    5242:	5c 01       	movw	r10, r24
    5244:	69 89       	ldd	r22, Y+17	; 0x11
    5246:	7a 89       	ldd	r23, Y+18	; 0x12
    5248:	8b 89       	ldd	r24, Y+19	; 0x13
    524a:	9c 89       	ldd	r25, Y+20	; 0x14
    524c:	0e 94 94 5b 	call	0xb728	; 0xb728 <sin>
    5250:	6b 01       	movw	r12, r22
    5252:	7c 01       	movw	r14, r24
    5254:	20 e0       	ldi	r18, 0x00	; 0
    5256:	30 e0       	ldi	r19, 0x00	; 0
    5258:	40 e4       	ldi	r20, 0x40	; 64
    525a:	51 e4       	ldi	r21, 0x41	; 65
    525c:	c5 01       	movw	r24, r10
    525e:	b4 01       	movw	r22, r8
    5260:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    5264:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    5268:	13 2d       	mov	r17, r3
    526a:	16 1b       	sub	r17, r22
    526c:	20 e0       	ldi	r18, 0x00	; 0
    526e:	30 e0       	ldi	r19, 0x00	; 0
    5270:	40 e4       	ldi	r20, 0x40	; 64
    5272:	51 e4       	ldi	r21, 0x41	; 65
    5274:	c7 01       	movw	r24, r14
    5276:	b6 01       	movw	r22, r12
    5278:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    527c:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    5280:	44 eb       	ldi	r20, 0xB4	; 180
    5282:	46 0f       	add	r20, r22
    5284:	21 2f       	mov	r18, r17
    5286:	64 e6       	ldi	r22, 0x64	; 100
    5288:	84 eb       	ldi	r24, 0xB4	; 180
    528a:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
    528e:	6d 85       	ldd	r22, Y+13	; 0x0d
    5290:	7e 85       	ldd	r23, Y+14	; 0x0e
    5292:	8f 85       	ldd	r24, Y+15	; 0x0f
    5294:	98 89       	ldd	r25, Y+16	; 0x10
    5296:	0e 94 5a 59 	call	0xb2b4	; 0xb2b4 <cos>
    529a:	4b 01       	movw	r8, r22
    529c:	5c 01       	movw	r10, r24
    529e:	6d 85       	ldd	r22, Y+13	; 0x0d
    52a0:	7e 85       	ldd	r23, Y+14	; 0x0e
    52a2:	8f 85       	ldd	r24, Y+15	; 0x0f
    52a4:	98 89       	ldd	r25, Y+16	; 0x10
    52a6:	0e 94 94 5b 	call	0xb728	; 0xb728 <sin>
    52aa:	6b 01       	movw	r12, r22
    52ac:	7c 01       	movw	r14, r24
    52ae:	20 e0       	ldi	r18, 0x00	; 0
    52b0:	30 e0       	ldi	r19, 0x00	; 0
    52b2:	40 e4       	ldi	r20, 0x40	; 64
    52b4:	51 e4       	ldi	r21, 0x41	; 65
    52b6:	c5 01       	movw	r24, r10
    52b8:	b4 01       	movw	r22, r8
    52ba:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    52be:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    52c2:	13 2d       	mov	r17, r3
    52c4:	16 1b       	sub	r17, r22
    52c6:	20 e0       	ldi	r18, 0x00	; 0
    52c8:	30 e0       	ldi	r19, 0x00	; 0
    52ca:	40 e4       	ldi	r20, 0x40	; 64
    52cc:	51 e4       	ldi	r21, 0x41	; 65
    52ce:	c7 01       	movw	r24, r14
    52d0:	b6 01       	movw	r22, r12
    52d2:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    52d6:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    52da:	42 2d       	mov	r20, r2
    52dc:	46 1b       	sub	r20, r22
    52de:	21 2f       	mov	r18, r17
    52e0:	64 e6       	ldi	r22, 0x64	; 100
    52e2:	82 ed       	ldi	r24, 0xD2	; 210
    52e4:	0e 94 9a 18 	call	0x3134	; 0x3134 <task_twi2_lcd_line>

					/* Store new set */
					s_rads_x = rads_x;
    52e8:	89 85       	ldd	r24, Y+9	; 0x09
    52ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    52ec:	ab 85       	ldd	r26, Y+11	; 0x0b
    52ee:	bc 85       	ldd	r27, Y+12	; 0x0c
    52f0:	80 93 ae 26 	sts	0x26AE, r24	; 0x8026ae <s_rads_x.7694>
    52f4:	90 93 af 26 	sts	0x26AF, r25	; 0x8026af <s_rads_x.7694+0x1>
    52f8:	a0 93 b0 26 	sts	0x26B0, r26	; 0x8026b0 <s_rads_x.7694+0x2>
    52fc:	b0 93 b1 26 	sts	0x26B1, r27	; 0x8026b1 <s_rads_x.7694+0x3>
					s_rads_y = rads_y;
    5300:	29 89       	ldd	r18, Y+17	; 0x11
    5302:	3a 89       	ldd	r19, Y+18	; 0x12
    5304:	4b 89       	ldd	r20, Y+19	; 0x13
    5306:	5c 89       	ldd	r21, Y+20	; 0x14
    5308:	20 93 aa 26 	sts	0x26AA, r18	; 0x8026aa <s_rads_y.7695>
    530c:	30 93 ab 26 	sts	0x26AB, r19	; 0x8026ab <s_rads_y.7695+0x1>
    5310:	40 93 ac 26 	sts	0x26AC, r20	; 0x8026ac <s_rads_y.7695+0x2>
    5314:	50 93 ad 26 	sts	0x26AD, r21	; 0x8026ad <s_rads_y.7695+0x3>
					s_rads_z = rads_z;
    5318:	8d 85       	ldd	r24, Y+13	; 0x0d
    531a:	9e 85       	ldd	r25, Y+14	; 0x0e
    531c:	af 85       	ldd	r26, Y+15	; 0x0f
    531e:	b8 89       	ldd	r27, Y+16	; 0x10
    5320:	80 93 a6 26 	sts	0x26A6, r24	; 0x8026a6 <__data_end>
    5324:	90 93 a7 26 	sts	0x26A7, r25	; 0x8026a7 <__data_end+0x1>
    5328:	a0 93 a8 26 	sts	0x26A8, r26	; 0x8026a8 <__data_end+0x2>
    532c:	b0 93 a9 26 	sts	0x26A9, r27	; 0x8026a9 <__data_end+0x3>
				}
			}

			/* Update same text line each second when no Gfx data is drawn */
			if (g_adc_enabled) {
    5330:	80 91 55 20 	lds	r24, 0x2055	; 0x802055 <g_adc_enabled>
    5334:	88 23       	and	r24, r24
    5336:	09 f4       	brne	.+2      	; 0x533a <task_twi2_lcd+0xa3a>
    5338:	e2 c0       	rjmp	.+452    	; 0x54fe <task_twi2_lcd+0xbfe>
				if ((s_lcd_entry_cnt % 8) == 1) {
    533a:	80 91 c2 26 	lds	r24, 0x26C2	; 0x8026c2 <s_lcd_entry_cnt.7643>
    533e:	90 91 c3 26 	lds	r25, 0x26C3	; 0x8026c3 <s_lcd_entry_cnt.7643+0x1>
    5342:	87 70       	andi	r24, 0x07	; 7
    5344:	99 27       	eor	r25, r25
    5346:	81 30       	cpi	r24, 0x01	; 1
    5348:	91 05       	cpc	r25, r1
    534a:	09 f0       	breq	.+2      	; 0x534e <task_twi2_lcd+0xa4e>
    534c:	4a c0       	rjmp	.+148    	; 0x53e2 <task_twi2_lcd+0xae2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    534e:	8f b7       	in	r24, 0x3f	; 63
    5350:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    5352:	f8 94       	cli
	return flags;
    5354:	8d 81       	ldd	r24, Y+5	; 0x05
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_temp_deg_100			= g_adc_temp_deg_100;
    5356:	c0 90 df 28 	lds	r12, 0x28DF	; 0x8028df <g_adc_temp_deg_100>
    535a:	d0 90 e0 28 	lds	r13, 0x28E0	; 0x8028e0 <g_adc_temp_deg_100+0x1>
					int16_t l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    535e:	e0 90 e9 28 	lds	r14, 0x28E9	; 0x8028e9 <g_adc_5v0_volt_1000>
    5362:	f0 90 ea 28 	lds	r15, 0x28EA	; 0x8028ea <g_adc_5v0_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5366:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* ADC_TEMP */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_temp_deg_100 / 100,      (l_adc_temp_deg_100 / 10) % 10,  "%02d.%01d");
    5368:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7647>
    536c:	81 e0       	ldi	r24, 0x01	; 1
    536e:	83 0f       	add	r24, r19
    5370:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7647>
    5374:	ea e0       	ldi	r30, 0x0A	; 10
    5376:	f0 e0       	ldi	r31, 0x00	; 0
    5378:	c6 01       	movw	r24, r12
    537a:	bf 01       	movw	r22, r30
    537c:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    5380:	cb 01       	movw	r24, r22
    5382:	bf 01       	movw	r22, r30
    5384:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    5388:	fc 01       	movw	r30, r24
    538a:	c6 01       	movw	r24, r12
    538c:	64 e6       	ldi	r22, 0x64	; 100
    538e:	70 e0       	ldi	r23, 0x00	; 0
    5390:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    5394:	ab 01       	movw	r20, r22
    5396:	33 0f       	add	r19, r19
    5398:	83 2f       	mov	r24, r19
    539a:	88 0f       	add	r24, r24
    539c:	88 0f       	add	r24, r24
    539e:	63 2f       	mov	r22, r19
    53a0:	68 0f       	add	r22, r24
    53a2:	02 e1       	ldi	r16, 0x12	; 18
    53a4:	14 e2       	ldi	r17, 0x24	; 36
    53a6:	9f 01       	movw	r18, r30
    53a8:	8c e3       	ldi	r24, 0x3C	; 60
    53aa:	0e 94 70 19 	call	0x32e0	; 0x32e0 <task_twi2_lcd_print_format_uint16>

					/* ADC_5V0 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_5v0_volt_1000 / 1000,     l_adc_5v0_volt_1000 % 1000,     "%1d.%03d");
    53ae:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7647>
    53b2:	81 e0       	ldi	r24, 0x01	; 1
    53b4:	83 0f       	add	r24, r19
    53b6:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7647>
    53ba:	c7 01       	movw	r24, r14
    53bc:	68 ee       	ldi	r22, 0xE8	; 232
    53be:	73 e0       	ldi	r23, 0x03	; 3
    53c0:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    53c4:	ab 01       	movw	r20, r22
    53c6:	fc 01       	movw	r30, r24
    53c8:	33 0f       	add	r19, r19
    53ca:	93 2f       	mov	r25, r19
    53cc:	99 0f       	add	r25, r25
    53ce:	99 0f       	add	r25, r25
    53d0:	63 2f       	mov	r22, r19
    53d2:	69 0f       	add	r22, r25
    53d4:	0c e1       	ldi	r16, 0x1C	; 28
    53d6:	14 e2       	ldi	r17, 0x24	; 36
    53d8:	9f 01       	movw	r18, r30
    53da:	8c e3       	ldi	r24, 0x3C	; 60
    53dc:	0e 94 70 19 	call	0x32e0	; 0x32e0 <task_twi2_lcd_print_format_uint16>
    53e0:	91 c0       	rjmp	.+290    	; 0x5504 <task_twi2_lcd+0xc04>

				} else if ((s_lcd_entry_cnt % 8) == 2) {
    53e2:	82 30       	cpi	r24, 0x02	; 2
    53e4:	91 05       	cpc	r25, r1
    53e6:	09 f0       	breq	.+2      	; 0x53ea <task_twi2_lcd+0xaea>
    53e8:	3f c0       	rjmp	.+126    	; 0x5468 <task_twi2_lcd+0xb68>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    53ea:	8f b7       	in	r24, 0x3f	; 63
    53ec:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    53ee:	f8 94       	cli
	return flags;
    53f0:	2c 81       	ldd	r18, Y+4	; 0x04
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    53f2:	80 91 e7 28 	lds	r24, 0x28E7	; 0x8028e7 <g_adc_vbat_volt_1000>
    53f6:	90 91 e8 28 	lds	r25, 0x28E8	; 0x8028e8 <g_adc_vbat_volt_1000+0x1>
					int16_t l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    53fa:	c0 90 eb 28 	lds	r12, 0x28EB	; 0x8028eb <g_adc_vctcxo_volt_1000>
    53fe:	d0 90 ec 28 	lds	r13, 0x28EC	; 0x8028ec <g_adc_vctcxo_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5402:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					/* ADC_VBAT */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_vbat_volt_1000 / 1000,    l_adc_vbat_volt_1000 % 1000,    "%1d.%03d");
    5404:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7647>
    5408:	21 e0       	ldi	r18, 0x01	; 1
    540a:	23 0f       	add	r18, r19
    540c:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7647>
    5410:	0f 2e       	mov	r0, r31
    5412:	f8 ee       	ldi	r31, 0xE8	; 232
    5414:	ef 2e       	mov	r14, r31
    5416:	f3 e0       	ldi	r31, 0x03	; 3
    5418:	ff 2e       	mov	r15, r31
    541a:	f0 2d       	mov	r31, r0
    541c:	b7 01       	movw	r22, r14
    541e:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    5422:	ab 01       	movw	r20, r22
    5424:	33 0f       	add	r19, r19
    5426:	63 2f       	mov	r22, r19
    5428:	66 0f       	add	r22, r22
    542a:	66 0f       	add	r22, r22
    542c:	63 0f       	add	r22, r19
    542e:	0c e1       	ldi	r16, 0x1C	; 28
    5430:	14 e2       	ldi	r17, 0x24	; 36
    5432:	9c 01       	movw	r18, r24
    5434:	8c e3       	ldi	r24, 0x3C	; 60
    5436:	0e 94 70 19 	call	0x32e0	; 0x32e0 <task_twi2_lcd_print_format_uint16>

					/* ADC_VCTCXO */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_vctcxo_volt_1000 / 1000,  l_adc_vctcxo_volt_1000 % 1000,  "%1d.%03d");
    543a:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7647>
    543e:	81 e0       	ldi	r24, 0x01	; 1
    5440:	83 0f       	add	r24, r19
    5442:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7647>
    5446:	c6 01       	movw	r24, r12
    5448:	b7 01       	movw	r22, r14
    544a:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    544e:	ab 01       	movw	r20, r22
    5450:	fc 01       	movw	r30, r24
    5452:	33 0f       	add	r19, r19
    5454:	93 2f       	mov	r25, r19
    5456:	99 0f       	add	r25, r25
    5458:	99 0f       	add	r25, r25
    545a:	63 2f       	mov	r22, r19
    545c:	69 0f       	add	r22, r25
    545e:	9f 01       	movw	r18, r30
    5460:	8c e3       	ldi	r24, 0x3C	; 60
    5462:	0e 94 70 19 	call	0x32e0	; 0x32e0 <task_twi2_lcd_print_format_uint16>
    5466:	4e c0       	rjmp	.+156    	; 0x5504 <task_twi2_lcd+0xc04>

				} else if ((s_lcd_entry_cnt % 8) == 3) {
    5468:	83 30       	cpi	r24, 0x03	; 3
    546a:	91 05       	cpc	r25, r1
    546c:	09 f0       	breq	.+2      	; 0x5470 <task_twi2_lcd+0xb70>
    546e:	3f c0       	rjmp	.+126    	; 0x54ee <task_twi2_lcd+0xbee>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5470:	8f b7       	in	r24, 0x3f	; 63
    5472:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    5474:	f8 94       	cli
	return flags;
    5476:	2b 81       	ldd	r18, Y+3	; 0x03
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    5478:	80 91 e5 28 	lds	r24, 0x28E5	; 0x8028e5 <g_adc_io_adc4_volt_1000>
    547c:	90 91 e6 28 	lds	r25, 0x28E6	; 0x8028e6 <g_adc_io_adc4_volt_1000+0x1>
					int16_t l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    5480:	c0 90 e3 28 	lds	r12, 0x28E3	; 0x8028e3 <g_adc_io_adc5_volt_1000>
    5484:	d0 90 e4 28 	lds	r13, 0x28E4	; 0x8028e4 <g_adc_io_adc5_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5488:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					/* ADC_IO_ADC4 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_io_adc4_volt_1000 / 1000, l_adc_io_adc4_volt_1000 % 1000, "%1d.%03d");
    548a:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7647>
    548e:	21 e0       	ldi	r18, 0x01	; 1
    5490:	23 0f       	add	r18, r19
    5492:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7647>
    5496:	0f 2e       	mov	r0, r31
    5498:	f8 ee       	ldi	r31, 0xE8	; 232
    549a:	ef 2e       	mov	r14, r31
    549c:	f3 e0       	ldi	r31, 0x03	; 3
    549e:	ff 2e       	mov	r15, r31
    54a0:	f0 2d       	mov	r31, r0
    54a2:	b7 01       	movw	r22, r14
    54a4:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    54a8:	ab 01       	movw	r20, r22
    54aa:	33 0f       	add	r19, r19
    54ac:	63 2f       	mov	r22, r19
    54ae:	66 0f       	add	r22, r22
    54b0:	66 0f       	add	r22, r22
    54b2:	63 0f       	add	r22, r19
    54b4:	0c e1       	ldi	r16, 0x1C	; 28
    54b6:	14 e2       	ldi	r17, 0x24	; 36
    54b8:	9c 01       	movw	r18, r24
    54ba:	8c e3       	ldi	r24, 0x3C	; 60
    54bc:	0e 94 70 19 	call	0x32e0	; 0x32e0 <task_twi2_lcd_print_format_uint16>

					/* ADC_IO_ADC5 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_io_adc5_volt_1000 / 1000, l_adc_io_adc5_volt_1000 % 1000, "%1d.%03d");
    54c0:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7647>
    54c4:	81 e0       	ldi	r24, 0x01	; 1
    54c6:	83 0f       	add	r24, r19
    54c8:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7647>
    54cc:	c6 01       	movw	r24, r12
    54ce:	b7 01       	movw	r22, r14
    54d0:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    54d4:	ab 01       	movw	r20, r22
    54d6:	fc 01       	movw	r30, r24
    54d8:	33 0f       	add	r19, r19
    54da:	93 2f       	mov	r25, r19
    54dc:	99 0f       	add	r25, r25
    54de:	99 0f       	add	r25, r25
    54e0:	63 2f       	mov	r22, r19
    54e2:	69 0f       	add	r22, r25
    54e4:	9f 01       	movw	r18, r30
    54e6:	8c e3       	ldi	r24, 0x3C	; 60
    54e8:	0e 94 70 19 	call	0x32e0	; 0x32e0 <task_twi2_lcd_print_format_uint16>
    54ec:	0b c0       	rjmp	.+22     	; 0x5504 <task_twi2_lcd+0xc04>

				} else if ((s_lcd_entry_cnt % 8) == 5) {
    54ee:	05 97       	sbiw	r24, 0x05	; 5
    54f0:	49 f4       	brne	.+18     	; 0x5504 <task_twi2_lcd+0xc04>
					cpu_irq_restore(flags);

					/* ADC_SILENCE */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_silence_volt_1000 / 1000, l_adc_silence_volt_1000 % 1000, "%1d.%03d");
					#else
					s_line++;
    54f2:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_line.7647>
    54f6:	8f 5f       	subi	r24, 0xFF	; 255
    54f8:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7647>
    54fc:	9e c0       	rjmp	.+316    	; 0x563a <task_twi2_lcd+0xd3a>
					#endif
				}

			} else {
				s_line = 9;
    54fe:	89 e0       	ldi	r24, 0x09	; 9
    5500:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7647>
			}

			if ((s_lcd_entry_cnt % 8) == 6) {
    5504:	80 91 c2 26 	lds	r24, 0x26C2	; 0x8026c2 <s_lcd_entry_cnt.7643>
    5508:	90 91 c3 26 	lds	r25, 0x26C3	; 0x8026c3 <s_lcd_entry_cnt.7643+0x1>
    550c:	87 70       	andi	r24, 0x07	; 7
    550e:	99 27       	eor	r25, r25
    5510:	86 30       	cpi	r24, 0x06	; 6
    5512:	91 05       	cpc	r25, r1
    5514:	09 f0       	breq	.+2      	; 0x5518 <task_twi2_lcd+0xc18>
    5516:	52 c0       	rjmp	.+164    	; 0x55bc <task_twi2_lcd+0xcbc>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5518:	8f b7       	in	r24, 0x3f	; 63
    551a:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    551c:	f8 94       	cli
	return flags;
    551e:	2a 81       	ldd	r18, Y+2	; 0x02
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int32_t l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    5520:	60 91 64 29 	lds	r22, 0x2964	; 0x802964 <g_twi1_baro_temp_100>
    5524:	70 91 65 29 	lds	r23, 0x2965	; 0x802965 <g_twi1_baro_temp_100+0x1>
    5528:	80 91 66 29 	lds	r24, 0x2966	; 0x802966 <g_twi1_baro_temp_100+0x2>
    552c:	90 91 67 29 	lds	r25, 0x2967	; 0x802967 <g_twi1_baro_temp_100+0x3>
				int32_t l_twi1_baro_p_100			= g_twi1_baro_p_100;
    5530:	80 90 60 29 	lds	r8, 0x2960	; 0x802960 <g_twi1_baro_p_100>
    5534:	90 90 61 29 	lds	r9, 0x2961	; 0x802961 <g_twi1_baro_p_100+0x1>
    5538:	a0 90 62 29 	lds	r10, 0x2962	; 0x802962 <g_twi1_baro_p_100+0x2>
    553c:	b0 90 63 29 	lds	r11, 0x2963	; 0x802963 <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5540:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				/* Baro_Temp */
				task_twi2_lcd_print_format_uint32(col_left, (s_line++) * 10, l_twi1_baro_temp_100 / 100,     l_twi1_baro_temp_100 % 100,     "%02ld.%02ld");
    5542:	10 91 06 20 	lds	r17, 0x2006	; 0x802006 <s_line.7647>
    5546:	21 e0       	ldi	r18, 0x01	; 1
    5548:	21 0f       	add	r18, r17
    554a:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7647>
    554e:	24 e6       	ldi	r18, 0x64	; 100
    5550:	30 e0       	ldi	r19, 0x00	; 0
    5552:	40 e0       	ldi	r20, 0x00	; 0
    5554:	50 e0       	ldi	r21, 0x00	; 0
    5556:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    555a:	11 0f       	add	r17, r17
    555c:	e1 2f       	mov	r30, r17
    555e:	ee 0f       	add	r30, r30
    5560:	ee 0f       	add	r30, r30
    5562:	e1 0f       	add	r30, r17
    5564:	0f 2e       	mov	r0, r31
    5566:	f5 e2       	ldi	r31, 0x25	; 37
    5568:	cf 2e       	mov	r12, r31
    556a:	f4 e2       	ldi	r31, 0x24	; 36
    556c:	df 2e       	mov	r13, r31
    556e:	f0 2d       	mov	r31, r0
    5570:	7b 01       	movw	r14, r22
    5572:	8c 01       	movw	r16, r24
    5574:	6e 2f       	mov	r22, r30
    5576:	8c e3       	ldi	r24, 0x3C	; 60
    5578:	0e 94 27 19 	call	0x324e	; 0x324e <task_twi2_lcd_print_format_uint32>

				/* Baro_P */
				task_twi2_lcd_print_format_uint32(col_left, (s_line++) * 10, l_twi1_baro_p_100 / 100,        l_twi1_baro_p_100 % 100,        "%04ld.%02ld");
    557c:	10 91 06 20 	lds	r17, 0x2006	; 0x802006 <s_line.7647>
    5580:	81 e0       	ldi	r24, 0x01	; 1
    5582:	81 0f       	add	r24, r17
    5584:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7647>
    5588:	c5 01       	movw	r24, r10
    558a:	b4 01       	movw	r22, r8
    558c:	24 e6       	ldi	r18, 0x64	; 100
    558e:	30 e0       	ldi	r19, 0x00	; 0
    5590:	40 e0       	ldi	r20, 0x00	; 0
    5592:	50 e0       	ldi	r21, 0x00	; 0
    5594:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    5598:	11 0f       	add	r17, r17
    559a:	e1 2f       	mov	r30, r17
    559c:	ee 0f       	add	r30, r30
    559e:	ee 0f       	add	r30, r30
    55a0:	e1 0f       	add	r30, r17
    55a2:	0f 2e       	mov	r0, r31
    55a4:	f1 e3       	ldi	r31, 0x31	; 49
    55a6:	cf 2e       	mov	r12, r31
    55a8:	f4 e2       	ldi	r31, 0x24	; 36
    55aa:	df 2e       	mov	r13, r31
    55ac:	f0 2d       	mov	r31, r0
    55ae:	7b 01       	movw	r14, r22
    55b0:	8c 01       	movw	r16, r24
    55b2:	6e 2f       	mov	r22, r30
    55b4:	8c e3       	ldi	r24, 0x3C	; 60
    55b6:	0e 94 27 19 	call	0x324e	; 0x324e <task_twi2_lcd_print_format_uint32>
    55ba:	3f c0       	rjmp	.+126    	; 0x563a <task_twi2_lcd+0xd3a>

			} else if ((s_lcd_entry_cnt % 8) == 7) {
    55bc:	07 97       	sbiw	r24, 0x07	; 7
    55be:	e9 f5       	brne	.+122    	; 0x563a <task_twi2_lcd+0xd3a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    55c0:	8f b7       	in	r24, 0x3f	; 63
    55c2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    55c4:	f8 94       	cli
	return flags;
    55c6:	29 81       	ldd	r18, Y+1	; 0x01
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int16_t l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    55c8:	80 91 58 29 	lds	r24, 0x2958	; 0x802958 <g_twi1_hygro_T_100>
    55cc:	90 91 59 29 	lds	r25, 0x2959	; 0x802959 <g_twi1_hygro_T_100+0x1>
				int16_t l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    55d0:	c0 90 56 29 	lds	r12, 0x2956	; 0x802956 <g_twi1_hygro_RH_100>
    55d4:	d0 90 57 29 	lds	r13, 0x2957	; 0x802957 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    55d8:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				/* Hygro_Temp */
				task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_twi1_hygro_T_100 / 100,       l_twi1_hygro_T_100 % 100,       "%02d.%02d");
    55da:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7647>
    55de:	21 e0       	ldi	r18, 0x01	; 1
    55e0:	23 0f       	add	r18, r19
    55e2:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7647>
    55e6:	0f 2e       	mov	r0, r31
    55e8:	f4 e6       	ldi	r31, 0x64	; 100
    55ea:	ef 2e       	mov	r14, r31
    55ec:	f1 2c       	mov	r15, r1
    55ee:	f0 2d       	mov	r31, r0
    55f0:	b7 01       	movw	r22, r14
    55f2:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    55f6:	ab 01       	movw	r20, r22
    55f8:	33 0f       	add	r19, r19
    55fa:	63 2f       	mov	r22, r19
    55fc:	66 0f       	add	r22, r22
    55fe:	66 0f       	add	r22, r22
    5600:	63 0f       	add	r22, r19
    5602:	0d e3       	ldi	r16, 0x3D	; 61
    5604:	14 e2       	ldi	r17, 0x24	; 36
    5606:	9c 01       	movw	r18, r24
    5608:	8c e3       	ldi	r24, 0x3C	; 60
    560a:	0e 94 70 19 	call	0x32e0	; 0x32e0 <task_twi2_lcd_print_format_uint16>

				/* Hygro_RH */
				task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_twi1_hygro_RH_100 / 100,      l_twi1_hygro_RH_100 % 100,      "%02d.%02d");
    560e:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7647>
    5612:	81 e0       	ldi	r24, 0x01	; 1
    5614:	83 0f       	add	r24, r19
    5616:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7647>
    561a:	c6 01       	movw	r24, r12
    561c:	b7 01       	movw	r22, r14
    561e:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    5622:	ab 01       	movw	r20, r22
    5624:	fc 01       	movw	r30, r24
    5626:	33 0f       	add	r19, r19
    5628:	93 2f       	mov	r25, r19
    562a:	99 0f       	add	r25, r25
    562c:	99 0f       	add	r25, r25
    562e:	63 2f       	mov	r22, r19
    5630:	69 0f       	add	r22, r25
    5632:	9f 01       	movw	r18, r30
    5634:	8c e3       	ldi	r24, 0x3C	; 60
    5636:	0e 94 70 19 	call	0x32e0	; 0x32e0 <task_twi2_lcd_print_format_uint16>
			}

			/* Store last time */
			s_lcd_last = now;
    563a:	40 92 c4 26 	sts	0x26C4, r4	; 0x8026c4 <s_lcd_last.7644>
    563e:	50 92 c5 26 	sts	0x26C5, r5	; 0x8026c5 <s_lcd_last.7644+0x1>
    5642:	60 92 c6 26 	sts	0x26C6, r6	; 0x8026c6 <s_lcd_last.7644+0x2>
    5646:	70 92 c7 26 	sts	0x26C7, r7	; 0x8026c7 <s_lcd_last.7644+0x3>
    564a:	1f c0       	rjmp	.+62     	; 0x568a <task_twi2_lcd+0xd8a>
		}

	} else if (g_twi2_lcd_version == 0x10) {
    564c:	80 31       	cpi	r24, 0x10	; 16
    564e:	e9 f4       	brne	.+58     	; 0x568a <task_twi2_lcd+0xd8a>
		/* Show PWM in % when version is V1.0 and mode==0x20 selected */
		twi2_waitUntilReady();
    5650:	0e 94 09 17 	call	0x2e12	; 0x2e12 <twi2_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SHOW_TCXO_PWM;
    5654:	ec e0       	ldi	r30, 0x0C	; 12
    5656:	f0 e2       	ldi	r31, 0x20	; 32
    5658:	84 e8       	ldi	r24, 0x84	; 132
    565a:	81 83       	std	Z+1, r24	; 0x01
		twi2_m_data[0] = 1;
    565c:	af ec       	ldi	r26, 0xCF	; 207
    565e:	b8 e2       	ldi	r27, 0x28	; 40
    5660:	81 e0       	ldi	r24, 0x01	; 1
    5662:	8c 93       	st	X, r24
		twi2_m_data[1] = 128;
    5664:	80 e8       	ldi	r24, 0x80	; 128
    5666:	11 96       	adiw	r26, 0x01	; 1
    5668:	8c 93       	st	X, r24
		twi2_packet.length = 2;
    566a:	82 e0       	ldi	r24, 0x02	; 2
    566c:	90 e0       	ldi	r25, 0x00	; 0
    566e:	80 87       	std	Z+8, r24	; 0x08
    5670:	91 87       	std	Z+9, r25	; 0x09
    5672:	40 e0       	ldi	r20, 0x00	; 0
    5674:	bf 01       	movw	r22, r30
    5676:	80 e8       	ldi	r24, 0x80	; 128
    5678:	94 e0       	ldi	r25, 0x04	; 4
    567a:	0e 94 92 37 	call	0x6f24	; 0x6f24 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_TCXOPWM_DELAY_MIN_US);
    567e:	69 e8       	ldi	r22, 0x89	; 137
    5680:	73 e1       	ldi	r23, 0x13	; 19
    5682:	80 e0       	ldi	r24, 0x00	; 0
    5684:	90 e0       	ldi	r25, 0x00	; 0
    5686:	0e 94 fe 16 	call	0x2dfc	; 0x2dfc <__portable_avr_delay_cycles>
	}
}
    568a:	64 96       	adiw	r28, 0x14	; 20
    568c:	cd bf       	out	0x3d, r28	; 61
    568e:	de bf       	out	0x3e, r29	; 62
    5690:	df 91       	pop	r29
    5692:	cf 91       	pop	r28
    5694:	1f 91       	pop	r17
    5696:	0f 91       	pop	r16
    5698:	ff 90       	pop	r15
    569a:	ef 90       	pop	r14
    569c:	df 90       	pop	r13
    569e:	cf 90       	pop	r12
    56a0:	bf 90       	pop	r11
    56a2:	af 90       	pop	r10
    56a4:	9f 90       	pop	r9
    56a6:	8f 90       	pop	r8
    56a8:	7f 90       	pop	r7
    56aa:	6f 90       	pop	r6
    56ac:	5f 90       	pop	r5
    56ae:	4f 90       	pop	r4
    56b0:	3f 90       	pop	r3
    56b2:	2f 90       	pop	r2
    56b4:	08 95       	ret

000056b6 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    56b6:	08 95       	ret

000056b8 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    56b8:	cf 93       	push	r28
    56ba:	df 93       	push	r29
    56bc:	1f 92       	push	r1
    56be:	cd b7       	in	r28, 0x3d	; 61
    56c0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    56c2:	2f b7       	in	r18, 0x3f	; 63
    56c4:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    56c6:	f8 94       	cli
	return flags;
    56c8:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    56ca:	28 2f       	mov	r18, r24
    56cc:	39 2f       	mov	r19, r25
    56ce:	21 15       	cp	r18, r1
    56d0:	82 e0       	ldi	r24, 0x02	; 2
    56d2:	38 07       	cpc	r19, r24
    56d4:	29 f4       	brne	.+10     	; 0x56e0 <adc_set_callback+0x28>
		adca_callback = callback;
    56d6:	60 93 0b 2b 	sts	0x2B0B, r22	; 0x802b0b <adca_callback>
    56da:	70 93 0c 2b 	sts	0x2B0C, r23	; 0x802b0c <adca_callback+0x1>
    56de:	07 c0       	rjmp	.+14     	; 0x56ee <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    56e0:	20 34       	cpi	r18, 0x40	; 64
    56e2:	32 40       	sbci	r19, 0x02	; 2
    56e4:	21 f4       	brne	.+8      	; 0x56ee <adc_set_callback+0x36>
		adcb_callback = callback;
    56e6:	60 93 09 2b 	sts	0x2B09, r22	; 0x802b09 <adcb_callback>
    56ea:	70 93 0a 2b 	sts	0x2B0A, r23	; 0x802b0a <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    56ee:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    56f0:	0f 90       	pop	r0
    56f2:	df 91       	pop	r29
    56f4:	cf 91       	pop	r28
    56f6:	08 95       	ret

000056f8 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    56f8:	81 15       	cp	r24, r1
    56fa:	22 e0       	ldi	r18, 0x02	; 2
    56fc:	92 07       	cpc	r25, r18
    56fe:	69 f4       	brne	.+26     	; 0x571a <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    5700:	80 91 d1 26 	lds	r24, 0x26D1	; 0x8026d1 <adca_enable_count>
    5704:	91 e0       	ldi	r25, 0x01	; 1
    5706:	98 0f       	add	r25, r24
    5708:	90 93 d1 26 	sts	0x26D1, r25	; 0x8026d1 <adca_enable_count>
    570c:	81 11       	cpse	r24, r1
    570e:	14 c0       	rjmp	.+40     	; 0x5738 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    5710:	62 e0       	ldi	r22, 0x02	; 2
    5712:	81 e0       	ldi	r24, 0x01	; 1
    5714:	0c 94 cc 4e 	jmp	0x9d98	; 0x9d98 <sysclk_enable_module>
    5718:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    571a:	80 34       	cpi	r24, 0x40	; 64
    571c:	92 40       	sbci	r25, 0x02	; 2
    571e:	61 f4       	brne	.+24     	; 0x5738 <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    5720:	80 91 d0 26 	lds	r24, 0x26D0	; 0x8026d0 <adcb_enable_count>
    5724:	91 e0       	ldi	r25, 0x01	; 1
    5726:	98 0f       	add	r25, r24
    5728:	90 93 d0 26 	sts	0x26D0, r25	; 0x8026d0 <adcb_enable_count>
    572c:	81 11       	cpse	r24, r1
    572e:	04 c0       	rjmp	.+8      	; 0x5738 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    5730:	62 e0       	ldi	r22, 0x02	; 2
    5732:	82 e0       	ldi	r24, 0x02	; 2
    5734:	0c 94 cc 4e 	jmp	0x9d98	; 0x9d98 <sysclk_enable_module>
    5738:	08 95       	ret

0000573a <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    573a:	81 15       	cp	r24, r1
    573c:	22 e0       	ldi	r18, 0x02	; 2
    573e:	92 07       	cpc	r25, r18
    5740:	61 f4       	brne	.+24     	; 0x575a <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    5742:	80 91 d1 26 	lds	r24, 0x26D1	; 0x8026d1 <adca_enable_count>
    5746:	81 50       	subi	r24, 0x01	; 1
    5748:	80 93 d1 26 	sts	0x26D1, r24	; 0x8026d1 <adca_enable_count>
    574c:	81 11       	cpse	r24, r1
    574e:	13 c0       	rjmp	.+38     	; 0x5776 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    5750:	62 e0       	ldi	r22, 0x02	; 2
    5752:	81 e0       	ldi	r24, 0x01	; 1
    5754:	0c 94 e2 4e 	jmp	0x9dc4	; 0x9dc4 <sysclk_disable_module>
    5758:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    575a:	80 34       	cpi	r24, 0x40	; 64
    575c:	92 40       	sbci	r25, 0x02	; 2
    575e:	59 f4       	brne	.+22     	; 0x5776 <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    5760:	80 91 d0 26 	lds	r24, 0x26D0	; 0x8026d0 <adcb_enable_count>
    5764:	81 50       	subi	r24, 0x01	; 1
    5766:	80 93 d0 26 	sts	0x26D0, r24	; 0x8026d0 <adcb_enable_count>
    576a:	81 11       	cpse	r24, r1
    576c:	04 c0       	rjmp	.+8      	; 0x5776 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    576e:	62 e0       	ldi	r22, 0x02	; 2
    5770:	82 e0       	ldi	r24, 0x02	; 2
    5772:	0c 94 e2 4e 	jmp	0x9dc4	; 0x9dc4 <sysclk_disable_module>
    5776:	08 95       	ret

00005778 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    5778:	ef 92       	push	r14
    577a:	ff 92       	push	r15
    577c:	1f 93       	push	r17
    577e:	cf 93       	push	r28
    5780:	df 93       	push	r29
    5782:	1f 92       	push	r1
    5784:	1f 92       	push	r1
    5786:	cd b7       	in	r28, 0x3d	; 61
    5788:	de b7       	in	r29, 0x3e	; 62
    578a:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    578c:	8f b7       	in	r24, 0x3f	; 63
    578e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5790:	f8 94       	cli
	return flags;
    5792:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    5794:	c7 01       	movw	r24, r14
    5796:	b0 df       	rcall	.-160    	; 0x56f8 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    5798:	f7 01       	movw	r30, r14
    579a:	80 81       	ld	r24, Z
    579c:	81 60       	ori	r24, 0x01	; 1
    579e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    57a0:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    57a2:	80 91 1e 2b 	lds	r24, 0x2B1E	; 0x802b1e <sleepmgr_locks+0x1>
    57a6:	8f 3f       	cpi	r24, 0xFF	; 255
    57a8:	09 f4       	brne	.+2      	; 0x57ac <adc_enable+0x34>
    57aa:	ff cf       	rjmp	.-2      	; 0x57aa <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    57ac:	8f b7       	in	r24, 0x3f	; 63
    57ae:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    57b0:	f8 94       	cli
	return flags;
    57b2:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    57b4:	ed e1       	ldi	r30, 0x1D	; 29
    57b6:	fb e2       	ldi	r31, 0x2B	; 43
    57b8:	81 81       	ldd	r24, Z+1	; 0x01
    57ba:	8f 5f       	subi	r24, 0xFF	; 255
    57bc:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    57be:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    57c0:	0f 90       	pop	r0
    57c2:	0f 90       	pop	r0
    57c4:	df 91       	pop	r29
    57c6:	cf 91       	pop	r28
    57c8:	1f 91       	pop	r17
    57ca:	ff 90       	pop	r15
    57cc:	ef 90       	pop	r14
    57ce:	08 95       	ret

000057d0 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    57d0:	1f 92       	push	r1
    57d2:	0f 92       	push	r0
    57d4:	0f b6       	in	r0, 0x3f	; 63
    57d6:	0f 92       	push	r0
    57d8:	11 24       	eor	r1, r1
    57da:	0b b6       	in	r0, 0x3b	; 59
    57dc:	0f 92       	push	r0
    57de:	2f 93       	push	r18
    57e0:	3f 93       	push	r19
    57e2:	4f 93       	push	r20
    57e4:	5f 93       	push	r21
    57e6:	6f 93       	push	r22
    57e8:	7f 93       	push	r23
    57ea:	8f 93       	push	r24
    57ec:	9f 93       	push	r25
    57ee:	af 93       	push	r26
    57f0:	bf 93       	push	r27
    57f2:	ef 93       	push	r30
    57f4:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    57f6:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    57fa:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    57fe:	e0 91 0b 2b 	lds	r30, 0x2B0B	; 0x802b0b <adca_callback>
    5802:	f0 91 0c 2b 	lds	r31, 0x2B0C	; 0x802b0c <adca_callback+0x1>
    5806:	61 e0       	ldi	r22, 0x01	; 1
    5808:	80 e0       	ldi	r24, 0x00	; 0
    580a:	92 e0       	ldi	r25, 0x02	; 2
    580c:	19 95       	eicall
}
    580e:	ff 91       	pop	r31
    5810:	ef 91       	pop	r30
    5812:	bf 91       	pop	r27
    5814:	af 91       	pop	r26
    5816:	9f 91       	pop	r25
    5818:	8f 91       	pop	r24
    581a:	7f 91       	pop	r23
    581c:	6f 91       	pop	r22
    581e:	5f 91       	pop	r21
    5820:	4f 91       	pop	r20
    5822:	3f 91       	pop	r19
    5824:	2f 91       	pop	r18
    5826:	0f 90       	pop	r0
    5828:	0b be       	out	0x3b, r0	; 59
    582a:	0f 90       	pop	r0
    582c:	0f be       	out	0x3f, r0	; 63
    582e:	0f 90       	pop	r0
    5830:	1f 90       	pop	r1
    5832:	18 95       	reti

00005834 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    5834:	1f 92       	push	r1
    5836:	0f 92       	push	r0
    5838:	0f b6       	in	r0, 0x3f	; 63
    583a:	0f 92       	push	r0
    583c:	11 24       	eor	r1, r1
    583e:	0b b6       	in	r0, 0x3b	; 59
    5840:	0f 92       	push	r0
    5842:	2f 93       	push	r18
    5844:	3f 93       	push	r19
    5846:	4f 93       	push	r20
    5848:	5f 93       	push	r21
    584a:	6f 93       	push	r22
    584c:	7f 93       	push	r23
    584e:	8f 93       	push	r24
    5850:	9f 93       	push	r25
    5852:	af 93       	push	r26
    5854:	bf 93       	push	r27
    5856:	ef 93       	push	r30
    5858:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    585a:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    585e:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    5862:	e0 91 0b 2b 	lds	r30, 0x2B0B	; 0x802b0b <adca_callback>
    5866:	f0 91 0c 2b 	lds	r31, 0x2B0C	; 0x802b0c <adca_callback+0x1>
    586a:	62 e0       	ldi	r22, 0x02	; 2
    586c:	80 e0       	ldi	r24, 0x00	; 0
    586e:	92 e0       	ldi	r25, 0x02	; 2
    5870:	19 95       	eicall
}
    5872:	ff 91       	pop	r31
    5874:	ef 91       	pop	r30
    5876:	bf 91       	pop	r27
    5878:	af 91       	pop	r26
    587a:	9f 91       	pop	r25
    587c:	8f 91       	pop	r24
    587e:	7f 91       	pop	r23
    5880:	6f 91       	pop	r22
    5882:	5f 91       	pop	r21
    5884:	4f 91       	pop	r20
    5886:	3f 91       	pop	r19
    5888:	2f 91       	pop	r18
    588a:	0f 90       	pop	r0
    588c:	0b be       	out	0x3b, r0	; 59
    588e:	0f 90       	pop	r0
    5890:	0f be       	out	0x3f, r0	; 63
    5892:	0f 90       	pop	r0
    5894:	1f 90       	pop	r1
    5896:	18 95       	reti

00005898 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    5898:	1f 92       	push	r1
    589a:	0f 92       	push	r0
    589c:	0f b6       	in	r0, 0x3f	; 63
    589e:	0f 92       	push	r0
    58a0:	11 24       	eor	r1, r1
    58a2:	0b b6       	in	r0, 0x3b	; 59
    58a4:	0f 92       	push	r0
    58a6:	2f 93       	push	r18
    58a8:	3f 93       	push	r19
    58aa:	4f 93       	push	r20
    58ac:	5f 93       	push	r21
    58ae:	6f 93       	push	r22
    58b0:	7f 93       	push	r23
    58b2:	8f 93       	push	r24
    58b4:	9f 93       	push	r25
    58b6:	af 93       	push	r26
    58b8:	bf 93       	push	r27
    58ba:	ef 93       	push	r30
    58bc:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    58be:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    58c2:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    58c6:	e0 91 0b 2b 	lds	r30, 0x2B0B	; 0x802b0b <adca_callback>
    58ca:	f0 91 0c 2b 	lds	r31, 0x2B0C	; 0x802b0c <adca_callback+0x1>
    58ce:	64 e0       	ldi	r22, 0x04	; 4
    58d0:	80 e0       	ldi	r24, 0x00	; 0
    58d2:	92 e0       	ldi	r25, 0x02	; 2
    58d4:	19 95       	eicall
}
    58d6:	ff 91       	pop	r31
    58d8:	ef 91       	pop	r30
    58da:	bf 91       	pop	r27
    58dc:	af 91       	pop	r26
    58de:	9f 91       	pop	r25
    58e0:	8f 91       	pop	r24
    58e2:	7f 91       	pop	r23
    58e4:	6f 91       	pop	r22
    58e6:	5f 91       	pop	r21
    58e8:	4f 91       	pop	r20
    58ea:	3f 91       	pop	r19
    58ec:	2f 91       	pop	r18
    58ee:	0f 90       	pop	r0
    58f0:	0b be       	out	0x3b, r0	; 59
    58f2:	0f 90       	pop	r0
    58f4:	0f be       	out	0x3f, r0	; 63
    58f6:	0f 90       	pop	r0
    58f8:	1f 90       	pop	r1
    58fa:	18 95       	reti

000058fc <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    58fc:	1f 92       	push	r1
    58fe:	0f 92       	push	r0
    5900:	0f b6       	in	r0, 0x3f	; 63
    5902:	0f 92       	push	r0
    5904:	11 24       	eor	r1, r1
    5906:	0b b6       	in	r0, 0x3b	; 59
    5908:	0f 92       	push	r0
    590a:	2f 93       	push	r18
    590c:	3f 93       	push	r19
    590e:	4f 93       	push	r20
    5910:	5f 93       	push	r21
    5912:	6f 93       	push	r22
    5914:	7f 93       	push	r23
    5916:	8f 93       	push	r24
    5918:	9f 93       	push	r25
    591a:	af 93       	push	r26
    591c:	bf 93       	push	r27
    591e:	ef 93       	push	r30
    5920:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    5922:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    5926:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    592a:	e0 91 0b 2b 	lds	r30, 0x2B0B	; 0x802b0b <adca_callback>
    592e:	f0 91 0c 2b 	lds	r31, 0x2B0C	; 0x802b0c <adca_callback+0x1>
    5932:	68 e0       	ldi	r22, 0x08	; 8
    5934:	80 e0       	ldi	r24, 0x00	; 0
    5936:	92 e0       	ldi	r25, 0x02	; 2
    5938:	19 95       	eicall
}
    593a:	ff 91       	pop	r31
    593c:	ef 91       	pop	r30
    593e:	bf 91       	pop	r27
    5940:	af 91       	pop	r26
    5942:	9f 91       	pop	r25
    5944:	8f 91       	pop	r24
    5946:	7f 91       	pop	r23
    5948:	6f 91       	pop	r22
    594a:	5f 91       	pop	r21
    594c:	4f 91       	pop	r20
    594e:	3f 91       	pop	r19
    5950:	2f 91       	pop	r18
    5952:	0f 90       	pop	r0
    5954:	0b be       	out	0x3b, r0	; 59
    5956:	0f 90       	pop	r0
    5958:	0f be       	out	0x3f, r0	; 63
    595a:	0f 90       	pop	r0
    595c:	1f 90       	pop	r1
    595e:	18 95       	reti

00005960 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    5960:	1f 92       	push	r1
    5962:	0f 92       	push	r0
    5964:	0f b6       	in	r0, 0x3f	; 63
    5966:	0f 92       	push	r0
    5968:	11 24       	eor	r1, r1
    596a:	0b b6       	in	r0, 0x3b	; 59
    596c:	0f 92       	push	r0
    596e:	2f 93       	push	r18
    5970:	3f 93       	push	r19
    5972:	4f 93       	push	r20
    5974:	5f 93       	push	r21
    5976:	6f 93       	push	r22
    5978:	7f 93       	push	r23
    597a:	8f 93       	push	r24
    597c:	9f 93       	push	r25
    597e:	af 93       	push	r26
    5980:	bf 93       	push	r27
    5982:	ef 93       	push	r30
    5984:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    5986:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    598a:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    598e:	e0 91 09 2b 	lds	r30, 0x2B09	; 0x802b09 <adcb_callback>
    5992:	f0 91 0a 2b 	lds	r31, 0x2B0A	; 0x802b0a <adcb_callback+0x1>
    5996:	61 e0       	ldi	r22, 0x01	; 1
    5998:	80 e4       	ldi	r24, 0x40	; 64
    599a:	92 e0       	ldi	r25, 0x02	; 2
    599c:	19 95       	eicall
}
    599e:	ff 91       	pop	r31
    59a0:	ef 91       	pop	r30
    59a2:	bf 91       	pop	r27
    59a4:	af 91       	pop	r26
    59a6:	9f 91       	pop	r25
    59a8:	8f 91       	pop	r24
    59aa:	7f 91       	pop	r23
    59ac:	6f 91       	pop	r22
    59ae:	5f 91       	pop	r21
    59b0:	4f 91       	pop	r20
    59b2:	3f 91       	pop	r19
    59b4:	2f 91       	pop	r18
    59b6:	0f 90       	pop	r0
    59b8:	0b be       	out	0x3b, r0	; 59
    59ba:	0f 90       	pop	r0
    59bc:	0f be       	out	0x3f, r0	; 63
    59be:	0f 90       	pop	r0
    59c0:	1f 90       	pop	r1
    59c2:	18 95       	reti

000059c4 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    59c4:	1f 92       	push	r1
    59c6:	0f 92       	push	r0
    59c8:	0f b6       	in	r0, 0x3f	; 63
    59ca:	0f 92       	push	r0
    59cc:	11 24       	eor	r1, r1
    59ce:	0b b6       	in	r0, 0x3b	; 59
    59d0:	0f 92       	push	r0
    59d2:	2f 93       	push	r18
    59d4:	3f 93       	push	r19
    59d6:	4f 93       	push	r20
    59d8:	5f 93       	push	r21
    59da:	6f 93       	push	r22
    59dc:	7f 93       	push	r23
    59de:	8f 93       	push	r24
    59e0:	9f 93       	push	r25
    59e2:	af 93       	push	r26
    59e4:	bf 93       	push	r27
    59e6:	ef 93       	push	r30
    59e8:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    59ea:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    59ee:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    59f2:	e0 91 09 2b 	lds	r30, 0x2B09	; 0x802b09 <adcb_callback>
    59f6:	f0 91 0a 2b 	lds	r31, 0x2B0A	; 0x802b0a <adcb_callback+0x1>
    59fa:	62 e0       	ldi	r22, 0x02	; 2
    59fc:	80 e4       	ldi	r24, 0x40	; 64
    59fe:	92 e0       	ldi	r25, 0x02	; 2
    5a00:	19 95       	eicall
}
    5a02:	ff 91       	pop	r31
    5a04:	ef 91       	pop	r30
    5a06:	bf 91       	pop	r27
    5a08:	af 91       	pop	r26
    5a0a:	9f 91       	pop	r25
    5a0c:	8f 91       	pop	r24
    5a0e:	7f 91       	pop	r23
    5a10:	6f 91       	pop	r22
    5a12:	5f 91       	pop	r21
    5a14:	4f 91       	pop	r20
    5a16:	3f 91       	pop	r19
    5a18:	2f 91       	pop	r18
    5a1a:	0f 90       	pop	r0
    5a1c:	0b be       	out	0x3b, r0	; 59
    5a1e:	0f 90       	pop	r0
    5a20:	0f be       	out	0x3f, r0	; 63
    5a22:	0f 90       	pop	r0
    5a24:	1f 90       	pop	r1
    5a26:	18 95       	reti

00005a28 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    5a28:	1f 92       	push	r1
    5a2a:	0f 92       	push	r0
    5a2c:	0f b6       	in	r0, 0x3f	; 63
    5a2e:	0f 92       	push	r0
    5a30:	11 24       	eor	r1, r1
    5a32:	0b b6       	in	r0, 0x3b	; 59
    5a34:	0f 92       	push	r0
    5a36:	2f 93       	push	r18
    5a38:	3f 93       	push	r19
    5a3a:	4f 93       	push	r20
    5a3c:	5f 93       	push	r21
    5a3e:	6f 93       	push	r22
    5a40:	7f 93       	push	r23
    5a42:	8f 93       	push	r24
    5a44:	9f 93       	push	r25
    5a46:	af 93       	push	r26
    5a48:	bf 93       	push	r27
    5a4a:	ef 93       	push	r30
    5a4c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    5a4e:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    5a52:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    5a56:	e0 91 09 2b 	lds	r30, 0x2B09	; 0x802b09 <adcb_callback>
    5a5a:	f0 91 0a 2b 	lds	r31, 0x2B0A	; 0x802b0a <adcb_callback+0x1>
    5a5e:	64 e0       	ldi	r22, 0x04	; 4
    5a60:	80 e4       	ldi	r24, 0x40	; 64
    5a62:	92 e0       	ldi	r25, 0x02	; 2
    5a64:	19 95       	eicall
}
    5a66:	ff 91       	pop	r31
    5a68:	ef 91       	pop	r30
    5a6a:	bf 91       	pop	r27
    5a6c:	af 91       	pop	r26
    5a6e:	9f 91       	pop	r25
    5a70:	8f 91       	pop	r24
    5a72:	7f 91       	pop	r23
    5a74:	6f 91       	pop	r22
    5a76:	5f 91       	pop	r21
    5a78:	4f 91       	pop	r20
    5a7a:	3f 91       	pop	r19
    5a7c:	2f 91       	pop	r18
    5a7e:	0f 90       	pop	r0
    5a80:	0b be       	out	0x3b, r0	; 59
    5a82:	0f 90       	pop	r0
    5a84:	0f be       	out	0x3f, r0	; 63
    5a86:	0f 90       	pop	r0
    5a88:	1f 90       	pop	r1
    5a8a:	18 95       	reti

00005a8c <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    5a8c:	1f 92       	push	r1
    5a8e:	0f 92       	push	r0
    5a90:	0f b6       	in	r0, 0x3f	; 63
    5a92:	0f 92       	push	r0
    5a94:	11 24       	eor	r1, r1
    5a96:	0b b6       	in	r0, 0x3b	; 59
    5a98:	0f 92       	push	r0
    5a9a:	2f 93       	push	r18
    5a9c:	3f 93       	push	r19
    5a9e:	4f 93       	push	r20
    5aa0:	5f 93       	push	r21
    5aa2:	6f 93       	push	r22
    5aa4:	7f 93       	push	r23
    5aa6:	8f 93       	push	r24
    5aa8:	9f 93       	push	r25
    5aaa:	af 93       	push	r26
    5aac:	bf 93       	push	r27
    5aae:	ef 93       	push	r30
    5ab0:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    5ab2:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    5ab6:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    5aba:	e0 91 09 2b 	lds	r30, 0x2B09	; 0x802b09 <adcb_callback>
    5abe:	f0 91 0a 2b 	lds	r31, 0x2B0A	; 0x802b0a <adcb_callback+0x1>
    5ac2:	68 e0       	ldi	r22, 0x08	; 8
    5ac4:	80 e4       	ldi	r24, 0x40	; 64
    5ac6:	92 e0       	ldi	r25, 0x02	; 2
    5ac8:	19 95       	eicall
}
    5aca:	ff 91       	pop	r31
    5acc:	ef 91       	pop	r30
    5ace:	bf 91       	pop	r27
    5ad0:	af 91       	pop	r26
    5ad2:	9f 91       	pop	r25
    5ad4:	8f 91       	pop	r24
    5ad6:	7f 91       	pop	r23
    5ad8:	6f 91       	pop	r22
    5ada:	5f 91       	pop	r21
    5adc:	4f 91       	pop	r20
    5ade:	3f 91       	pop	r19
    5ae0:	2f 91       	pop	r18
    5ae2:	0f 90       	pop	r0
    5ae4:	0b be       	out	0x3b, r0	; 59
    5ae6:	0f 90       	pop	r0
    5ae8:	0f be       	out	0x3f, r0	; 63
    5aea:	0f 90       	pop	r0
    5aec:	1f 90       	pop	r1
    5aee:	18 95       	reti

00005af0 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    5af0:	bf 92       	push	r11
    5af2:	cf 92       	push	r12
    5af4:	df 92       	push	r13
    5af6:	ef 92       	push	r14
    5af8:	ff 92       	push	r15
    5afa:	0f 93       	push	r16
    5afc:	1f 93       	push	r17
    5afe:	cf 93       	push	r28
    5b00:	df 93       	push	r29
    5b02:	1f 92       	push	r1
    5b04:	cd b7       	in	r28, 0x3d	; 61
    5b06:	de b7       	in	r29, 0x3e	; 62
    5b08:	8c 01       	movw	r16, r24
    5b0a:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    5b0c:	81 15       	cp	r24, r1
    5b0e:	22 e0       	ldi	r18, 0x02	; 2
    5b10:	92 07       	cpc	r25, r18
    5b12:	81 f4       	brne	.+32     	; 0x5b34 <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    5b14:	61 e2       	ldi	r22, 0x21	; 33
    5b16:	70 e0       	ldi	r23, 0x00	; 0
    5b18:	82 e0       	ldi	r24, 0x02	; 2
    5b1a:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    5b1e:	c8 2e       	mov	r12, r24
    5b20:	d1 2c       	mov	r13, r1
    5b22:	60 e2       	ldi	r22, 0x20	; 32
    5b24:	70 e0       	ldi	r23, 0x00	; 0
    5b26:	82 e0       	ldi	r24, 0x02	; 2
    5b28:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    5b2c:	dc 2c       	mov	r13, r12
    5b2e:	cc 24       	eor	r12, r12
    5b30:	c8 2a       	or	r12, r24
    5b32:	12 c0       	rjmp	.+36     	; 0x5b58 <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    5b34:	80 34       	cpi	r24, 0x40	; 64
    5b36:	92 40       	sbci	r25, 0x02	; 2
    5b38:	d1 f5       	brne	.+116    	; 0x5bae <adc_write_configuration+0xbe>
    5b3a:	65 e2       	ldi	r22, 0x25	; 37
    5b3c:	70 e0       	ldi	r23, 0x00	; 0
    5b3e:	82 e0       	ldi	r24, 0x02	; 2
    5b40:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    5b44:	c8 2e       	mov	r12, r24
    5b46:	d1 2c       	mov	r13, r1
    5b48:	64 e2       	ldi	r22, 0x24	; 36
    5b4a:	70 e0       	ldi	r23, 0x00	; 0
    5b4c:	82 e0       	ldi	r24, 0x02	; 2
    5b4e:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    5b52:	dc 2c       	mov	r13, r12
    5b54:	cc 24       	eor	r12, r12
    5b56:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5b58:	8f b7       	in	r24, 0x3f	; 63
    5b5a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5b5c:	f8 94       	cli
	return flags;
    5b5e:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    5b60:	c8 01       	movw	r24, r16
    5b62:	ca dd       	rcall	.-1132   	; 0x56f8 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    5b64:	f8 01       	movw	r30, r16
    5b66:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    5b68:	92 e0       	ldi	r25, 0x02	; 2
    5b6a:	90 83       	st	Z, r25
	adc->CAL = cal;
    5b6c:	c4 86       	std	Z+12, r12	; 0x0c
    5b6e:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    5b70:	f7 01       	movw	r30, r14
    5b72:	25 81       	ldd	r18, Z+5	; 0x05
    5b74:	36 81       	ldd	r19, Z+6	; 0x06
    5b76:	f8 01       	movw	r30, r16
    5b78:	20 8f       	std	Z+24, r18	; 0x18
    5b7a:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    5b7c:	f7 01       	movw	r30, r14
    5b7e:	92 81       	ldd	r25, Z+2	; 0x02
    5b80:	f8 01       	movw	r30, r16
    5b82:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    5b84:	f7 01       	movw	r30, r14
    5b86:	94 81       	ldd	r25, Z+4	; 0x04
    5b88:	f8 01       	movw	r30, r16
    5b8a:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    5b8c:	f7 01       	movw	r30, r14
    5b8e:	93 81       	ldd	r25, Z+3	; 0x03
    5b90:	f8 01       	movw	r30, r16
    5b92:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    5b94:	f7 01       	movw	r30, r14
    5b96:	91 81       	ldd	r25, Z+1	; 0x01
    5b98:	f8 01       	movw	r30, r16
    5b9a:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    5b9c:	81 70       	andi	r24, 0x01	; 1
    5b9e:	f7 01       	movw	r30, r14
    5ba0:	90 81       	ld	r25, Z
    5ba2:	89 2b       	or	r24, r25
    5ba4:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    5ba6:	80 83       	st	Z, r24
    5ba8:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5baa:	c7 dd       	rcall	.-1138   	; 0x573a <adc_disable_clock>

	cpu_irq_restore(flags);
}
    5bac:	bf be       	out	0x3f, r11	; 63
    5bae:	0f 90       	pop	r0
    5bb0:	df 91       	pop	r29
    5bb2:	cf 91       	pop	r28
    5bb4:	1f 91       	pop	r17
    5bb6:	0f 91       	pop	r16
    5bb8:	ff 90       	pop	r15
    5bba:	ef 90       	pop	r14
    5bbc:	df 90       	pop	r13
    5bbe:	cf 90       	pop	r12
    5bc0:	bf 90       	pop	r11
    5bc2:	08 95       	ret

00005bc4 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    5bc4:	df 92       	push	r13
    5bc6:	ef 92       	push	r14
    5bc8:	ff 92       	push	r15
    5bca:	0f 93       	push	r16
    5bcc:	1f 93       	push	r17
    5bce:	cf 93       	push	r28
    5bd0:	df 93       	push	r29
    5bd2:	1f 92       	push	r1
    5bd4:	cd b7       	in	r28, 0x3d	; 61
    5bd6:	de b7       	in	r29, 0x3e	; 62
    5bd8:	8c 01       	movw	r16, r24
    5bda:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5bdc:	8f b7       	in	r24, 0x3f	; 63
    5bde:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5be0:	f8 94       	cli
	return flags;
    5be2:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    5be4:	c8 01       	movw	r24, r16
    5be6:	88 dd       	rcall	.-1264   	; 0x56f8 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    5be8:	f8 01       	movw	r30, r16
    5bea:	80 81       	ld	r24, Z
    5bec:	80 7c       	andi	r24, 0xC0	; 192
    5bee:	f7 01       	movw	r30, r14
    5bf0:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    5bf2:	f8 01       	movw	r30, r16
    5bf4:	80 8d       	ldd	r24, Z+24	; 0x18
    5bf6:	91 8d       	ldd	r25, Z+25	; 0x19
    5bf8:	f7 01       	movw	r30, r14
    5bfa:	85 83       	std	Z+5, r24	; 0x05
    5bfc:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    5bfe:	f8 01       	movw	r30, r16
    5c00:	82 81       	ldd	r24, Z+2	; 0x02
    5c02:	f7 01       	movw	r30, r14
    5c04:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    5c06:	f8 01       	movw	r30, r16
    5c08:	84 81       	ldd	r24, Z+4	; 0x04
    5c0a:	f7 01       	movw	r30, r14
    5c0c:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    5c0e:	f8 01       	movw	r30, r16
    5c10:	83 81       	ldd	r24, Z+3	; 0x03
    5c12:	f7 01       	movw	r30, r14
    5c14:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    5c16:	f8 01       	movw	r30, r16
    5c18:	81 81       	ldd	r24, Z+1	; 0x01
    5c1a:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
    5c1c:	81 83       	std	Z+1, r24	; 0x01
    5c1e:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5c20:	8c dd       	rcall	.-1256   	; 0x573a <adc_disable_clock>

	cpu_irq_restore(flags);
}
    5c22:	df be       	out	0x3f, r13	; 63
    5c24:	0f 90       	pop	r0
    5c26:	df 91       	pop	r29
    5c28:	cf 91       	pop	r28
    5c2a:	1f 91       	pop	r17
    5c2c:	0f 91       	pop	r16
    5c2e:	ff 90       	pop	r15
    5c30:	ef 90       	pop	r14
    5c32:	df 90       	pop	r13
    5c34:	08 95       	ret

00005c36 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    5c36:	af 92       	push	r10
    5c38:	bf 92       	push	r11
    5c3a:	cf 92       	push	r12
    5c3c:	df 92       	push	r13
    5c3e:	ef 92       	push	r14
    5c40:	ff 92       	push	r15
    5c42:	0f 93       	push	r16
    5c44:	1f 93       	push	r17
    5c46:	cf 93       	push	r28
    5c48:	df 93       	push	r29
    5c4a:	1f 92       	push	r1
    5c4c:	cd b7       	in	r28, 0x3d	; 61
    5c4e:	de b7       	in	r29, 0x3e	; 62
    5c50:	6c 01       	movw	r12, r24
    5c52:	b6 2e       	mov	r11, r22
    5c54:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    5c56:	86 2f       	mov	r24, r22
    5c58:	83 70       	andi	r24, 0x03	; 3
    5c5a:	29 f4       	brne	.+10     	; 0x5c66 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    5c5c:	96 2f       	mov	r25, r22
    5c5e:	96 95       	lsr	r25
    5c60:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    5c62:	82 e0       	ldi	r24, 0x02	; 2
    5c64:	02 c0       	rjmp	.+4      	; 0x5c6a <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    5c66:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    5c68:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    5c6a:	90 ff       	sbrs	r25, 0
		index++;
    5c6c:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    5c6e:	86 01       	movw	r16, r12
    5c70:	00 5e       	subi	r16, 0xE0	; 224
    5c72:	1f 4f       	sbci	r17, 0xFF	; 255
    5c74:	98 e0       	ldi	r25, 0x08	; 8
    5c76:	89 9f       	mul	r24, r25
    5c78:	00 0d       	add	r16, r0
    5c7a:	11 1d       	adc	r17, r1
    5c7c:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5c7e:	8f b7       	in	r24, 0x3f	; 63
    5c80:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5c82:	f8 94       	cli
	return flags;
    5c84:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    5c86:	c6 01       	movw	r24, r12
    5c88:	37 dd       	rcall	.-1426   	; 0x56f8 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    5c8a:	f7 01       	movw	r30, r14
    5c8c:	80 81       	ld	r24, Z
    5c8e:	f8 01       	movw	r30, r16
    5c90:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    5c92:	f7 01       	movw	r30, r14
    5c94:	82 81       	ldd	r24, Z+2	; 0x02
    5c96:	f8 01       	movw	r30, r16
    5c98:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    5c9a:	f7 01       	movw	r30, r14
    5c9c:	81 81       	ldd	r24, Z+1	; 0x01
    5c9e:	f8 01       	movw	r30, r16
    5ca0:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    5ca2:	b0 fe       	sbrs	r11, 0
    5ca4:	04 c0       	rjmp	.+8      	; 0x5cae <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    5ca6:	f7 01       	movw	r30, r14
    5ca8:	83 81       	ldd	r24, Z+3	; 0x03
    5caa:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
    5cac:	86 83       	std	Z+6, r24	; 0x06
    5cae:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5cb0:	44 dd       	rcall	.-1400   	; 0x573a <adc_disable_clock>

	cpu_irq_restore(flags);
}
    5cb2:	af be       	out	0x3f, r10	; 63
    5cb4:	0f 90       	pop	r0
    5cb6:	df 91       	pop	r29
    5cb8:	cf 91       	pop	r28
    5cba:	1f 91       	pop	r17
    5cbc:	0f 91       	pop	r16
    5cbe:	ff 90       	pop	r15
    5cc0:	ef 90       	pop	r14
    5cc2:	df 90       	pop	r13
    5cc4:	cf 90       	pop	r12
    5cc6:	bf 90       	pop	r11
    5cc8:	af 90       	pop	r10
    5cca:	08 95       	ret

00005ccc <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    5ccc:	af 92       	push	r10
    5cce:	bf 92       	push	r11
    5cd0:	cf 92       	push	r12
    5cd2:	df 92       	push	r13
    5cd4:	ef 92       	push	r14
    5cd6:	ff 92       	push	r15
    5cd8:	0f 93       	push	r16
    5cda:	1f 93       	push	r17
    5cdc:	cf 93       	push	r28
    5cde:	df 93       	push	r29
    5ce0:	1f 92       	push	r1
    5ce2:	cd b7       	in	r28, 0x3d	; 61
    5ce4:	de b7       	in	r29, 0x3e	; 62
    5ce6:	6c 01       	movw	r12, r24
    5ce8:	b6 2e       	mov	r11, r22
    5cea:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    5cec:	86 2f       	mov	r24, r22
    5cee:	83 70       	andi	r24, 0x03	; 3
    5cf0:	29 f4       	brne	.+10     	; 0x5cfc <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    5cf2:	96 2f       	mov	r25, r22
    5cf4:	96 95       	lsr	r25
    5cf6:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    5cf8:	82 e0       	ldi	r24, 0x02	; 2
    5cfa:	02 c0       	rjmp	.+4      	; 0x5d00 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    5cfc:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    5cfe:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    5d00:	90 ff       	sbrs	r25, 0
		index++;
    5d02:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    5d04:	86 01       	movw	r16, r12
    5d06:	00 5e       	subi	r16, 0xE0	; 224
    5d08:	1f 4f       	sbci	r17, 0xFF	; 255
    5d0a:	98 e0       	ldi	r25, 0x08	; 8
    5d0c:	89 9f       	mul	r24, r25
    5d0e:	00 0d       	add	r16, r0
    5d10:	11 1d       	adc	r17, r1
    5d12:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5d14:	8f b7       	in	r24, 0x3f	; 63
    5d16:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5d18:	f8 94       	cli
	return flags;
    5d1a:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    5d1c:	c6 01       	movw	r24, r12
    5d1e:	ec dc       	rcall	.-1576   	; 0x56f8 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    5d20:	f8 01       	movw	r30, r16
    5d22:	80 81       	ld	r24, Z
    5d24:	f7 01       	movw	r30, r14
    5d26:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    5d28:	f8 01       	movw	r30, r16
    5d2a:	82 81       	ldd	r24, Z+2	; 0x02
    5d2c:	f7 01       	movw	r30, r14
    5d2e:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    5d30:	f8 01       	movw	r30, r16
    5d32:	81 81       	ldd	r24, Z+1	; 0x01
    5d34:	f7 01       	movw	r30, r14
    5d36:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    5d38:	b0 fe       	sbrs	r11, 0
    5d3a:	04 c0       	rjmp	.+8      	; 0x5d44 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    5d3c:	f8 01       	movw	r30, r16
    5d3e:	86 81       	ldd	r24, Z+6	; 0x06
    5d40:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
    5d42:	83 83       	std	Z+3, r24	; 0x03
    5d44:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5d46:	f9 dc       	rcall	.-1550   	; 0x573a <adc_disable_clock>

	cpu_irq_restore(flags);
}
    5d48:	af be       	out	0x3f, r10	; 63
    5d4a:	0f 90       	pop	r0
    5d4c:	df 91       	pop	r29
    5d4e:	cf 91       	pop	r28
    5d50:	1f 91       	pop	r17
    5d52:	0f 91       	pop	r16
    5d54:	ff 90       	pop	r15
    5d56:	ef 90       	pop	r14
    5d58:	df 90       	pop	r13
    5d5a:	cf 90       	pop	r12
    5d5c:	bf 90       	pop	r11
    5d5e:	af 90       	pop	r10
    5d60:	08 95       	ret

00005d62 <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
    5d62:	80 32       	cpi	r24, 0x20	; 32
    5d64:	93 40       	sbci	r25, 0x03	; 3
    5d66:	61 f4       	brne	.+24     	; 0x5d80 <dac_enable_clock+0x1e>
    5d68:	80 91 d2 26 	lds	r24, 0x26D2	; 0x8026d2 <dacb_enable_count>
    5d6c:	91 e0       	ldi	r25, 0x01	; 1
    5d6e:	98 0f       	add	r25, r24
    5d70:	90 93 d2 26 	sts	0x26D2, r25	; 0x8026d2 <dacb_enable_count>
    5d74:	81 11       	cpse	r24, r1
    5d76:	04 c0       	rjmp	.+8      	; 0x5d80 <dac_enable_clock+0x1e>
    5d78:	64 e0       	ldi	r22, 0x04	; 4
    5d7a:	82 e0       	ldi	r24, 0x02	; 2
    5d7c:	0c 94 cc 4e 	jmp	0x9d98	; 0x9d98 <sysclk_enable_module>
    5d80:	08 95       	ret

00005d82 <dac_disable_clock>:
    5d82:	80 32       	cpi	r24, 0x20	; 32
    5d84:	93 40       	sbci	r25, 0x03	; 3
    5d86:	59 f4       	brne	.+22     	; 0x5d9e <dac_disable_clock+0x1c>
    5d88:	80 91 d2 26 	lds	r24, 0x26D2	; 0x8026d2 <dacb_enable_count>
    5d8c:	81 50       	subi	r24, 0x01	; 1
    5d8e:	80 93 d2 26 	sts	0x26D2, r24	; 0x8026d2 <dacb_enable_count>
    5d92:	81 11       	cpse	r24, r1
    5d94:	04 c0       	rjmp	.+8      	; 0x5d9e <dac_disable_clock+0x1c>
    5d96:	64 e0       	ldi	r22, 0x04	; 4
    5d98:	82 e0       	ldi	r24, 0x02	; 2
    5d9a:	0c 94 e2 4e 	jmp	0x9dc4	; 0x9dc4 <sysclk_disable_module>
    5d9e:	08 95       	ret

00005da0 <dac_enable>:
    5da0:	ef 92       	push	r14
    5da2:	ff 92       	push	r15
    5da4:	1f 93       	push	r17
    5da6:	cf 93       	push	r28
    5da8:	df 93       	push	r29
    5daa:	1f 92       	push	r1
    5dac:	1f 92       	push	r1
    5dae:	cd b7       	in	r28, 0x3d	; 61
    5db0:	de b7       	in	r29, 0x3e	; 62
    5db2:	2f b7       	in	r18, 0x3f	; 63
    5db4:	29 83       	std	Y+1, r18	; 0x01
    5db6:	f8 94       	cli
    5db8:	19 81       	ldd	r17, Y+1	; 0x01
    5dba:	20 91 1e 2b 	lds	r18, 0x2B1E	; 0x802b1e <sleepmgr_locks+0x1>
    5dbe:	2f 3f       	cpi	r18, 0xFF	; 255
    5dc0:	09 f4       	brne	.+2      	; 0x5dc4 <dac_enable+0x24>
    5dc2:	ff cf       	rjmp	.-2      	; 0x5dc2 <dac_enable+0x22>
    5dc4:	7c 01       	movw	r14, r24
    5dc6:	8f b7       	in	r24, 0x3f	; 63
    5dc8:	8a 83       	std	Y+2, r24	; 0x02
    5dca:	f8 94       	cli
    5dcc:	9a 81       	ldd	r25, Y+2	; 0x02
    5dce:	ed e1       	ldi	r30, 0x1D	; 29
    5dd0:	fb e2       	ldi	r31, 0x2B	; 43
    5dd2:	81 81       	ldd	r24, Z+1	; 0x01
    5dd4:	8f 5f       	subi	r24, 0xFF	; 255
    5dd6:	81 83       	std	Z+1, r24	; 0x01
    5dd8:	9f bf       	out	0x3f, r25	; 63
    5dda:	c7 01       	movw	r24, r14
    5ddc:	c2 df       	rcall	.-124    	; 0x5d62 <dac_enable_clock>
    5dde:	f7 01       	movw	r30, r14
    5de0:	80 81       	ld	r24, Z
    5de2:	81 60       	ori	r24, 0x01	; 1
    5de4:	80 83       	st	Z, r24
    5de6:	1f bf       	out	0x3f, r17	; 63
    5de8:	0f 90       	pop	r0
    5dea:	0f 90       	pop	r0
    5dec:	df 91       	pop	r29
    5dee:	cf 91       	pop	r28
    5df0:	1f 91       	pop	r17
    5df2:	ff 90       	pop	r15
    5df4:	ef 90       	pop	r14
    5df6:	08 95       	ret

00005df8 <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
    5df8:	9f 92       	push	r9
    5dfa:	af 92       	push	r10
    5dfc:	bf 92       	push	r11
    5dfe:	cf 92       	push	r12
    5e00:	df 92       	push	r13
    5e02:	ef 92       	push	r14
    5e04:	ff 92       	push	r15
    5e06:	0f 93       	push	r16
    5e08:	1f 93       	push	r17
    5e0a:	cf 93       	push	r28
    5e0c:	df 93       	push	r29
    5e0e:	1f 92       	push	r1
    5e10:	cd b7       	in	r28, 0x3d	; 61
    5e12:	de b7       	in	r29, 0x3e	; 62
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
    5e14:	80 32       	cpi	r24, 0x20	; 32
    5e16:	23 e0       	ldi	r18, 0x03	; 3
    5e18:	92 07       	cpc	r25, r18
    5e1a:	09 f0       	breq	.+2      	; 0x5e1e <dac_write_configuration+0x26>
    5e1c:	3c c0       	rjmp	.+120    	; 0x5e96 <dac_write_configuration+0x9e>
    5e1e:	7b 01       	movw	r14, r22
    5e20:	8c 01       	movw	r16, r24
    5e22:	63 e3       	ldi	r22, 0x33	; 51
    5e24:	70 e0       	ldi	r23, 0x00	; 0
    5e26:	82 e0       	ldi	r24, 0x02	; 2
    5e28:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
    5e2c:	98 2e       	mov	r9, r24
    5e2e:	62 e3       	ldi	r22, 0x32	; 50
    5e30:	70 e0       	ldi	r23, 0x00	; 0
    5e32:	82 e0       	ldi	r24, 0x02	; 2
    5e34:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
    5e38:	a8 2e       	mov	r10, r24
    5e3a:	67 e3       	ldi	r22, 0x37	; 55
    5e3c:	70 e0       	ldi	r23, 0x00	; 0
    5e3e:	82 e0       	ldi	r24, 0x02	; 2
    5e40:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
    5e44:	b8 2e       	mov	r11, r24
    5e46:	66 e3       	ldi	r22, 0x36	; 54
    5e48:	70 e0       	ldi	r23, 0x00	; 0
    5e4a:	82 e0       	ldi	r24, 0x02	; 2
    5e4c:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
    5e50:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5e52:	8f b7       	in	r24, 0x3f	; 63
    5e54:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5e56:	f8 94       	cli
	return flags;
    5e58:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    5e5a:	c8 01       	movw	r24, r16
    5e5c:	82 df       	rcall	.-252    	; 0x5d62 <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    5e5e:	f8 01       	movw	r30, r16
    5e60:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
    5e62:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
    5e64:	f7 01       	movw	r30, r14
    5e66:	91 81       	ldd	r25, Z+1	; 0x01
    5e68:	f8 01       	movw	r30, r16
    5e6a:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
    5e6c:	f7 01       	movw	r30, r14
    5e6e:	92 81       	ldd	r25, Z+2	; 0x02
    5e70:	f8 01       	movw	r30, r16
    5e72:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
    5e74:	f7 01       	movw	r30, r14
    5e76:	93 81       	ldd	r25, Z+3	; 0x03
    5e78:	f8 01       	movw	r30, r16
    5e7a:	93 83       	std	Z+3, r25	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
    5e7c:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
    5e7e:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
    5e80:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
    5e82:	c3 86       	std	Z+11, r12	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
    5e84:	81 70       	andi	r24, 0x01	; 1
    5e86:	f7 01       	movw	r30, r14
    5e88:	90 81       	ld	r25, Z
    5e8a:	89 2b       	or	r24, r25
    5e8c:	f8 01       	movw	r30, r16

	dac_disable_clock(dac);
    5e8e:	80 83       	st	Z, r24
    5e90:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5e92:	77 df       	rcall	.-274    	; 0x5d82 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    5e94:	df be       	out	0x3f, r13	; 63
    5e96:	0f 90       	pop	r0
    5e98:	df 91       	pop	r29
    5e9a:	cf 91       	pop	r28
    5e9c:	1f 91       	pop	r17
    5e9e:	0f 91       	pop	r16
    5ea0:	ff 90       	pop	r15
    5ea2:	ef 90       	pop	r14
    5ea4:	df 90       	pop	r13
    5ea6:	cf 90       	pop	r12
    5ea8:	bf 90       	pop	r11
    5eaa:	af 90       	pop	r10
    5eac:	9f 90       	pop	r9
    5eae:	08 95       	ret

00005eb0 <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
    5eb0:	df 92       	push	r13
    5eb2:	ef 92       	push	r14
    5eb4:	ff 92       	push	r15
    5eb6:	0f 93       	push	r16
    5eb8:	1f 93       	push	r17
    5eba:	cf 93       	push	r28
    5ebc:	df 93       	push	r29
    5ebe:	1f 92       	push	r1
    5ec0:	cd b7       	in	r28, 0x3d	; 61
    5ec2:	de b7       	in	r29, 0x3e	; 62
    5ec4:	8c 01       	movw	r16, r24
    5ec6:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5ec8:	8f b7       	in	r24, 0x3f	; 63
    5eca:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5ecc:	f8 94       	cli
	return flags;
    5ece:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    5ed0:	c8 01       	movw	r24, r16
    5ed2:	47 df       	rcall	.-370    	; 0x5d62 <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
    5ed4:	f8 01       	movw	r30, r16
    5ed6:	80 81       	ld	r24, Z
    5ed8:	8e 7f       	andi	r24, 0xFE	; 254
    5eda:	f7 01       	movw	r30, r14
    5edc:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
    5ede:	f8 01       	movw	r30, r16
    5ee0:	81 81       	ldd	r24, Z+1	; 0x01
    5ee2:	f7 01       	movw	r30, r14
    5ee4:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
    5ee6:	f8 01       	movw	r30, r16
    5ee8:	82 81       	ldd	r24, Z+2	; 0x02
    5eea:	f7 01       	movw	r30, r14
    5eec:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
    5eee:	f8 01       	movw	r30, r16
    5ef0:	83 81       	ldd	r24, Z+3	; 0x03
    5ef2:	f7 01       	movw	r30, r14

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
    5ef4:	83 83       	std	Z+3, r24	; 0x03
    5ef6:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5ef8:	44 df       	rcall	.-376    	; 0x5d82 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    5efa:	df be       	out	0x3f, r13	; 63
    5efc:	0f 90       	pop	r0
    5efe:	df 91       	pop	r29
    5f00:	cf 91       	pop	r28
    5f02:	1f 91       	pop	r17
    5f04:	0f 91       	pop	r16
    5f06:	ff 90       	pop	r15
    5f08:	ef 90       	pop	r14
    5f0a:	df 90       	pop	r13
    5f0c:	08 95       	ret

00005f0e <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    5f0e:	1f 92       	push	r1
    5f10:	0f 92       	push	r0
    5f12:	0f b6       	in	r0, 0x3f	; 63
    5f14:	0f 92       	push	r0
    5f16:	11 24       	eor	r1, r1
    5f18:	0b b6       	in	r0, 0x3b	; 59
    5f1a:	0f 92       	push	r0
    5f1c:	2f 93       	push	r18
    5f1e:	3f 93       	push	r19
    5f20:	4f 93       	push	r20
    5f22:	5f 93       	push	r21
    5f24:	6f 93       	push	r22
    5f26:	7f 93       	push	r23
    5f28:	8f 93       	push	r24
    5f2a:	9f 93       	push	r25
    5f2c:	af 93       	push	r26
    5f2e:	bf 93       	push	r27
    5f30:	ef 93       	push	r30
    5f32:	ff 93       	push	r31
    5f34:	e0 91 19 27 	lds	r30, 0x2719	; 0x802719 <tc_tcc0_ovf_callback>
    5f38:	f0 91 1a 27 	lds	r31, 0x271A	; 0x80271a <tc_tcc0_ovf_callback+0x1>
    5f3c:	30 97       	sbiw	r30, 0x00	; 0
    5f3e:	09 f0       	breq	.+2      	; 0x5f42 <__vector_14+0x34>
    5f40:	19 95       	eicall
    5f42:	ff 91       	pop	r31
    5f44:	ef 91       	pop	r30
    5f46:	bf 91       	pop	r27
    5f48:	af 91       	pop	r26
    5f4a:	9f 91       	pop	r25
    5f4c:	8f 91       	pop	r24
    5f4e:	7f 91       	pop	r23
    5f50:	6f 91       	pop	r22
    5f52:	5f 91       	pop	r21
    5f54:	4f 91       	pop	r20
    5f56:	3f 91       	pop	r19
    5f58:	2f 91       	pop	r18
    5f5a:	0f 90       	pop	r0
    5f5c:	0b be       	out	0x3b, r0	; 59
    5f5e:	0f 90       	pop	r0
    5f60:	0f be       	out	0x3f, r0	; 63
    5f62:	0f 90       	pop	r0
    5f64:	1f 90       	pop	r1
    5f66:	18 95       	reti

00005f68 <__vector_15>:
    5f68:	1f 92       	push	r1
    5f6a:	0f 92       	push	r0
    5f6c:	0f b6       	in	r0, 0x3f	; 63
    5f6e:	0f 92       	push	r0
    5f70:	11 24       	eor	r1, r1
    5f72:	0b b6       	in	r0, 0x3b	; 59
    5f74:	0f 92       	push	r0
    5f76:	2f 93       	push	r18
    5f78:	3f 93       	push	r19
    5f7a:	4f 93       	push	r20
    5f7c:	5f 93       	push	r21
    5f7e:	6f 93       	push	r22
    5f80:	7f 93       	push	r23
    5f82:	8f 93       	push	r24
    5f84:	9f 93       	push	r25
    5f86:	af 93       	push	r26
    5f88:	bf 93       	push	r27
    5f8a:	ef 93       	push	r30
    5f8c:	ff 93       	push	r31
    5f8e:	e0 91 17 27 	lds	r30, 0x2717	; 0x802717 <tc_tcc0_err_callback>
    5f92:	f0 91 18 27 	lds	r31, 0x2718	; 0x802718 <tc_tcc0_err_callback+0x1>
    5f96:	30 97       	sbiw	r30, 0x00	; 0
    5f98:	09 f0       	breq	.+2      	; 0x5f9c <__vector_15+0x34>
    5f9a:	19 95       	eicall
    5f9c:	ff 91       	pop	r31
    5f9e:	ef 91       	pop	r30
    5fa0:	bf 91       	pop	r27
    5fa2:	af 91       	pop	r26
    5fa4:	9f 91       	pop	r25
    5fa6:	8f 91       	pop	r24
    5fa8:	7f 91       	pop	r23
    5faa:	6f 91       	pop	r22
    5fac:	5f 91       	pop	r21
    5fae:	4f 91       	pop	r20
    5fb0:	3f 91       	pop	r19
    5fb2:	2f 91       	pop	r18
    5fb4:	0f 90       	pop	r0
    5fb6:	0b be       	out	0x3b, r0	; 59
    5fb8:	0f 90       	pop	r0
    5fba:	0f be       	out	0x3f, r0	; 63
    5fbc:	0f 90       	pop	r0
    5fbe:	1f 90       	pop	r1
    5fc0:	18 95       	reti

00005fc2 <__vector_16>:
    5fc2:	1f 92       	push	r1
    5fc4:	0f 92       	push	r0
    5fc6:	0f b6       	in	r0, 0x3f	; 63
    5fc8:	0f 92       	push	r0
    5fca:	11 24       	eor	r1, r1
    5fcc:	0b b6       	in	r0, 0x3b	; 59
    5fce:	0f 92       	push	r0
    5fd0:	2f 93       	push	r18
    5fd2:	3f 93       	push	r19
    5fd4:	4f 93       	push	r20
    5fd6:	5f 93       	push	r21
    5fd8:	6f 93       	push	r22
    5fda:	7f 93       	push	r23
    5fdc:	8f 93       	push	r24
    5fde:	9f 93       	push	r25
    5fe0:	af 93       	push	r26
    5fe2:	bf 93       	push	r27
    5fe4:	ef 93       	push	r30
    5fe6:	ff 93       	push	r31
    5fe8:	e0 91 15 27 	lds	r30, 0x2715	; 0x802715 <tc_tcc0_cca_callback>
    5fec:	f0 91 16 27 	lds	r31, 0x2716	; 0x802716 <tc_tcc0_cca_callback+0x1>
    5ff0:	30 97       	sbiw	r30, 0x00	; 0
    5ff2:	09 f0       	breq	.+2      	; 0x5ff6 <__vector_16+0x34>
    5ff4:	19 95       	eicall
    5ff6:	ff 91       	pop	r31
    5ff8:	ef 91       	pop	r30
    5ffa:	bf 91       	pop	r27
    5ffc:	af 91       	pop	r26
    5ffe:	9f 91       	pop	r25
    6000:	8f 91       	pop	r24
    6002:	7f 91       	pop	r23
    6004:	6f 91       	pop	r22
    6006:	5f 91       	pop	r21
    6008:	4f 91       	pop	r20
    600a:	3f 91       	pop	r19
    600c:	2f 91       	pop	r18
    600e:	0f 90       	pop	r0
    6010:	0b be       	out	0x3b, r0	; 59
    6012:	0f 90       	pop	r0
    6014:	0f be       	out	0x3f, r0	; 63
    6016:	0f 90       	pop	r0
    6018:	1f 90       	pop	r1
    601a:	18 95       	reti

0000601c <__vector_17>:
    601c:	1f 92       	push	r1
    601e:	0f 92       	push	r0
    6020:	0f b6       	in	r0, 0x3f	; 63
    6022:	0f 92       	push	r0
    6024:	11 24       	eor	r1, r1
    6026:	0b b6       	in	r0, 0x3b	; 59
    6028:	0f 92       	push	r0
    602a:	2f 93       	push	r18
    602c:	3f 93       	push	r19
    602e:	4f 93       	push	r20
    6030:	5f 93       	push	r21
    6032:	6f 93       	push	r22
    6034:	7f 93       	push	r23
    6036:	8f 93       	push	r24
    6038:	9f 93       	push	r25
    603a:	af 93       	push	r26
    603c:	bf 93       	push	r27
    603e:	ef 93       	push	r30
    6040:	ff 93       	push	r31
    6042:	e0 91 13 27 	lds	r30, 0x2713	; 0x802713 <tc_tcc0_ccb_callback>
    6046:	f0 91 14 27 	lds	r31, 0x2714	; 0x802714 <tc_tcc0_ccb_callback+0x1>
    604a:	30 97       	sbiw	r30, 0x00	; 0
    604c:	09 f0       	breq	.+2      	; 0x6050 <__vector_17+0x34>
    604e:	19 95       	eicall
    6050:	ff 91       	pop	r31
    6052:	ef 91       	pop	r30
    6054:	bf 91       	pop	r27
    6056:	af 91       	pop	r26
    6058:	9f 91       	pop	r25
    605a:	8f 91       	pop	r24
    605c:	7f 91       	pop	r23
    605e:	6f 91       	pop	r22
    6060:	5f 91       	pop	r21
    6062:	4f 91       	pop	r20
    6064:	3f 91       	pop	r19
    6066:	2f 91       	pop	r18
    6068:	0f 90       	pop	r0
    606a:	0b be       	out	0x3b, r0	; 59
    606c:	0f 90       	pop	r0
    606e:	0f be       	out	0x3f, r0	; 63
    6070:	0f 90       	pop	r0
    6072:	1f 90       	pop	r1
    6074:	18 95       	reti

00006076 <__vector_18>:
    6076:	1f 92       	push	r1
    6078:	0f 92       	push	r0
    607a:	0f b6       	in	r0, 0x3f	; 63
    607c:	0f 92       	push	r0
    607e:	11 24       	eor	r1, r1
    6080:	0b b6       	in	r0, 0x3b	; 59
    6082:	0f 92       	push	r0
    6084:	2f 93       	push	r18
    6086:	3f 93       	push	r19
    6088:	4f 93       	push	r20
    608a:	5f 93       	push	r21
    608c:	6f 93       	push	r22
    608e:	7f 93       	push	r23
    6090:	8f 93       	push	r24
    6092:	9f 93       	push	r25
    6094:	af 93       	push	r26
    6096:	bf 93       	push	r27
    6098:	ef 93       	push	r30
    609a:	ff 93       	push	r31
    609c:	e0 91 11 27 	lds	r30, 0x2711	; 0x802711 <tc_tcc0_ccc_callback>
    60a0:	f0 91 12 27 	lds	r31, 0x2712	; 0x802712 <tc_tcc0_ccc_callback+0x1>
    60a4:	30 97       	sbiw	r30, 0x00	; 0
    60a6:	09 f0       	breq	.+2      	; 0x60aa <__vector_18+0x34>
    60a8:	19 95       	eicall
    60aa:	ff 91       	pop	r31
    60ac:	ef 91       	pop	r30
    60ae:	bf 91       	pop	r27
    60b0:	af 91       	pop	r26
    60b2:	9f 91       	pop	r25
    60b4:	8f 91       	pop	r24
    60b6:	7f 91       	pop	r23
    60b8:	6f 91       	pop	r22
    60ba:	5f 91       	pop	r21
    60bc:	4f 91       	pop	r20
    60be:	3f 91       	pop	r19
    60c0:	2f 91       	pop	r18
    60c2:	0f 90       	pop	r0
    60c4:	0b be       	out	0x3b, r0	; 59
    60c6:	0f 90       	pop	r0
    60c8:	0f be       	out	0x3f, r0	; 63
    60ca:	0f 90       	pop	r0
    60cc:	1f 90       	pop	r1
    60ce:	18 95       	reti

000060d0 <__vector_19>:
    60d0:	1f 92       	push	r1
    60d2:	0f 92       	push	r0
    60d4:	0f b6       	in	r0, 0x3f	; 63
    60d6:	0f 92       	push	r0
    60d8:	11 24       	eor	r1, r1
    60da:	0b b6       	in	r0, 0x3b	; 59
    60dc:	0f 92       	push	r0
    60de:	2f 93       	push	r18
    60e0:	3f 93       	push	r19
    60e2:	4f 93       	push	r20
    60e4:	5f 93       	push	r21
    60e6:	6f 93       	push	r22
    60e8:	7f 93       	push	r23
    60ea:	8f 93       	push	r24
    60ec:	9f 93       	push	r25
    60ee:	af 93       	push	r26
    60f0:	bf 93       	push	r27
    60f2:	ef 93       	push	r30
    60f4:	ff 93       	push	r31
    60f6:	e0 91 0f 27 	lds	r30, 0x270F	; 0x80270f <tc_tcc0_ccd_callback>
    60fa:	f0 91 10 27 	lds	r31, 0x2710	; 0x802710 <tc_tcc0_ccd_callback+0x1>
    60fe:	30 97       	sbiw	r30, 0x00	; 0
    6100:	09 f0       	breq	.+2      	; 0x6104 <__vector_19+0x34>
    6102:	19 95       	eicall
    6104:	ff 91       	pop	r31
    6106:	ef 91       	pop	r30
    6108:	bf 91       	pop	r27
    610a:	af 91       	pop	r26
    610c:	9f 91       	pop	r25
    610e:	8f 91       	pop	r24
    6110:	7f 91       	pop	r23
    6112:	6f 91       	pop	r22
    6114:	5f 91       	pop	r21
    6116:	4f 91       	pop	r20
    6118:	3f 91       	pop	r19
    611a:	2f 91       	pop	r18
    611c:	0f 90       	pop	r0
    611e:	0b be       	out	0x3b, r0	; 59
    6120:	0f 90       	pop	r0
    6122:	0f be       	out	0x3f, r0	; 63
    6124:	0f 90       	pop	r0
    6126:	1f 90       	pop	r1
    6128:	18 95       	reti

0000612a <__vector_20>:
    612a:	1f 92       	push	r1
    612c:	0f 92       	push	r0
    612e:	0f b6       	in	r0, 0x3f	; 63
    6130:	0f 92       	push	r0
    6132:	11 24       	eor	r1, r1
    6134:	0b b6       	in	r0, 0x3b	; 59
    6136:	0f 92       	push	r0
    6138:	2f 93       	push	r18
    613a:	3f 93       	push	r19
    613c:	4f 93       	push	r20
    613e:	5f 93       	push	r21
    6140:	6f 93       	push	r22
    6142:	7f 93       	push	r23
    6144:	8f 93       	push	r24
    6146:	9f 93       	push	r25
    6148:	af 93       	push	r26
    614a:	bf 93       	push	r27
    614c:	ef 93       	push	r30
    614e:	ff 93       	push	r31
    6150:	e0 91 0d 27 	lds	r30, 0x270D	; 0x80270d <tc_tcc1_ovf_callback>
    6154:	f0 91 0e 27 	lds	r31, 0x270E	; 0x80270e <tc_tcc1_ovf_callback+0x1>
    6158:	30 97       	sbiw	r30, 0x00	; 0
    615a:	09 f0       	breq	.+2      	; 0x615e <__vector_20+0x34>
    615c:	19 95       	eicall
    615e:	ff 91       	pop	r31
    6160:	ef 91       	pop	r30
    6162:	bf 91       	pop	r27
    6164:	af 91       	pop	r26
    6166:	9f 91       	pop	r25
    6168:	8f 91       	pop	r24
    616a:	7f 91       	pop	r23
    616c:	6f 91       	pop	r22
    616e:	5f 91       	pop	r21
    6170:	4f 91       	pop	r20
    6172:	3f 91       	pop	r19
    6174:	2f 91       	pop	r18
    6176:	0f 90       	pop	r0
    6178:	0b be       	out	0x3b, r0	; 59
    617a:	0f 90       	pop	r0
    617c:	0f be       	out	0x3f, r0	; 63
    617e:	0f 90       	pop	r0
    6180:	1f 90       	pop	r1
    6182:	18 95       	reti

00006184 <__vector_21>:
    6184:	1f 92       	push	r1
    6186:	0f 92       	push	r0
    6188:	0f b6       	in	r0, 0x3f	; 63
    618a:	0f 92       	push	r0
    618c:	11 24       	eor	r1, r1
    618e:	0b b6       	in	r0, 0x3b	; 59
    6190:	0f 92       	push	r0
    6192:	2f 93       	push	r18
    6194:	3f 93       	push	r19
    6196:	4f 93       	push	r20
    6198:	5f 93       	push	r21
    619a:	6f 93       	push	r22
    619c:	7f 93       	push	r23
    619e:	8f 93       	push	r24
    61a0:	9f 93       	push	r25
    61a2:	af 93       	push	r26
    61a4:	bf 93       	push	r27
    61a6:	ef 93       	push	r30
    61a8:	ff 93       	push	r31
    61aa:	e0 91 0b 27 	lds	r30, 0x270B	; 0x80270b <tc_tcc1_err_callback>
    61ae:	f0 91 0c 27 	lds	r31, 0x270C	; 0x80270c <tc_tcc1_err_callback+0x1>
    61b2:	30 97       	sbiw	r30, 0x00	; 0
    61b4:	09 f0       	breq	.+2      	; 0x61b8 <__vector_21+0x34>
    61b6:	19 95       	eicall
    61b8:	ff 91       	pop	r31
    61ba:	ef 91       	pop	r30
    61bc:	bf 91       	pop	r27
    61be:	af 91       	pop	r26
    61c0:	9f 91       	pop	r25
    61c2:	8f 91       	pop	r24
    61c4:	7f 91       	pop	r23
    61c6:	6f 91       	pop	r22
    61c8:	5f 91       	pop	r21
    61ca:	4f 91       	pop	r20
    61cc:	3f 91       	pop	r19
    61ce:	2f 91       	pop	r18
    61d0:	0f 90       	pop	r0
    61d2:	0b be       	out	0x3b, r0	; 59
    61d4:	0f 90       	pop	r0
    61d6:	0f be       	out	0x3f, r0	; 63
    61d8:	0f 90       	pop	r0
    61da:	1f 90       	pop	r1
    61dc:	18 95       	reti

000061de <__vector_22>:
    61de:	1f 92       	push	r1
    61e0:	0f 92       	push	r0
    61e2:	0f b6       	in	r0, 0x3f	; 63
    61e4:	0f 92       	push	r0
    61e6:	11 24       	eor	r1, r1
    61e8:	0b b6       	in	r0, 0x3b	; 59
    61ea:	0f 92       	push	r0
    61ec:	2f 93       	push	r18
    61ee:	3f 93       	push	r19
    61f0:	4f 93       	push	r20
    61f2:	5f 93       	push	r21
    61f4:	6f 93       	push	r22
    61f6:	7f 93       	push	r23
    61f8:	8f 93       	push	r24
    61fa:	9f 93       	push	r25
    61fc:	af 93       	push	r26
    61fe:	bf 93       	push	r27
    6200:	ef 93       	push	r30
    6202:	ff 93       	push	r31
    6204:	e0 91 09 27 	lds	r30, 0x2709	; 0x802709 <tc_tcc1_cca_callback>
    6208:	f0 91 0a 27 	lds	r31, 0x270A	; 0x80270a <tc_tcc1_cca_callback+0x1>
    620c:	30 97       	sbiw	r30, 0x00	; 0
    620e:	09 f0       	breq	.+2      	; 0x6212 <__vector_22+0x34>
    6210:	19 95       	eicall
    6212:	ff 91       	pop	r31
    6214:	ef 91       	pop	r30
    6216:	bf 91       	pop	r27
    6218:	af 91       	pop	r26
    621a:	9f 91       	pop	r25
    621c:	8f 91       	pop	r24
    621e:	7f 91       	pop	r23
    6220:	6f 91       	pop	r22
    6222:	5f 91       	pop	r21
    6224:	4f 91       	pop	r20
    6226:	3f 91       	pop	r19
    6228:	2f 91       	pop	r18
    622a:	0f 90       	pop	r0
    622c:	0b be       	out	0x3b, r0	; 59
    622e:	0f 90       	pop	r0
    6230:	0f be       	out	0x3f, r0	; 63
    6232:	0f 90       	pop	r0
    6234:	1f 90       	pop	r1
    6236:	18 95       	reti

00006238 <__vector_23>:
    6238:	1f 92       	push	r1
    623a:	0f 92       	push	r0
    623c:	0f b6       	in	r0, 0x3f	; 63
    623e:	0f 92       	push	r0
    6240:	11 24       	eor	r1, r1
    6242:	0b b6       	in	r0, 0x3b	; 59
    6244:	0f 92       	push	r0
    6246:	2f 93       	push	r18
    6248:	3f 93       	push	r19
    624a:	4f 93       	push	r20
    624c:	5f 93       	push	r21
    624e:	6f 93       	push	r22
    6250:	7f 93       	push	r23
    6252:	8f 93       	push	r24
    6254:	9f 93       	push	r25
    6256:	af 93       	push	r26
    6258:	bf 93       	push	r27
    625a:	ef 93       	push	r30
    625c:	ff 93       	push	r31
    625e:	e0 91 07 27 	lds	r30, 0x2707	; 0x802707 <tc_tcc1_ccb_callback>
    6262:	f0 91 08 27 	lds	r31, 0x2708	; 0x802708 <tc_tcc1_ccb_callback+0x1>
    6266:	30 97       	sbiw	r30, 0x00	; 0
    6268:	09 f0       	breq	.+2      	; 0x626c <__vector_23+0x34>
    626a:	19 95       	eicall
    626c:	ff 91       	pop	r31
    626e:	ef 91       	pop	r30
    6270:	bf 91       	pop	r27
    6272:	af 91       	pop	r26
    6274:	9f 91       	pop	r25
    6276:	8f 91       	pop	r24
    6278:	7f 91       	pop	r23
    627a:	6f 91       	pop	r22
    627c:	5f 91       	pop	r21
    627e:	4f 91       	pop	r20
    6280:	3f 91       	pop	r19
    6282:	2f 91       	pop	r18
    6284:	0f 90       	pop	r0
    6286:	0b be       	out	0x3b, r0	; 59
    6288:	0f 90       	pop	r0
    628a:	0f be       	out	0x3f, r0	; 63
    628c:	0f 90       	pop	r0
    628e:	1f 90       	pop	r1
    6290:	18 95       	reti

00006292 <__vector_77>:
    6292:	1f 92       	push	r1
    6294:	0f 92       	push	r0
    6296:	0f b6       	in	r0, 0x3f	; 63
    6298:	0f 92       	push	r0
    629a:	11 24       	eor	r1, r1
    629c:	0b b6       	in	r0, 0x3b	; 59
    629e:	0f 92       	push	r0
    62a0:	2f 93       	push	r18
    62a2:	3f 93       	push	r19
    62a4:	4f 93       	push	r20
    62a6:	5f 93       	push	r21
    62a8:	6f 93       	push	r22
    62aa:	7f 93       	push	r23
    62ac:	8f 93       	push	r24
    62ae:	9f 93       	push	r25
    62b0:	af 93       	push	r26
    62b2:	bf 93       	push	r27
    62b4:	ef 93       	push	r30
    62b6:	ff 93       	push	r31
    62b8:	e0 91 05 27 	lds	r30, 0x2705	; 0x802705 <tc_tcd0_ovf_callback>
    62bc:	f0 91 06 27 	lds	r31, 0x2706	; 0x802706 <tc_tcd0_ovf_callback+0x1>
    62c0:	30 97       	sbiw	r30, 0x00	; 0
    62c2:	09 f0       	breq	.+2      	; 0x62c6 <__vector_77+0x34>
    62c4:	19 95       	eicall
    62c6:	ff 91       	pop	r31
    62c8:	ef 91       	pop	r30
    62ca:	bf 91       	pop	r27
    62cc:	af 91       	pop	r26
    62ce:	9f 91       	pop	r25
    62d0:	8f 91       	pop	r24
    62d2:	7f 91       	pop	r23
    62d4:	6f 91       	pop	r22
    62d6:	5f 91       	pop	r21
    62d8:	4f 91       	pop	r20
    62da:	3f 91       	pop	r19
    62dc:	2f 91       	pop	r18
    62de:	0f 90       	pop	r0
    62e0:	0b be       	out	0x3b, r0	; 59
    62e2:	0f 90       	pop	r0
    62e4:	0f be       	out	0x3f, r0	; 63
    62e6:	0f 90       	pop	r0
    62e8:	1f 90       	pop	r1
    62ea:	18 95       	reti

000062ec <__vector_78>:
    62ec:	1f 92       	push	r1
    62ee:	0f 92       	push	r0
    62f0:	0f b6       	in	r0, 0x3f	; 63
    62f2:	0f 92       	push	r0
    62f4:	11 24       	eor	r1, r1
    62f6:	0b b6       	in	r0, 0x3b	; 59
    62f8:	0f 92       	push	r0
    62fa:	2f 93       	push	r18
    62fc:	3f 93       	push	r19
    62fe:	4f 93       	push	r20
    6300:	5f 93       	push	r21
    6302:	6f 93       	push	r22
    6304:	7f 93       	push	r23
    6306:	8f 93       	push	r24
    6308:	9f 93       	push	r25
    630a:	af 93       	push	r26
    630c:	bf 93       	push	r27
    630e:	ef 93       	push	r30
    6310:	ff 93       	push	r31
    6312:	e0 91 03 27 	lds	r30, 0x2703	; 0x802703 <tc_tcd0_err_callback>
    6316:	f0 91 04 27 	lds	r31, 0x2704	; 0x802704 <tc_tcd0_err_callback+0x1>
    631a:	30 97       	sbiw	r30, 0x00	; 0
    631c:	09 f0       	breq	.+2      	; 0x6320 <__vector_78+0x34>
    631e:	19 95       	eicall
    6320:	ff 91       	pop	r31
    6322:	ef 91       	pop	r30
    6324:	bf 91       	pop	r27
    6326:	af 91       	pop	r26
    6328:	9f 91       	pop	r25
    632a:	8f 91       	pop	r24
    632c:	7f 91       	pop	r23
    632e:	6f 91       	pop	r22
    6330:	5f 91       	pop	r21
    6332:	4f 91       	pop	r20
    6334:	3f 91       	pop	r19
    6336:	2f 91       	pop	r18
    6338:	0f 90       	pop	r0
    633a:	0b be       	out	0x3b, r0	; 59
    633c:	0f 90       	pop	r0
    633e:	0f be       	out	0x3f, r0	; 63
    6340:	0f 90       	pop	r0
    6342:	1f 90       	pop	r1
    6344:	18 95       	reti

00006346 <__vector_79>:
    6346:	1f 92       	push	r1
    6348:	0f 92       	push	r0
    634a:	0f b6       	in	r0, 0x3f	; 63
    634c:	0f 92       	push	r0
    634e:	11 24       	eor	r1, r1
    6350:	0b b6       	in	r0, 0x3b	; 59
    6352:	0f 92       	push	r0
    6354:	2f 93       	push	r18
    6356:	3f 93       	push	r19
    6358:	4f 93       	push	r20
    635a:	5f 93       	push	r21
    635c:	6f 93       	push	r22
    635e:	7f 93       	push	r23
    6360:	8f 93       	push	r24
    6362:	9f 93       	push	r25
    6364:	af 93       	push	r26
    6366:	bf 93       	push	r27
    6368:	ef 93       	push	r30
    636a:	ff 93       	push	r31
    636c:	e0 91 01 27 	lds	r30, 0x2701	; 0x802701 <tc_tcd0_cca_callback>
    6370:	f0 91 02 27 	lds	r31, 0x2702	; 0x802702 <tc_tcd0_cca_callback+0x1>
    6374:	30 97       	sbiw	r30, 0x00	; 0
    6376:	09 f0       	breq	.+2      	; 0x637a <__vector_79+0x34>
    6378:	19 95       	eicall
    637a:	ff 91       	pop	r31
    637c:	ef 91       	pop	r30
    637e:	bf 91       	pop	r27
    6380:	af 91       	pop	r26
    6382:	9f 91       	pop	r25
    6384:	8f 91       	pop	r24
    6386:	7f 91       	pop	r23
    6388:	6f 91       	pop	r22
    638a:	5f 91       	pop	r21
    638c:	4f 91       	pop	r20
    638e:	3f 91       	pop	r19
    6390:	2f 91       	pop	r18
    6392:	0f 90       	pop	r0
    6394:	0b be       	out	0x3b, r0	; 59
    6396:	0f 90       	pop	r0
    6398:	0f be       	out	0x3f, r0	; 63
    639a:	0f 90       	pop	r0
    639c:	1f 90       	pop	r1
    639e:	18 95       	reti

000063a0 <__vector_80>:
    63a0:	1f 92       	push	r1
    63a2:	0f 92       	push	r0
    63a4:	0f b6       	in	r0, 0x3f	; 63
    63a6:	0f 92       	push	r0
    63a8:	11 24       	eor	r1, r1
    63aa:	0b b6       	in	r0, 0x3b	; 59
    63ac:	0f 92       	push	r0
    63ae:	2f 93       	push	r18
    63b0:	3f 93       	push	r19
    63b2:	4f 93       	push	r20
    63b4:	5f 93       	push	r21
    63b6:	6f 93       	push	r22
    63b8:	7f 93       	push	r23
    63ba:	8f 93       	push	r24
    63bc:	9f 93       	push	r25
    63be:	af 93       	push	r26
    63c0:	bf 93       	push	r27
    63c2:	ef 93       	push	r30
    63c4:	ff 93       	push	r31
    63c6:	e0 91 ff 26 	lds	r30, 0x26FF	; 0x8026ff <tc_tcd0_ccb_callback>
    63ca:	f0 91 00 27 	lds	r31, 0x2700	; 0x802700 <tc_tcd0_ccb_callback+0x1>
    63ce:	30 97       	sbiw	r30, 0x00	; 0
    63d0:	09 f0       	breq	.+2      	; 0x63d4 <__vector_80+0x34>
    63d2:	19 95       	eicall
    63d4:	ff 91       	pop	r31
    63d6:	ef 91       	pop	r30
    63d8:	bf 91       	pop	r27
    63da:	af 91       	pop	r26
    63dc:	9f 91       	pop	r25
    63de:	8f 91       	pop	r24
    63e0:	7f 91       	pop	r23
    63e2:	6f 91       	pop	r22
    63e4:	5f 91       	pop	r21
    63e6:	4f 91       	pop	r20
    63e8:	3f 91       	pop	r19
    63ea:	2f 91       	pop	r18
    63ec:	0f 90       	pop	r0
    63ee:	0b be       	out	0x3b, r0	; 59
    63f0:	0f 90       	pop	r0
    63f2:	0f be       	out	0x3f, r0	; 63
    63f4:	0f 90       	pop	r0
    63f6:	1f 90       	pop	r1
    63f8:	18 95       	reti

000063fa <__vector_81>:
    63fa:	1f 92       	push	r1
    63fc:	0f 92       	push	r0
    63fe:	0f b6       	in	r0, 0x3f	; 63
    6400:	0f 92       	push	r0
    6402:	11 24       	eor	r1, r1
    6404:	0b b6       	in	r0, 0x3b	; 59
    6406:	0f 92       	push	r0
    6408:	2f 93       	push	r18
    640a:	3f 93       	push	r19
    640c:	4f 93       	push	r20
    640e:	5f 93       	push	r21
    6410:	6f 93       	push	r22
    6412:	7f 93       	push	r23
    6414:	8f 93       	push	r24
    6416:	9f 93       	push	r25
    6418:	af 93       	push	r26
    641a:	bf 93       	push	r27
    641c:	ef 93       	push	r30
    641e:	ff 93       	push	r31
    6420:	e0 91 fd 26 	lds	r30, 0x26FD	; 0x8026fd <tc_tcd0_ccc_callback>
    6424:	f0 91 fe 26 	lds	r31, 0x26FE	; 0x8026fe <tc_tcd0_ccc_callback+0x1>
    6428:	30 97       	sbiw	r30, 0x00	; 0
    642a:	09 f0       	breq	.+2      	; 0x642e <__vector_81+0x34>
    642c:	19 95       	eicall
    642e:	ff 91       	pop	r31
    6430:	ef 91       	pop	r30
    6432:	bf 91       	pop	r27
    6434:	af 91       	pop	r26
    6436:	9f 91       	pop	r25
    6438:	8f 91       	pop	r24
    643a:	7f 91       	pop	r23
    643c:	6f 91       	pop	r22
    643e:	5f 91       	pop	r21
    6440:	4f 91       	pop	r20
    6442:	3f 91       	pop	r19
    6444:	2f 91       	pop	r18
    6446:	0f 90       	pop	r0
    6448:	0b be       	out	0x3b, r0	; 59
    644a:	0f 90       	pop	r0
    644c:	0f be       	out	0x3f, r0	; 63
    644e:	0f 90       	pop	r0
    6450:	1f 90       	pop	r1
    6452:	18 95       	reti

00006454 <__vector_82>:
    6454:	1f 92       	push	r1
    6456:	0f 92       	push	r0
    6458:	0f b6       	in	r0, 0x3f	; 63
    645a:	0f 92       	push	r0
    645c:	11 24       	eor	r1, r1
    645e:	0b b6       	in	r0, 0x3b	; 59
    6460:	0f 92       	push	r0
    6462:	2f 93       	push	r18
    6464:	3f 93       	push	r19
    6466:	4f 93       	push	r20
    6468:	5f 93       	push	r21
    646a:	6f 93       	push	r22
    646c:	7f 93       	push	r23
    646e:	8f 93       	push	r24
    6470:	9f 93       	push	r25
    6472:	af 93       	push	r26
    6474:	bf 93       	push	r27
    6476:	ef 93       	push	r30
    6478:	ff 93       	push	r31
    647a:	e0 91 fb 26 	lds	r30, 0x26FB	; 0x8026fb <tc_tcd0_ccd_callback>
    647e:	f0 91 fc 26 	lds	r31, 0x26FC	; 0x8026fc <tc_tcd0_ccd_callback+0x1>
    6482:	30 97       	sbiw	r30, 0x00	; 0
    6484:	09 f0       	breq	.+2      	; 0x6488 <__vector_82+0x34>
    6486:	19 95       	eicall
    6488:	ff 91       	pop	r31
    648a:	ef 91       	pop	r30
    648c:	bf 91       	pop	r27
    648e:	af 91       	pop	r26
    6490:	9f 91       	pop	r25
    6492:	8f 91       	pop	r24
    6494:	7f 91       	pop	r23
    6496:	6f 91       	pop	r22
    6498:	5f 91       	pop	r21
    649a:	4f 91       	pop	r20
    649c:	3f 91       	pop	r19
    649e:	2f 91       	pop	r18
    64a0:	0f 90       	pop	r0
    64a2:	0b be       	out	0x3b, r0	; 59
    64a4:	0f 90       	pop	r0
    64a6:	0f be       	out	0x3f, r0	; 63
    64a8:	0f 90       	pop	r0
    64aa:	1f 90       	pop	r1
    64ac:	18 95       	reti

000064ae <__vector_83>:
    64ae:	1f 92       	push	r1
    64b0:	0f 92       	push	r0
    64b2:	0f b6       	in	r0, 0x3f	; 63
    64b4:	0f 92       	push	r0
    64b6:	11 24       	eor	r1, r1
    64b8:	0b b6       	in	r0, 0x3b	; 59
    64ba:	0f 92       	push	r0
    64bc:	2f 93       	push	r18
    64be:	3f 93       	push	r19
    64c0:	4f 93       	push	r20
    64c2:	5f 93       	push	r21
    64c4:	6f 93       	push	r22
    64c6:	7f 93       	push	r23
    64c8:	8f 93       	push	r24
    64ca:	9f 93       	push	r25
    64cc:	af 93       	push	r26
    64ce:	bf 93       	push	r27
    64d0:	ef 93       	push	r30
    64d2:	ff 93       	push	r31
    64d4:	e0 91 f9 26 	lds	r30, 0x26F9	; 0x8026f9 <tc_tcd1_ovf_callback>
    64d8:	f0 91 fa 26 	lds	r31, 0x26FA	; 0x8026fa <tc_tcd1_ovf_callback+0x1>
    64dc:	30 97       	sbiw	r30, 0x00	; 0
    64de:	09 f0       	breq	.+2      	; 0x64e2 <__vector_83+0x34>
    64e0:	19 95       	eicall
    64e2:	ff 91       	pop	r31
    64e4:	ef 91       	pop	r30
    64e6:	bf 91       	pop	r27
    64e8:	af 91       	pop	r26
    64ea:	9f 91       	pop	r25
    64ec:	8f 91       	pop	r24
    64ee:	7f 91       	pop	r23
    64f0:	6f 91       	pop	r22
    64f2:	5f 91       	pop	r21
    64f4:	4f 91       	pop	r20
    64f6:	3f 91       	pop	r19
    64f8:	2f 91       	pop	r18
    64fa:	0f 90       	pop	r0
    64fc:	0b be       	out	0x3b, r0	; 59
    64fe:	0f 90       	pop	r0
    6500:	0f be       	out	0x3f, r0	; 63
    6502:	0f 90       	pop	r0
    6504:	1f 90       	pop	r1
    6506:	18 95       	reti

00006508 <__vector_84>:
    6508:	1f 92       	push	r1
    650a:	0f 92       	push	r0
    650c:	0f b6       	in	r0, 0x3f	; 63
    650e:	0f 92       	push	r0
    6510:	11 24       	eor	r1, r1
    6512:	0b b6       	in	r0, 0x3b	; 59
    6514:	0f 92       	push	r0
    6516:	2f 93       	push	r18
    6518:	3f 93       	push	r19
    651a:	4f 93       	push	r20
    651c:	5f 93       	push	r21
    651e:	6f 93       	push	r22
    6520:	7f 93       	push	r23
    6522:	8f 93       	push	r24
    6524:	9f 93       	push	r25
    6526:	af 93       	push	r26
    6528:	bf 93       	push	r27
    652a:	ef 93       	push	r30
    652c:	ff 93       	push	r31
    652e:	e0 91 f7 26 	lds	r30, 0x26F7	; 0x8026f7 <tc_tcd1_err_callback>
    6532:	f0 91 f8 26 	lds	r31, 0x26F8	; 0x8026f8 <tc_tcd1_err_callback+0x1>
    6536:	30 97       	sbiw	r30, 0x00	; 0
    6538:	09 f0       	breq	.+2      	; 0x653c <__vector_84+0x34>
    653a:	19 95       	eicall
    653c:	ff 91       	pop	r31
    653e:	ef 91       	pop	r30
    6540:	bf 91       	pop	r27
    6542:	af 91       	pop	r26
    6544:	9f 91       	pop	r25
    6546:	8f 91       	pop	r24
    6548:	7f 91       	pop	r23
    654a:	6f 91       	pop	r22
    654c:	5f 91       	pop	r21
    654e:	4f 91       	pop	r20
    6550:	3f 91       	pop	r19
    6552:	2f 91       	pop	r18
    6554:	0f 90       	pop	r0
    6556:	0b be       	out	0x3b, r0	; 59
    6558:	0f 90       	pop	r0
    655a:	0f be       	out	0x3f, r0	; 63
    655c:	0f 90       	pop	r0
    655e:	1f 90       	pop	r1
    6560:	18 95       	reti

00006562 <__vector_85>:
    6562:	1f 92       	push	r1
    6564:	0f 92       	push	r0
    6566:	0f b6       	in	r0, 0x3f	; 63
    6568:	0f 92       	push	r0
    656a:	11 24       	eor	r1, r1
    656c:	0b b6       	in	r0, 0x3b	; 59
    656e:	0f 92       	push	r0
    6570:	2f 93       	push	r18
    6572:	3f 93       	push	r19
    6574:	4f 93       	push	r20
    6576:	5f 93       	push	r21
    6578:	6f 93       	push	r22
    657a:	7f 93       	push	r23
    657c:	8f 93       	push	r24
    657e:	9f 93       	push	r25
    6580:	af 93       	push	r26
    6582:	bf 93       	push	r27
    6584:	ef 93       	push	r30
    6586:	ff 93       	push	r31
    6588:	e0 91 f5 26 	lds	r30, 0x26F5	; 0x8026f5 <tc_tcd1_cca_callback>
    658c:	f0 91 f6 26 	lds	r31, 0x26F6	; 0x8026f6 <tc_tcd1_cca_callback+0x1>
    6590:	30 97       	sbiw	r30, 0x00	; 0
    6592:	09 f0       	breq	.+2      	; 0x6596 <__vector_85+0x34>
    6594:	19 95       	eicall
    6596:	ff 91       	pop	r31
    6598:	ef 91       	pop	r30
    659a:	bf 91       	pop	r27
    659c:	af 91       	pop	r26
    659e:	9f 91       	pop	r25
    65a0:	8f 91       	pop	r24
    65a2:	7f 91       	pop	r23
    65a4:	6f 91       	pop	r22
    65a6:	5f 91       	pop	r21
    65a8:	4f 91       	pop	r20
    65aa:	3f 91       	pop	r19
    65ac:	2f 91       	pop	r18
    65ae:	0f 90       	pop	r0
    65b0:	0b be       	out	0x3b, r0	; 59
    65b2:	0f 90       	pop	r0
    65b4:	0f be       	out	0x3f, r0	; 63
    65b6:	0f 90       	pop	r0
    65b8:	1f 90       	pop	r1
    65ba:	18 95       	reti

000065bc <__vector_86>:
    65bc:	1f 92       	push	r1
    65be:	0f 92       	push	r0
    65c0:	0f b6       	in	r0, 0x3f	; 63
    65c2:	0f 92       	push	r0
    65c4:	11 24       	eor	r1, r1
    65c6:	0b b6       	in	r0, 0x3b	; 59
    65c8:	0f 92       	push	r0
    65ca:	2f 93       	push	r18
    65cc:	3f 93       	push	r19
    65ce:	4f 93       	push	r20
    65d0:	5f 93       	push	r21
    65d2:	6f 93       	push	r22
    65d4:	7f 93       	push	r23
    65d6:	8f 93       	push	r24
    65d8:	9f 93       	push	r25
    65da:	af 93       	push	r26
    65dc:	bf 93       	push	r27
    65de:	ef 93       	push	r30
    65e0:	ff 93       	push	r31
    65e2:	e0 91 f3 26 	lds	r30, 0x26F3	; 0x8026f3 <tc_tcd1_ccb_callback>
    65e6:	f0 91 f4 26 	lds	r31, 0x26F4	; 0x8026f4 <tc_tcd1_ccb_callback+0x1>
    65ea:	30 97       	sbiw	r30, 0x00	; 0
    65ec:	09 f0       	breq	.+2      	; 0x65f0 <__vector_86+0x34>
    65ee:	19 95       	eicall
    65f0:	ff 91       	pop	r31
    65f2:	ef 91       	pop	r30
    65f4:	bf 91       	pop	r27
    65f6:	af 91       	pop	r26
    65f8:	9f 91       	pop	r25
    65fa:	8f 91       	pop	r24
    65fc:	7f 91       	pop	r23
    65fe:	6f 91       	pop	r22
    6600:	5f 91       	pop	r21
    6602:	4f 91       	pop	r20
    6604:	3f 91       	pop	r19
    6606:	2f 91       	pop	r18
    6608:	0f 90       	pop	r0
    660a:	0b be       	out	0x3b, r0	; 59
    660c:	0f 90       	pop	r0
    660e:	0f be       	out	0x3f, r0	; 63
    6610:	0f 90       	pop	r0
    6612:	1f 90       	pop	r1
    6614:	18 95       	reti

00006616 <__vector_47>:
    6616:	1f 92       	push	r1
    6618:	0f 92       	push	r0
    661a:	0f b6       	in	r0, 0x3f	; 63
    661c:	0f 92       	push	r0
    661e:	11 24       	eor	r1, r1
    6620:	0b b6       	in	r0, 0x3b	; 59
    6622:	0f 92       	push	r0
    6624:	2f 93       	push	r18
    6626:	3f 93       	push	r19
    6628:	4f 93       	push	r20
    662a:	5f 93       	push	r21
    662c:	6f 93       	push	r22
    662e:	7f 93       	push	r23
    6630:	8f 93       	push	r24
    6632:	9f 93       	push	r25
    6634:	af 93       	push	r26
    6636:	bf 93       	push	r27
    6638:	ef 93       	push	r30
    663a:	ff 93       	push	r31
    663c:	e0 91 f1 26 	lds	r30, 0x26F1	; 0x8026f1 <tc_tce0_ovf_callback>
    6640:	f0 91 f2 26 	lds	r31, 0x26F2	; 0x8026f2 <tc_tce0_ovf_callback+0x1>
    6644:	30 97       	sbiw	r30, 0x00	; 0
    6646:	09 f0       	breq	.+2      	; 0x664a <__vector_47+0x34>
    6648:	19 95       	eicall
    664a:	ff 91       	pop	r31
    664c:	ef 91       	pop	r30
    664e:	bf 91       	pop	r27
    6650:	af 91       	pop	r26
    6652:	9f 91       	pop	r25
    6654:	8f 91       	pop	r24
    6656:	7f 91       	pop	r23
    6658:	6f 91       	pop	r22
    665a:	5f 91       	pop	r21
    665c:	4f 91       	pop	r20
    665e:	3f 91       	pop	r19
    6660:	2f 91       	pop	r18
    6662:	0f 90       	pop	r0
    6664:	0b be       	out	0x3b, r0	; 59
    6666:	0f 90       	pop	r0
    6668:	0f be       	out	0x3f, r0	; 63
    666a:	0f 90       	pop	r0
    666c:	1f 90       	pop	r1
    666e:	18 95       	reti

00006670 <__vector_48>:
    6670:	1f 92       	push	r1
    6672:	0f 92       	push	r0
    6674:	0f b6       	in	r0, 0x3f	; 63
    6676:	0f 92       	push	r0
    6678:	11 24       	eor	r1, r1
    667a:	0b b6       	in	r0, 0x3b	; 59
    667c:	0f 92       	push	r0
    667e:	2f 93       	push	r18
    6680:	3f 93       	push	r19
    6682:	4f 93       	push	r20
    6684:	5f 93       	push	r21
    6686:	6f 93       	push	r22
    6688:	7f 93       	push	r23
    668a:	8f 93       	push	r24
    668c:	9f 93       	push	r25
    668e:	af 93       	push	r26
    6690:	bf 93       	push	r27
    6692:	ef 93       	push	r30
    6694:	ff 93       	push	r31
    6696:	e0 91 ef 26 	lds	r30, 0x26EF	; 0x8026ef <tc_tce0_err_callback>
    669a:	f0 91 f0 26 	lds	r31, 0x26F0	; 0x8026f0 <tc_tce0_err_callback+0x1>
    669e:	30 97       	sbiw	r30, 0x00	; 0
    66a0:	09 f0       	breq	.+2      	; 0x66a4 <__vector_48+0x34>
    66a2:	19 95       	eicall
    66a4:	ff 91       	pop	r31
    66a6:	ef 91       	pop	r30
    66a8:	bf 91       	pop	r27
    66aa:	af 91       	pop	r26
    66ac:	9f 91       	pop	r25
    66ae:	8f 91       	pop	r24
    66b0:	7f 91       	pop	r23
    66b2:	6f 91       	pop	r22
    66b4:	5f 91       	pop	r21
    66b6:	4f 91       	pop	r20
    66b8:	3f 91       	pop	r19
    66ba:	2f 91       	pop	r18
    66bc:	0f 90       	pop	r0
    66be:	0b be       	out	0x3b, r0	; 59
    66c0:	0f 90       	pop	r0
    66c2:	0f be       	out	0x3f, r0	; 63
    66c4:	0f 90       	pop	r0
    66c6:	1f 90       	pop	r1
    66c8:	18 95       	reti

000066ca <__vector_49>:
    66ca:	1f 92       	push	r1
    66cc:	0f 92       	push	r0
    66ce:	0f b6       	in	r0, 0x3f	; 63
    66d0:	0f 92       	push	r0
    66d2:	11 24       	eor	r1, r1
    66d4:	0b b6       	in	r0, 0x3b	; 59
    66d6:	0f 92       	push	r0
    66d8:	2f 93       	push	r18
    66da:	3f 93       	push	r19
    66dc:	4f 93       	push	r20
    66de:	5f 93       	push	r21
    66e0:	6f 93       	push	r22
    66e2:	7f 93       	push	r23
    66e4:	8f 93       	push	r24
    66e6:	9f 93       	push	r25
    66e8:	af 93       	push	r26
    66ea:	bf 93       	push	r27
    66ec:	ef 93       	push	r30
    66ee:	ff 93       	push	r31
    66f0:	e0 91 ed 26 	lds	r30, 0x26ED	; 0x8026ed <tc_tce0_cca_callback>
    66f4:	f0 91 ee 26 	lds	r31, 0x26EE	; 0x8026ee <tc_tce0_cca_callback+0x1>
    66f8:	30 97       	sbiw	r30, 0x00	; 0
    66fa:	09 f0       	breq	.+2      	; 0x66fe <__vector_49+0x34>
    66fc:	19 95       	eicall
    66fe:	ff 91       	pop	r31
    6700:	ef 91       	pop	r30
    6702:	bf 91       	pop	r27
    6704:	af 91       	pop	r26
    6706:	9f 91       	pop	r25
    6708:	8f 91       	pop	r24
    670a:	7f 91       	pop	r23
    670c:	6f 91       	pop	r22
    670e:	5f 91       	pop	r21
    6710:	4f 91       	pop	r20
    6712:	3f 91       	pop	r19
    6714:	2f 91       	pop	r18
    6716:	0f 90       	pop	r0
    6718:	0b be       	out	0x3b, r0	; 59
    671a:	0f 90       	pop	r0
    671c:	0f be       	out	0x3f, r0	; 63
    671e:	0f 90       	pop	r0
    6720:	1f 90       	pop	r1
    6722:	18 95       	reti

00006724 <__vector_50>:
    6724:	1f 92       	push	r1
    6726:	0f 92       	push	r0
    6728:	0f b6       	in	r0, 0x3f	; 63
    672a:	0f 92       	push	r0
    672c:	11 24       	eor	r1, r1
    672e:	0b b6       	in	r0, 0x3b	; 59
    6730:	0f 92       	push	r0
    6732:	2f 93       	push	r18
    6734:	3f 93       	push	r19
    6736:	4f 93       	push	r20
    6738:	5f 93       	push	r21
    673a:	6f 93       	push	r22
    673c:	7f 93       	push	r23
    673e:	8f 93       	push	r24
    6740:	9f 93       	push	r25
    6742:	af 93       	push	r26
    6744:	bf 93       	push	r27
    6746:	ef 93       	push	r30
    6748:	ff 93       	push	r31
    674a:	e0 91 eb 26 	lds	r30, 0x26EB	; 0x8026eb <tc_tce0_ccb_callback>
    674e:	f0 91 ec 26 	lds	r31, 0x26EC	; 0x8026ec <tc_tce0_ccb_callback+0x1>
    6752:	30 97       	sbiw	r30, 0x00	; 0
    6754:	09 f0       	breq	.+2      	; 0x6758 <__vector_50+0x34>
    6756:	19 95       	eicall
    6758:	ff 91       	pop	r31
    675a:	ef 91       	pop	r30
    675c:	bf 91       	pop	r27
    675e:	af 91       	pop	r26
    6760:	9f 91       	pop	r25
    6762:	8f 91       	pop	r24
    6764:	7f 91       	pop	r23
    6766:	6f 91       	pop	r22
    6768:	5f 91       	pop	r21
    676a:	4f 91       	pop	r20
    676c:	3f 91       	pop	r19
    676e:	2f 91       	pop	r18
    6770:	0f 90       	pop	r0
    6772:	0b be       	out	0x3b, r0	; 59
    6774:	0f 90       	pop	r0
    6776:	0f be       	out	0x3f, r0	; 63
    6778:	0f 90       	pop	r0
    677a:	1f 90       	pop	r1
    677c:	18 95       	reti

0000677e <__vector_51>:
    677e:	1f 92       	push	r1
    6780:	0f 92       	push	r0
    6782:	0f b6       	in	r0, 0x3f	; 63
    6784:	0f 92       	push	r0
    6786:	11 24       	eor	r1, r1
    6788:	0b b6       	in	r0, 0x3b	; 59
    678a:	0f 92       	push	r0
    678c:	2f 93       	push	r18
    678e:	3f 93       	push	r19
    6790:	4f 93       	push	r20
    6792:	5f 93       	push	r21
    6794:	6f 93       	push	r22
    6796:	7f 93       	push	r23
    6798:	8f 93       	push	r24
    679a:	9f 93       	push	r25
    679c:	af 93       	push	r26
    679e:	bf 93       	push	r27
    67a0:	ef 93       	push	r30
    67a2:	ff 93       	push	r31
    67a4:	e0 91 e9 26 	lds	r30, 0x26E9	; 0x8026e9 <tc_tce0_ccc_callback>
    67a8:	f0 91 ea 26 	lds	r31, 0x26EA	; 0x8026ea <tc_tce0_ccc_callback+0x1>
    67ac:	30 97       	sbiw	r30, 0x00	; 0
    67ae:	09 f0       	breq	.+2      	; 0x67b2 <__vector_51+0x34>
    67b0:	19 95       	eicall
    67b2:	ff 91       	pop	r31
    67b4:	ef 91       	pop	r30
    67b6:	bf 91       	pop	r27
    67b8:	af 91       	pop	r26
    67ba:	9f 91       	pop	r25
    67bc:	8f 91       	pop	r24
    67be:	7f 91       	pop	r23
    67c0:	6f 91       	pop	r22
    67c2:	5f 91       	pop	r21
    67c4:	4f 91       	pop	r20
    67c6:	3f 91       	pop	r19
    67c8:	2f 91       	pop	r18
    67ca:	0f 90       	pop	r0
    67cc:	0b be       	out	0x3b, r0	; 59
    67ce:	0f 90       	pop	r0
    67d0:	0f be       	out	0x3f, r0	; 63
    67d2:	0f 90       	pop	r0
    67d4:	1f 90       	pop	r1
    67d6:	18 95       	reti

000067d8 <__vector_52>:
    67d8:	1f 92       	push	r1
    67da:	0f 92       	push	r0
    67dc:	0f b6       	in	r0, 0x3f	; 63
    67de:	0f 92       	push	r0
    67e0:	11 24       	eor	r1, r1
    67e2:	0b b6       	in	r0, 0x3b	; 59
    67e4:	0f 92       	push	r0
    67e6:	2f 93       	push	r18
    67e8:	3f 93       	push	r19
    67ea:	4f 93       	push	r20
    67ec:	5f 93       	push	r21
    67ee:	6f 93       	push	r22
    67f0:	7f 93       	push	r23
    67f2:	8f 93       	push	r24
    67f4:	9f 93       	push	r25
    67f6:	af 93       	push	r26
    67f8:	bf 93       	push	r27
    67fa:	ef 93       	push	r30
    67fc:	ff 93       	push	r31
    67fe:	e0 91 e7 26 	lds	r30, 0x26E7	; 0x8026e7 <tc_tce0_ccd_callback>
    6802:	f0 91 e8 26 	lds	r31, 0x26E8	; 0x8026e8 <tc_tce0_ccd_callback+0x1>
    6806:	30 97       	sbiw	r30, 0x00	; 0
    6808:	09 f0       	breq	.+2      	; 0x680c <__vector_52+0x34>
    680a:	19 95       	eicall
    680c:	ff 91       	pop	r31
    680e:	ef 91       	pop	r30
    6810:	bf 91       	pop	r27
    6812:	af 91       	pop	r26
    6814:	9f 91       	pop	r25
    6816:	8f 91       	pop	r24
    6818:	7f 91       	pop	r23
    681a:	6f 91       	pop	r22
    681c:	5f 91       	pop	r21
    681e:	4f 91       	pop	r20
    6820:	3f 91       	pop	r19
    6822:	2f 91       	pop	r18
    6824:	0f 90       	pop	r0
    6826:	0b be       	out	0x3b, r0	; 59
    6828:	0f 90       	pop	r0
    682a:	0f be       	out	0x3f, r0	; 63
    682c:	0f 90       	pop	r0
    682e:	1f 90       	pop	r1
    6830:	18 95       	reti

00006832 <__vector_53>:
    6832:	1f 92       	push	r1
    6834:	0f 92       	push	r0
    6836:	0f b6       	in	r0, 0x3f	; 63
    6838:	0f 92       	push	r0
    683a:	11 24       	eor	r1, r1
    683c:	0b b6       	in	r0, 0x3b	; 59
    683e:	0f 92       	push	r0
    6840:	2f 93       	push	r18
    6842:	3f 93       	push	r19
    6844:	4f 93       	push	r20
    6846:	5f 93       	push	r21
    6848:	6f 93       	push	r22
    684a:	7f 93       	push	r23
    684c:	8f 93       	push	r24
    684e:	9f 93       	push	r25
    6850:	af 93       	push	r26
    6852:	bf 93       	push	r27
    6854:	ef 93       	push	r30
    6856:	ff 93       	push	r31
    6858:	e0 91 e5 26 	lds	r30, 0x26E5	; 0x8026e5 <tc_tce1_ovf_callback>
    685c:	f0 91 e6 26 	lds	r31, 0x26E6	; 0x8026e6 <tc_tce1_ovf_callback+0x1>
    6860:	30 97       	sbiw	r30, 0x00	; 0
    6862:	09 f0       	breq	.+2      	; 0x6866 <__vector_53+0x34>
    6864:	19 95       	eicall
    6866:	ff 91       	pop	r31
    6868:	ef 91       	pop	r30
    686a:	bf 91       	pop	r27
    686c:	af 91       	pop	r26
    686e:	9f 91       	pop	r25
    6870:	8f 91       	pop	r24
    6872:	7f 91       	pop	r23
    6874:	6f 91       	pop	r22
    6876:	5f 91       	pop	r21
    6878:	4f 91       	pop	r20
    687a:	3f 91       	pop	r19
    687c:	2f 91       	pop	r18
    687e:	0f 90       	pop	r0
    6880:	0b be       	out	0x3b, r0	; 59
    6882:	0f 90       	pop	r0
    6884:	0f be       	out	0x3f, r0	; 63
    6886:	0f 90       	pop	r0
    6888:	1f 90       	pop	r1
    688a:	18 95       	reti

0000688c <__vector_54>:
    688c:	1f 92       	push	r1
    688e:	0f 92       	push	r0
    6890:	0f b6       	in	r0, 0x3f	; 63
    6892:	0f 92       	push	r0
    6894:	11 24       	eor	r1, r1
    6896:	0b b6       	in	r0, 0x3b	; 59
    6898:	0f 92       	push	r0
    689a:	2f 93       	push	r18
    689c:	3f 93       	push	r19
    689e:	4f 93       	push	r20
    68a0:	5f 93       	push	r21
    68a2:	6f 93       	push	r22
    68a4:	7f 93       	push	r23
    68a6:	8f 93       	push	r24
    68a8:	9f 93       	push	r25
    68aa:	af 93       	push	r26
    68ac:	bf 93       	push	r27
    68ae:	ef 93       	push	r30
    68b0:	ff 93       	push	r31
    68b2:	e0 91 e3 26 	lds	r30, 0x26E3	; 0x8026e3 <tc_tce1_err_callback>
    68b6:	f0 91 e4 26 	lds	r31, 0x26E4	; 0x8026e4 <tc_tce1_err_callback+0x1>
    68ba:	30 97       	sbiw	r30, 0x00	; 0
    68bc:	09 f0       	breq	.+2      	; 0x68c0 <__vector_54+0x34>
    68be:	19 95       	eicall
    68c0:	ff 91       	pop	r31
    68c2:	ef 91       	pop	r30
    68c4:	bf 91       	pop	r27
    68c6:	af 91       	pop	r26
    68c8:	9f 91       	pop	r25
    68ca:	8f 91       	pop	r24
    68cc:	7f 91       	pop	r23
    68ce:	6f 91       	pop	r22
    68d0:	5f 91       	pop	r21
    68d2:	4f 91       	pop	r20
    68d4:	3f 91       	pop	r19
    68d6:	2f 91       	pop	r18
    68d8:	0f 90       	pop	r0
    68da:	0b be       	out	0x3b, r0	; 59
    68dc:	0f 90       	pop	r0
    68de:	0f be       	out	0x3f, r0	; 63
    68e0:	0f 90       	pop	r0
    68e2:	1f 90       	pop	r1
    68e4:	18 95       	reti

000068e6 <__vector_55>:
    68e6:	1f 92       	push	r1
    68e8:	0f 92       	push	r0
    68ea:	0f b6       	in	r0, 0x3f	; 63
    68ec:	0f 92       	push	r0
    68ee:	11 24       	eor	r1, r1
    68f0:	0b b6       	in	r0, 0x3b	; 59
    68f2:	0f 92       	push	r0
    68f4:	2f 93       	push	r18
    68f6:	3f 93       	push	r19
    68f8:	4f 93       	push	r20
    68fa:	5f 93       	push	r21
    68fc:	6f 93       	push	r22
    68fe:	7f 93       	push	r23
    6900:	8f 93       	push	r24
    6902:	9f 93       	push	r25
    6904:	af 93       	push	r26
    6906:	bf 93       	push	r27
    6908:	ef 93       	push	r30
    690a:	ff 93       	push	r31
    690c:	e0 91 e1 26 	lds	r30, 0x26E1	; 0x8026e1 <tc_tce1_cca_callback>
    6910:	f0 91 e2 26 	lds	r31, 0x26E2	; 0x8026e2 <tc_tce1_cca_callback+0x1>
    6914:	30 97       	sbiw	r30, 0x00	; 0
    6916:	09 f0       	breq	.+2      	; 0x691a <__vector_55+0x34>
    6918:	19 95       	eicall
    691a:	ff 91       	pop	r31
    691c:	ef 91       	pop	r30
    691e:	bf 91       	pop	r27
    6920:	af 91       	pop	r26
    6922:	9f 91       	pop	r25
    6924:	8f 91       	pop	r24
    6926:	7f 91       	pop	r23
    6928:	6f 91       	pop	r22
    692a:	5f 91       	pop	r21
    692c:	4f 91       	pop	r20
    692e:	3f 91       	pop	r19
    6930:	2f 91       	pop	r18
    6932:	0f 90       	pop	r0
    6934:	0b be       	out	0x3b, r0	; 59
    6936:	0f 90       	pop	r0
    6938:	0f be       	out	0x3f, r0	; 63
    693a:	0f 90       	pop	r0
    693c:	1f 90       	pop	r1
    693e:	18 95       	reti

00006940 <__vector_56>:
    6940:	1f 92       	push	r1
    6942:	0f 92       	push	r0
    6944:	0f b6       	in	r0, 0x3f	; 63
    6946:	0f 92       	push	r0
    6948:	11 24       	eor	r1, r1
    694a:	0b b6       	in	r0, 0x3b	; 59
    694c:	0f 92       	push	r0
    694e:	2f 93       	push	r18
    6950:	3f 93       	push	r19
    6952:	4f 93       	push	r20
    6954:	5f 93       	push	r21
    6956:	6f 93       	push	r22
    6958:	7f 93       	push	r23
    695a:	8f 93       	push	r24
    695c:	9f 93       	push	r25
    695e:	af 93       	push	r26
    6960:	bf 93       	push	r27
    6962:	ef 93       	push	r30
    6964:	ff 93       	push	r31
    6966:	e0 91 df 26 	lds	r30, 0x26DF	; 0x8026df <tc_tce1_ccb_callback>
    696a:	f0 91 e0 26 	lds	r31, 0x26E0	; 0x8026e0 <tc_tce1_ccb_callback+0x1>
    696e:	30 97       	sbiw	r30, 0x00	; 0
    6970:	09 f0       	breq	.+2      	; 0x6974 <__vector_56+0x34>
    6972:	19 95       	eicall
    6974:	ff 91       	pop	r31
    6976:	ef 91       	pop	r30
    6978:	bf 91       	pop	r27
    697a:	af 91       	pop	r26
    697c:	9f 91       	pop	r25
    697e:	8f 91       	pop	r24
    6980:	7f 91       	pop	r23
    6982:	6f 91       	pop	r22
    6984:	5f 91       	pop	r21
    6986:	4f 91       	pop	r20
    6988:	3f 91       	pop	r19
    698a:	2f 91       	pop	r18
    698c:	0f 90       	pop	r0
    698e:	0b be       	out	0x3b, r0	; 59
    6990:	0f 90       	pop	r0
    6992:	0f be       	out	0x3f, r0	; 63
    6994:	0f 90       	pop	r0
    6996:	1f 90       	pop	r1
    6998:	18 95       	reti

0000699a <__vector_108>:
    699a:	1f 92       	push	r1
    699c:	0f 92       	push	r0
    699e:	0f b6       	in	r0, 0x3f	; 63
    69a0:	0f 92       	push	r0
    69a2:	11 24       	eor	r1, r1
    69a4:	0b b6       	in	r0, 0x3b	; 59
    69a6:	0f 92       	push	r0
    69a8:	2f 93       	push	r18
    69aa:	3f 93       	push	r19
    69ac:	4f 93       	push	r20
    69ae:	5f 93       	push	r21
    69b0:	6f 93       	push	r22
    69b2:	7f 93       	push	r23
    69b4:	8f 93       	push	r24
    69b6:	9f 93       	push	r25
    69b8:	af 93       	push	r26
    69ba:	bf 93       	push	r27
    69bc:	ef 93       	push	r30
    69be:	ff 93       	push	r31
    69c0:	e0 91 dd 26 	lds	r30, 0x26DD	; 0x8026dd <tc_tcf0_ovf_callback>
    69c4:	f0 91 de 26 	lds	r31, 0x26DE	; 0x8026de <tc_tcf0_ovf_callback+0x1>
    69c8:	30 97       	sbiw	r30, 0x00	; 0
    69ca:	09 f0       	breq	.+2      	; 0x69ce <__vector_108+0x34>
    69cc:	19 95       	eicall
    69ce:	ff 91       	pop	r31
    69d0:	ef 91       	pop	r30
    69d2:	bf 91       	pop	r27
    69d4:	af 91       	pop	r26
    69d6:	9f 91       	pop	r25
    69d8:	8f 91       	pop	r24
    69da:	7f 91       	pop	r23
    69dc:	6f 91       	pop	r22
    69de:	5f 91       	pop	r21
    69e0:	4f 91       	pop	r20
    69e2:	3f 91       	pop	r19
    69e4:	2f 91       	pop	r18
    69e6:	0f 90       	pop	r0
    69e8:	0b be       	out	0x3b, r0	; 59
    69ea:	0f 90       	pop	r0
    69ec:	0f be       	out	0x3f, r0	; 63
    69ee:	0f 90       	pop	r0
    69f0:	1f 90       	pop	r1
    69f2:	18 95       	reti

000069f4 <__vector_109>:
    69f4:	1f 92       	push	r1
    69f6:	0f 92       	push	r0
    69f8:	0f b6       	in	r0, 0x3f	; 63
    69fa:	0f 92       	push	r0
    69fc:	11 24       	eor	r1, r1
    69fe:	0b b6       	in	r0, 0x3b	; 59
    6a00:	0f 92       	push	r0
    6a02:	2f 93       	push	r18
    6a04:	3f 93       	push	r19
    6a06:	4f 93       	push	r20
    6a08:	5f 93       	push	r21
    6a0a:	6f 93       	push	r22
    6a0c:	7f 93       	push	r23
    6a0e:	8f 93       	push	r24
    6a10:	9f 93       	push	r25
    6a12:	af 93       	push	r26
    6a14:	bf 93       	push	r27
    6a16:	ef 93       	push	r30
    6a18:	ff 93       	push	r31
    6a1a:	e0 91 db 26 	lds	r30, 0x26DB	; 0x8026db <tc_tcf0_err_callback>
    6a1e:	f0 91 dc 26 	lds	r31, 0x26DC	; 0x8026dc <tc_tcf0_err_callback+0x1>
    6a22:	30 97       	sbiw	r30, 0x00	; 0
    6a24:	09 f0       	breq	.+2      	; 0x6a28 <__vector_109+0x34>
    6a26:	19 95       	eicall
    6a28:	ff 91       	pop	r31
    6a2a:	ef 91       	pop	r30
    6a2c:	bf 91       	pop	r27
    6a2e:	af 91       	pop	r26
    6a30:	9f 91       	pop	r25
    6a32:	8f 91       	pop	r24
    6a34:	7f 91       	pop	r23
    6a36:	6f 91       	pop	r22
    6a38:	5f 91       	pop	r21
    6a3a:	4f 91       	pop	r20
    6a3c:	3f 91       	pop	r19
    6a3e:	2f 91       	pop	r18
    6a40:	0f 90       	pop	r0
    6a42:	0b be       	out	0x3b, r0	; 59
    6a44:	0f 90       	pop	r0
    6a46:	0f be       	out	0x3f, r0	; 63
    6a48:	0f 90       	pop	r0
    6a4a:	1f 90       	pop	r1
    6a4c:	18 95       	reti

00006a4e <__vector_110>:
    6a4e:	1f 92       	push	r1
    6a50:	0f 92       	push	r0
    6a52:	0f b6       	in	r0, 0x3f	; 63
    6a54:	0f 92       	push	r0
    6a56:	11 24       	eor	r1, r1
    6a58:	0b b6       	in	r0, 0x3b	; 59
    6a5a:	0f 92       	push	r0
    6a5c:	2f 93       	push	r18
    6a5e:	3f 93       	push	r19
    6a60:	4f 93       	push	r20
    6a62:	5f 93       	push	r21
    6a64:	6f 93       	push	r22
    6a66:	7f 93       	push	r23
    6a68:	8f 93       	push	r24
    6a6a:	9f 93       	push	r25
    6a6c:	af 93       	push	r26
    6a6e:	bf 93       	push	r27
    6a70:	ef 93       	push	r30
    6a72:	ff 93       	push	r31
    6a74:	e0 91 d9 26 	lds	r30, 0x26D9	; 0x8026d9 <tc_tcf0_cca_callback>
    6a78:	f0 91 da 26 	lds	r31, 0x26DA	; 0x8026da <tc_tcf0_cca_callback+0x1>
    6a7c:	30 97       	sbiw	r30, 0x00	; 0
    6a7e:	09 f0       	breq	.+2      	; 0x6a82 <__vector_110+0x34>
    6a80:	19 95       	eicall
    6a82:	ff 91       	pop	r31
    6a84:	ef 91       	pop	r30
    6a86:	bf 91       	pop	r27
    6a88:	af 91       	pop	r26
    6a8a:	9f 91       	pop	r25
    6a8c:	8f 91       	pop	r24
    6a8e:	7f 91       	pop	r23
    6a90:	6f 91       	pop	r22
    6a92:	5f 91       	pop	r21
    6a94:	4f 91       	pop	r20
    6a96:	3f 91       	pop	r19
    6a98:	2f 91       	pop	r18
    6a9a:	0f 90       	pop	r0
    6a9c:	0b be       	out	0x3b, r0	; 59
    6a9e:	0f 90       	pop	r0
    6aa0:	0f be       	out	0x3f, r0	; 63
    6aa2:	0f 90       	pop	r0
    6aa4:	1f 90       	pop	r1
    6aa6:	18 95       	reti

00006aa8 <__vector_111>:
    6aa8:	1f 92       	push	r1
    6aaa:	0f 92       	push	r0
    6aac:	0f b6       	in	r0, 0x3f	; 63
    6aae:	0f 92       	push	r0
    6ab0:	11 24       	eor	r1, r1
    6ab2:	0b b6       	in	r0, 0x3b	; 59
    6ab4:	0f 92       	push	r0
    6ab6:	2f 93       	push	r18
    6ab8:	3f 93       	push	r19
    6aba:	4f 93       	push	r20
    6abc:	5f 93       	push	r21
    6abe:	6f 93       	push	r22
    6ac0:	7f 93       	push	r23
    6ac2:	8f 93       	push	r24
    6ac4:	9f 93       	push	r25
    6ac6:	af 93       	push	r26
    6ac8:	bf 93       	push	r27
    6aca:	ef 93       	push	r30
    6acc:	ff 93       	push	r31
    6ace:	e0 91 d7 26 	lds	r30, 0x26D7	; 0x8026d7 <tc_tcf0_ccb_callback>
    6ad2:	f0 91 d8 26 	lds	r31, 0x26D8	; 0x8026d8 <tc_tcf0_ccb_callback+0x1>
    6ad6:	30 97       	sbiw	r30, 0x00	; 0
    6ad8:	09 f0       	breq	.+2      	; 0x6adc <__vector_111+0x34>
    6ada:	19 95       	eicall
    6adc:	ff 91       	pop	r31
    6ade:	ef 91       	pop	r30
    6ae0:	bf 91       	pop	r27
    6ae2:	af 91       	pop	r26
    6ae4:	9f 91       	pop	r25
    6ae6:	8f 91       	pop	r24
    6ae8:	7f 91       	pop	r23
    6aea:	6f 91       	pop	r22
    6aec:	5f 91       	pop	r21
    6aee:	4f 91       	pop	r20
    6af0:	3f 91       	pop	r19
    6af2:	2f 91       	pop	r18
    6af4:	0f 90       	pop	r0
    6af6:	0b be       	out	0x3b, r0	; 59
    6af8:	0f 90       	pop	r0
    6afa:	0f be       	out	0x3f, r0	; 63
    6afc:	0f 90       	pop	r0
    6afe:	1f 90       	pop	r1
    6b00:	18 95       	reti

00006b02 <__vector_112>:
    6b02:	1f 92       	push	r1
    6b04:	0f 92       	push	r0
    6b06:	0f b6       	in	r0, 0x3f	; 63
    6b08:	0f 92       	push	r0
    6b0a:	11 24       	eor	r1, r1
    6b0c:	0b b6       	in	r0, 0x3b	; 59
    6b0e:	0f 92       	push	r0
    6b10:	2f 93       	push	r18
    6b12:	3f 93       	push	r19
    6b14:	4f 93       	push	r20
    6b16:	5f 93       	push	r21
    6b18:	6f 93       	push	r22
    6b1a:	7f 93       	push	r23
    6b1c:	8f 93       	push	r24
    6b1e:	9f 93       	push	r25
    6b20:	af 93       	push	r26
    6b22:	bf 93       	push	r27
    6b24:	ef 93       	push	r30
    6b26:	ff 93       	push	r31
    6b28:	e0 91 d5 26 	lds	r30, 0x26D5	; 0x8026d5 <tc_tcf0_ccc_callback>
    6b2c:	f0 91 d6 26 	lds	r31, 0x26D6	; 0x8026d6 <tc_tcf0_ccc_callback+0x1>
    6b30:	30 97       	sbiw	r30, 0x00	; 0
    6b32:	09 f0       	breq	.+2      	; 0x6b36 <__vector_112+0x34>
    6b34:	19 95       	eicall
    6b36:	ff 91       	pop	r31
    6b38:	ef 91       	pop	r30
    6b3a:	bf 91       	pop	r27
    6b3c:	af 91       	pop	r26
    6b3e:	9f 91       	pop	r25
    6b40:	8f 91       	pop	r24
    6b42:	7f 91       	pop	r23
    6b44:	6f 91       	pop	r22
    6b46:	5f 91       	pop	r21
    6b48:	4f 91       	pop	r20
    6b4a:	3f 91       	pop	r19
    6b4c:	2f 91       	pop	r18
    6b4e:	0f 90       	pop	r0
    6b50:	0b be       	out	0x3b, r0	; 59
    6b52:	0f 90       	pop	r0
    6b54:	0f be       	out	0x3f, r0	; 63
    6b56:	0f 90       	pop	r0
    6b58:	1f 90       	pop	r1
    6b5a:	18 95       	reti

00006b5c <__vector_113>:
    6b5c:	1f 92       	push	r1
    6b5e:	0f 92       	push	r0
    6b60:	0f b6       	in	r0, 0x3f	; 63
    6b62:	0f 92       	push	r0
    6b64:	11 24       	eor	r1, r1
    6b66:	0b b6       	in	r0, 0x3b	; 59
    6b68:	0f 92       	push	r0
    6b6a:	2f 93       	push	r18
    6b6c:	3f 93       	push	r19
    6b6e:	4f 93       	push	r20
    6b70:	5f 93       	push	r21
    6b72:	6f 93       	push	r22
    6b74:	7f 93       	push	r23
    6b76:	8f 93       	push	r24
    6b78:	9f 93       	push	r25
    6b7a:	af 93       	push	r26
    6b7c:	bf 93       	push	r27
    6b7e:	ef 93       	push	r30
    6b80:	ff 93       	push	r31
    6b82:	e0 91 d3 26 	lds	r30, 0x26D3	; 0x8026d3 <tc_tcf0_ccd_callback>
    6b86:	f0 91 d4 26 	lds	r31, 0x26D4	; 0x8026d4 <tc_tcf0_ccd_callback+0x1>
    6b8a:	30 97       	sbiw	r30, 0x00	; 0
    6b8c:	09 f0       	breq	.+2      	; 0x6b90 <__vector_113+0x34>
    6b8e:	19 95       	eicall
    6b90:	ff 91       	pop	r31
    6b92:	ef 91       	pop	r30
    6b94:	bf 91       	pop	r27
    6b96:	af 91       	pop	r26
    6b98:	9f 91       	pop	r25
    6b9a:	8f 91       	pop	r24
    6b9c:	7f 91       	pop	r23
    6b9e:	6f 91       	pop	r22
    6ba0:	5f 91       	pop	r21
    6ba2:	4f 91       	pop	r20
    6ba4:	3f 91       	pop	r19
    6ba6:	2f 91       	pop	r18
    6ba8:	0f 90       	pop	r0
    6baa:	0b be       	out	0x3b, r0	; 59
    6bac:	0f 90       	pop	r0
    6bae:	0f be       	out	0x3f, r0	; 63
    6bb0:	0f 90       	pop	r0
    6bb2:	1f 90       	pop	r1
    6bb4:	18 95       	reti

00006bb6 <tc_enable>:
    6bb6:	1f 93       	push	r17
    6bb8:	cf 93       	push	r28
    6bba:	df 93       	push	r29
    6bbc:	1f 92       	push	r1
    6bbe:	1f 92       	push	r1
    6bc0:	cd b7       	in	r28, 0x3d	; 61
    6bc2:	de b7       	in	r29, 0x3e	; 62
    6bc4:	2f b7       	in	r18, 0x3f	; 63
    6bc6:	2a 83       	std	Y+2, r18	; 0x02
    6bc8:	f8 94       	cli
    6bca:	1a 81       	ldd	r17, Y+2	; 0x02
    6bcc:	28 2f       	mov	r18, r24
    6bce:	39 2f       	mov	r19, r25
    6bd0:	21 15       	cp	r18, r1
    6bd2:	88 e0       	ldi	r24, 0x08	; 8
    6bd4:	38 07       	cpc	r19, r24
    6bd6:	49 f4       	brne	.+18     	; 0x6bea <tc_enable+0x34>
    6bd8:	61 e0       	ldi	r22, 0x01	; 1
    6bda:	83 e0       	ldi	r24, 0x03	; 3
    6bdc:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6be0:	64 e0       	ldi	r22, 0x04	; 4
    6be2:	83 e0       	ldi	r24, 0x03	; 3
    6be4:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6be8:	4f c0       	rjmp	.+158    	; 0x6c88 <tc_enable+0xd2>
    6bea:	20 34       	cpi	r18, 0x40	; 64
    6bec:	88 e0       	ldi	r24, 0x08	; 8
    6bee:	38 07       	cpc	r19, r24
    6bf0:	49 f4       	brne	.+18     	; 0x6c04 <tc_enable+0x4e>
    6bf2:	62 e0       	ldi	r22, 0x02	; 2
    6bf4:	83 e0       	ldi	r24, 0x03	; 3
    6bf6:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6bfa:	64 e0       	ldi	r22, 0x04	; 4
    6bfc:	83 e0       	ldi	r24, 0x03	; 3
    6bfe:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c02:	42 c0       	rjmp	.+132    	; 0x6c88 <tc_enable+0xd2>
    6c04:	21 15       	cp	r18, r1
    6c06:	89 e0       	ldi	r24, 0x09	; 9
    6c08:	38 07       	cpc	r19, r24
    6c0a:	49 f4       	brne	.+18     	; 0x6c1e <tc_enable+0x68>
    6c0c:	61 e0       	ldi	r22, 0x01	; 1
    6c0e:	84 e0       	ldi	r24, 0x04	; 4
    6c10:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c14:	64 e0       	ldi	r22, 0x04	; 4
    6c16:	84 e0       	ldi	r24, 0x04	; 4
    6c18:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c1c:	35 c0       	rjmp	.+106    	; 0x6c88 <tc_enable+0xd2>
    6c1e:	20 34       	cpi	r18, 0x40	; 64
    6c20:	89 e0       	ldi	r24, 0x09	; 9
    6c22:	38 07       	cpc	r19, r24
    6c24:	49 f4       	brne	.+18     	; 0x6c38 <tc_enable+0x82>
    6c26:	62 e0       	ldi	r22, 0x02	; 2
    6c28:	84 e0       	ldi	r24, 0x04	; 4
    6c2a:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c2e:	64 e0       	ldi	r22, 0x04	; 4
    6c30:	84 e0       	ldi	r24, 0x04	; 4
    6c32:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c36:	28 c0       	rjmp	.+80     	; 0x6c88 <tc_enable+0xd2>
    6c38:	21 15       	cp	r18, r1
    6c3a:	8a e0       	ldi	r24, 0x0A	; 10
    6c3c:	38 07       	cpc	r19, r24
    6c3e:	49 f4       	brne	.+18     	; 0x6c52 <tc_enable+0x9c>
    6c40:	61 e0       	ldi	r22, 0x01	; 1
    6c42:	85 e0       	ldi	r24, 0x05	; 5
    6c44:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c48:	64 e0       	ldi	r22, 0x04	; 4
    6c4a:	85 e0       	ldi	r24, 0x05	; 5
    6c4c:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c50:	1b c0       	rjmp	.+54     	; 0x6c88 <tc_enable+0xd2>
    6c52:	20 34       	cpi	r18, 0x40	; 64
    6c54:	8a e0       	ldi	r24, 0x0A	; 10
    6c56:	38 07       	cpc	r19, r24
    6c58:	49 f4       	brne	.+18     	; 0x6c6c <tc_enable+0xb6>
    6c5a:	62 e0       	ldi	r22, 0x02	; 2
    6c5c:	85 e0       	ldi	r24, 0x05	; 5
    6c5e:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c62:	64 e0       	ldi	r22, 0x04	; 4
    6c64:	85 e0       	ldi	r24, 0x05	; 5
    6c66:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c6a:	0e c0       	rjmp	.+28     	; 0x6c88 <tc_enable+0xd2>
    6c6c:	21 15       	cp	r18, r1
    6c6e:	3b 40       	sbci	r19, 0x0B	; 11
    6c70:	49 f4       	brne	.+18     	; 0x6c84 <tc_enable+0xce>
    6c72:	61 e0       	ldi	r22, 0x01	; 1
    6c74:	86 e0       	ldi	r24, 0x06	; 6
    6c76:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c7a:	64 e0       	ldi	r22, 0x04	; 4
    6c7c:	86 e0       	ldi	r24, 0x06	; 6
    6c7e:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>
    6c82:	02 c0       	rjmp	.+4      	; 0x6c88 <tc_enable+0xd2>
    6c84:	1f bf       	out	0x3f, r17	; 63
    6c86:	10 c0       	rjmp	.+32     	; 0x6ca8 <tc_enable+0xf2>
    6c88:	80 91 1e 2b 	lds	r24, 0x2B1E	; 0x802b1e <sleepmgr_locks+0x1>
    6c8c:	8f 3f       	cpi	r24, 0xFF	; 255
    6c8e:	09 f4       	brne	.+2      	; 0x6c92 <tc_enable+0xdc>
    6c90:	ff cf       	rjmp	.-2      	; 0x6c90 <tc_enable+0xda>
    6c92:	8f b7       	in	r24, 0x3f	; 63
    6c94:	89 83       	std	Y+1, r24	; 0x01
    6c96:	f8 94       	cli
    6c98:	99 81       	ldd	r25, Y+1	; 0x01
    6c9a:	ed e1       	ldi	r30, 0x1D	; 29
    6c9c:	fb e2       	ldi	r31, 0x2B	; 43
    6c9e:	81 81       	ldd	r24, Z+1	; 0x01
    6ca0:	8f 5f       	subi	r24, 0xFF	; 255
    6ca2:	81 83       	std	Z+1, r24	; 0x01
    6ca4:	9f bf       	out	0x3f, r25	; 63
    6ca6:	1f bf       	out	0x3f, r17	; 63
    6ca8:	0f 90       	pop	r0
    6caa:	0f 90       	pop	r0
    6cac:	df 91       	pop	r29
    6cae:	cf 91       	pop	r28
    6cb0:	1f 91       	pop	r17
    6cb2:	08 95       	ret

00006cb4 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    6cb4:	81 15       	cp	r24, r1
    6cb6:	28 e0       	ldi	r18, 0x08	; 8
    6cb8:	92 07       	cpc	r25, r18
    6cba:	29 f4       	brne	.+10     	; 0x6cc6 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    6cbc:	60 93 19 27 	sts	0x2719, r22	; 0x802719 <tc_tcc0_ovf_callback>
    6cc0:	70 93 1a 27 	sts	0x271A, r23	; 0x80271a <tc_tcc0_ovf_callback+0x1>
    6cc4:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    6cc6:	80 34       	cpi	r24, 0x40	; 64
    6cc8:	28 e0       	ldi	r18, 0x08	; 8
    6cca:	92 07       	cpc	r25, r18
    6ccc:	29 f4       	brne	.+10     	; 0x6cd8 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    6cce:	60 93 0d 27 	sts	0x270D, r22	; 0x80270d <tc_tcc1_ovf_callback>
    6cd2:	70 93 0e 27 	sts	0x270E, r23	; 0x80270e <tc_tcc1_ovf_callback+0x1>
    6cd6:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    6cd8:	81 15       	cp	r24, r1
    6cda:	29 e0       	ldi	r18, 0x09	; 9
    6cdc:	92 07       	cpc	r25, r18
    6cde:	29 f4       	brne	.+10     	; 0x6cea <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    6ce0:	60 93 05 27 	sts	0x2705, r22	; 0x802705 <tc_tcd0_ovf_callback>
    6ce4:	70 93 06 27 	sts	0x2706, r23	; 0x802706 <tc_tcd0_ovf_callback+0x1>
    6ce8:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    6cea:	80 34       	cpi	r24, 0x40	; 64
    6cec:	29 e0       	ldi	r18, 0x09	; 9
    6cee:	92 07       	cpc	r25, r18
    6cf0:	29 f4       	brne	.+10     	; 0x6cfc <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    6cf2:	60 93 f9 26 	sts	0x26F9, r22	; 0x8026f9 <tc_tcd1_ovf_callback>
    6cf6:	70 93 fa 26 	sts	0x26FA, r23	; 0x8026fa <tc_tcd1_ovf_callback+0x1>
    6cfa:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    6cfc:	81 15       	cp	r24, r1
    6cfe:	2a e0       	ldi	r18, 0x0A	; 10
    6d00:	92 07       	cpc	r25, r18
    6d02:	29 f4       	brne	.+10     	; 0x6d0e <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    6d04:	60 93 f1 26 	sts	0x26F1, r22	; 0x8026f1 <tc_tce0_ovf_callback>
    6d08:	70 93 f2 26 	sts	0x26F2, r23	; 0x8026f2 <tc_tce0_ovf_callback+0x1>
    6d0c:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    6d0e:	80 34       	cpi	r24, 0x40	; 64
    6d10:	2a e0       	ldi	r18, 0x0A	; 10
    6d12:	92 07       	cpc	r25, r18
    6d14:	29 f4       	brne	.+10     	; 0x6d20 <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    6d16:	60 93 e5 26 	sts	0x26E5, r22	; 0x8026e5 <tc_tce1_ovf_callback>
    6d1a:	70 93 e6 26 	sts	0x26E6, r23	; 0x8026e6 <tc_tce1_ovf_callback+0x1>
    6d1e:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    6d20:	81 15       	cp	r24, r1
    6d22:	9b 40       	sbci	r25, 0x0B	; 11
    6d24:	21 f4       	brne	.+8      	; 0x6d2e <tc_set_overflow_interrupt_callback+0x7a>
		tc_tcf0_ovf_callback = callback;
    6d26:	60 93 dd 26 	sts	0x26DD, r22	; 0x8026dd <tc_tcf0_ovf_callback>
    6d2a:	70 93 de 26 	sts	0x26DE, r23	; 0x8026de <tc_tcf0_ovf_callback+0x1>
    6d2e:	08 95       	ret

00006d30 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    6d30:	cf 93       	push	r28
    6d32:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    6d34:	e0 91 1b 27 	lds	r30, 0x271B	; 0x80271b <transfer>
    6d38:	f0 91 1c 27 	lds	r31, 0x271C	; 0x80271c <transfer+0x1>
    6d3c:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    6d3e:	83 ff       	sbrs	r24, 3
    6d40:	08 c0       	rjmp	.+16     	; 0x6d52 <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    6d42:	88 60       	ori	r24, 0x08	; 8
    6d44:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    6d46:	83 e0       	ldi	r24, 0x03	; 3
    6d48:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    6d4a:	86 ef       	ldi	r24, 0xF6	; 246
    6d4c:	80 93 25 27 	sts	0x2725, r24	; 0x802725 <transfer+0xa>
    6d50:	83 c0       	rjmp	.+262    	; 0x6e58 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    6d52:	98 2f       	mov	r25, r24
    6d54:	94 71       	andi	r25, 0x14	; 20
    6d56:	31 f0       	breq	.+12     	; 0x6d64 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    6d58:	83 e0       	ldi	r24, 0x03	; 3
    6d5a:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    6d5c:	8f ef       	ldi	r24, 0xFF	; 255
    6d5e:	80 93 25 27 	sts	0x2725, r24	; 0x802725 <transfer+0xa>
    6d62:	7a c0       	rjmp	.+244    	; 0x6e58 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    6d64:	86 ff       	sbrs	r24, 6
    6d66:	43 c0       	rjmp	.+134    	; 0x6dee <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    6d68:	cb e1       	ldi	r28, 0x1B	; 27
    6d6a:	d7 e2       	ldi	r29, 0x27	; 39
    6d6c:	aa 81       	ldd	r26, Y+2	; 0x02
    6d6e:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    6d70:	8c 81       	ldd	r24, Y+4	; 0x04
    6d72:	9d 81       	ldd	r25, Y+5	; 0x05
    6d74:	14 96       	adiw	r26, 0x04	; 4
    6d76:	2d 91       	ld	r18, X+
    6d78:	3c 91       	ld	r19, X
    6d7a:	15 97       	sbiw	r26, 0x05	; 5
    6d7c:	82 17       	cp	r24, r18
    6d7e:	93 07       	cpc	r25, r19
    6d80:	6c f4       	brge	.+26     	; 0x6d9c <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    6d82:	9c 01       	movw	r18, r24
    6d84:	2f 5f       	subi	r18, 0xFF	; 255
    6d86:	3f 4f       	sbci	r19, 0xFF	; 255
    6d88:	20 93 1f 27 	sts	0x271F, r18	; 0x80271f <transfer+0x4>
    6d8c:	30 93 20 27 	sts	0x2720, r19	; 0x802720 <transfer+0x5>
    6d90:	a8 0f       	add	r26, r24
    6d92:	b9 1f       	adc	r27, r25
    6d94:	11 96       	adiw	r26, 0x01	; 1
    6d96:	8c 91       	ld	r24, X
    6d98:	87 83       	std	Z+7, r24	; 0x07
    6d9a:	5e c0       	rjmp	.+188    	; 0x6e58 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    6d9c:	80 91 21 27 	lds	r24, 0x2721	; 0x802721 <transfer+0x6>
    6da0:	90 91 22 27 	lds	r25, 0x2722	; 0x802722 <transfer+0x7>
    6da4:	18 96       	adiw	r26, 0x08	; 8
    6da6:	2d 91       	ld	r18, X+
    6da8:	3c 91       	ld	r19, X
    6daa:	19 97       	sbiw	r26, 0x09	; 9
    6dac:	82 17       	cp	r24, r18
    6dae:	93 07       	cpc	r25, r19
    6db0:	c8 f4       	brcc	.+50     	; 0x6de4 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    6db2:	20 91 23 27 	lds	r18, 0x2723	; 0x802723 <transfer+0x8>
    6db6:	22 23       	and	r18, r18
    6db8:	21 f0       	breq	.+8      	; 0x6dc2 <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    6dba:	86 81       	ldd	r24, Z+6	; 0x06
    6dbc:	81 60       	ori	r24, 0x01	; 1
    6dbe:	86 83       	std	Z+6, r24	; 0x06
    6dc0:	4b c0       	rjmp	.+150    	; 0x6e58 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    6dc2:	16 96       	adiw	r26, 0x06	; 6
    6dc4:	2d 91       	ld	r18, X+
    6dc6:	3c 91       	ld	r19, X
    6dc8:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    6dca:	ac 01       	movw	r20, r24
    6dcc:	4f 5f       	subi	r20, 0xFF	; 255
    6dce:	5f 4f       	sbci	r21, 0xFF	; 255
    6dd0:	40 93 21 27 	sts	0x2721, r20	; 0x802721 <transfer+0x6>
    6dd4:	50 93 22 27 	sts	0x2722, r21	; 0x802722 <transfer+0x7>
    6dd8:	d9 01       	movw	r26, r18
    6dda:	a8 0f       	add	r26, r24
    6ddc:	b9 1f       	adc	r27, r25
    6dde:	8c 91       	ld	r24, X
    6de0:	87 83       	std	Z+7, r24	; 0x07
    6de2:	3a c0       	rjmp	.+116    	; 0x6e58 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    6de4:	83 e0       	ldi	r24, 0x03	; 3
    6de6:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    6de8:	10 92 25 27 	sts	0x2725, r1	; 0x802725 <transfer+0xa>
    6dec:	35 c0       	rjmp	.+106    	; 0x6e58 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    6dee:	88 23       	and	r24, r24
    6df0:	84 f5       	brge	.+96     	; 0x6e52 <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    6df2:	ab e1       	ldi	r26, 0x1B	; 27
    6df4:	b7 e2       	ldi	r27, 0x27	; 39
    6df6:	12 96       	adiw	r26, 0x02	; 2
    6df8:	cd 91       	ld	r28, X+
    6dfa:	dc 91       	ld	r29, X
    6dfc:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    6dfe:	16 96       	adiw	r26, 0x06	; 6
    6e00:	8d 91       	ld	r24, X+
    6e02:	9c 91       	ld	r25, X
    6e04:	17 97       	sbiw	r26, 0x07	; 7
    6e06:	28 85       	ldd	r18, Y+8	; 0x08
    6e08:	39 85       	ldd	r19, Y+9	; 0x09
    6e0a:	82 17       	cp	r24, r18
    6e0c:	93 07       	cpc	r25, r19
    6e0e:	d8 f4       	brcc	.+54     	; 0x6e46 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    6e10:	6e 81       	ldd	r22, Y+6	; 0x06
    6e12:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    6e14:	9c 01       	movw	r18, r24
    6e16:	2f 5f       	subi	r18, 0xFF	; 255
    6e18:	3f 4f       	sbci	r19, 0xFF	; 255
    6e1a:	20 93 21 27 	sts	0x2721, r18	; 0x802721 <transfer+0x6>
    6e1e:	30 93 22 27 	sts	0x2722, r19	; 0x802722 <transfer+0x7>
    6e22:	47 81       	ldd	r20, Z+7	; 0x07
    6e24:	db 01       	movw	r26, r22
    6e26:	a8 0f       	add	r26, r24
    6e28:	b9 1f       	adc	r27, r25
    6e2a:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    6e2c:	88 85       	ldd	r24, Y+8	; 0x08
    6e2e:	99 85       	ldd	r25, Y+9	; 0x09
    6e30:	28 17       	cp	r18, r24
    6e32:	39 07       	cpc	r19, r25
    6e34:	18 f4       	brcc	.+6      	; 0x6e3c <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    6e36:	82 e0       	ldi	r24, 0x02	; 2
    6e38:	83 83       	std	Z+3, r24	; 0x03
    6e3a:	0e c0       	rjmp	.+28     	; 0x6e58 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    6e3c:	87 e0       	ldi	r24, 0x07	; 7
    6e3e:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    6e40:	10 92 25 27 	sts	0x2725, r1	; 0x802725 <transfer+0xa>
    6e44:	09 c0       	rjmp	.+18     	; 0x6e58 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    6e46:	83 e0       	ldi	r24, 0x03	; 3
    6e48:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    6e4a:	89 ef       	ldi	r24, 0xF9	; 249
    6e4c:	80 93 25 27 	sts	0x2725, r24	; 0x802725 <transfer+0xa>
    6e50:	03 c0       	rjmp	.+6      	; 0x6e58 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    6e52:	8b ef       	ldi	r24, 0xFB	; 251
    6e54:	80 93 25 27 	sts	0x2725, r24	; 0x802725 <transfer+0xa>
	}
}
    6e58:	df 91       	pop	r29
    6e5a:	cf 91       	pop	r28
    6e5c:	08 95       	ret

00006e5e <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    6e5e:	1f 92       	push	r1
    6e60:	0f 92       	push	r0
    6e62:	0f b6       	in	r0, 0x3f	; 63
    6e64:	0f 92       	push	r0
    6e66:	11 24       	eor	r1, r1
    6e68:	0b b6       	in	r0, 0x3b	; 59
    6e6a:	0f 92       	push	r0
    6e6c:	2f 93       	push	r18
    6e6e:	3f 93       	push	r19
    6e70:	4f 93       	push	r20
    6e72:	5f 93       	push	r21
    6e74:	6f 93       	push	r22
    6e76:	7f 93       	push	r23
    6e78:	8f 93       	push	r24
    6e7a:	9f 93       	push	r25
    6e7c:	af 93       	push	r26
    6e7e:	bf 93       	push	r27
    6e80:	ef 93       	push	r30
    6e82:	ff 93       	push	r31
    6e84:	55 df       	rcall	.-342    	; 0x6d30 <twim_interrupt_handler>
    6e86:	ff 91       	pop	r31
    6e88:	ef 91       	pop	r30
    6e8a:	bf 91       	pop	r27
    6e8c:	af 91       	pop	r26
    6e8e:	9f 91       	pop	r25
    6e90:	8f 91       	pop	r24
    6e92:	7f 91       	pop	r23
    6e94:	6f 91       	pop	r22
    6e96:	5f 91       	pop	r21
    6e98:	4f 91       	pop	r20
    6e9a:	3f 91       	pop	r19
    6e9c:	2f 91       	pop	r18
    6e9e:	0f 90       	pop	r0
    6ea0:	0b be       	out	0x3b, r0	; 59
    6ea2:	0f 90       	pop	r0
    6ea4:	0f be       	out	0x3f, r0	; 63
    6ea6:	0f 90       	pop	r0
    6ea8:	1f 90       	pop	r1
    6eaa:	18 95       	reti

00006eac <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    6eac:	1f 92       	push	r1
    6eae:	0f 92       	push	r0
    6eb0:	0f b6       	in	r0, 0x3f	; 63
    6eb2:	0f 92       	push	r0
    6eb4:	11 24       	eor	r1, r1
    6eb6:	0b b6       	in	r0, 0x3b	; 59
    6eb8:	0f 92       	push	r0
    6eba:	2f 93       	push	r18
    6ebc:	3f 93       	push	r19
    6ebe:	4f 93       	push	r20
    6ec0:	5f 93       	push	r21
    6ec2:	6f 93       	push	r22
    6ec4:	7f 93       	push	r23
    6ec6:	8f 93       	push	r24
    6ec8:	9f 93       	push	r25
    6eca:	af 93       	push	r26
    6ecc:	bf 93       	push	r27
    6ece:	ef 93       	push	r30
    6ed0:	ff 93       	push	r31
    6ed2:	2e df       	rcall	.-420    	; 0x6d30 <twim_interrupt_handler>
    6ed4:	ff 91       	pop	r31
    6ed6:	ef 91       	pop	r30
    6ed8:	bf 91       	pop	r27
    6eda:	af 91       	pop	r26
    6edc:	9f 91       	pop	r25
    6ede:	8f 91       	pop	r24
    6ee0:	7f 91       	pop	r23
    6ee2:	6f 91       	pop	r22
    6ee4:	5f 91       	pop	r21
    6ee6:	4f 91       	pop	r20
    6ee8:	3f 91       	pop	r19
    6eea:	2f 91       	pop	r18
    6eec:	0f 90       	pop	r0
    6eee:	0b be       	out	0x3b, r0	; 59
    6ef0:	0f 90       	pop	r0
    6ef2:	0f be       	out	0x3f, r0	; 63
    6ef4:	0f 90       	pop	r0
    6ef6:	1f 90       	pop	r1
    6ef8:	18 95       	reti

00006efa <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    6efa:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    6efc:	db 01       	movw	r26, r22
    6efe:	14 96       	adiw	r26, 0x04	; 4
    6f00:	8c 91       	ld	r24, X
    6f02:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    6f04:	88 eb       	ldi	r24, 0xB8	; 184
    6f06:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    6f08:	81 e0       	ldi	r24, 0x01	; 1
    6f0a:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    6f0c:	eb e1       	ldi	r30, 0x1B	; 27
    6f0e:	f7 e2       	ldi	r31, 0x27	; 39
    6f10:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    6f12:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    6f14:	e0 ea       	ldi	r30, 0xA0	; 160
    6f16:	f0 e0       	ldi	r31, 0x00	; 0
    6f18:	82 81       	ldd	r24, Z+2	; 0x02
    6f1a:	82 60       	ori	r24, 0x02	; 2
    6f1c:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    6f1e:	78 94       	sei

	return STATUS_OK;
}
    6f20:	80 e0       	ldi	r24, 0x00	; 0
    6f22:	08 95       	ret

00006f24 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    6f24:	cf 93       	push	r28
    6f26:	df 93       	push	r29
    6f28:	1f 92       	push	r1
    6f2a:	cd b7       	in	r28, 0x3d	; 61
    6f2c:	de b7       	in	r29, 0x3e	; 62
    6f2e:	9c 01       	movw	r18, r24
    6f30:	fb 01       	movw	r30, r22
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    6f32:	89 2b       	or	r24, r25
    6f34:	09 f4       	brne	.+2      	; 0x6f38 <twi_master_transfer+0x14>
    6f36:	51 c0       	rjmp	.+162    	; 0x6fda <twi_master_transfer+0xb6>
    6f38:	30 97       	sbiw	r30, 0x00	; 0
    6f3a:	09 f4       	brne	.+2      	; 0x6f3e <twi_master_transfer+0x1a>
    6f3c:	50 c0       	rjmp	.+160    	; 0x6fde <twi_master_transfer+0xba>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    6f3e:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    6f40:	80 91 24 27 	lds	r24, 0x2724	; 0x802724 <transfer+0x9>
    6f44:	88 23       	and	r24, r24
    6f46:	19 f0       	breq	.+6      	; 0x6f4e <twi_master_transfer+0x2a>

		if (no_wait) { return ERR_BUSY; }
    6f48:	99 23       	and	r25, r25
    6f4a:	f1 f3       	breq	.-4      	; 0x6f48 <twi_master_transfer+0x24>
    6f4c:	4a c0       	rjmp	.+148    	; 0x6fe2 <twi_master_transfer+0xbe>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6f4e:	8f b7       	in	r24, 0x3f	; 63
    6f50:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6f52:	f8 94       	cli
	return flags;
    6f54:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    6f56:	ab e1       	ldi	r26, 0x1B	; 27
    6f58:	b7 e2       	ldi	r27, 0x27	; 39
    6f5a:	91 e0       	ldi	r25, 0x01	; 1
    6f5c:	19 96       	adiw	r26, 0x09	; 9
    6f5e:	9c 93       	st	X, r25
    6f60:	19 97       	sbiw	r26, 0x09	; 9
	transfer.status = OPERATION_IN_PROGRESS;
    6f62:	90 e8       	ldi	r25, 0x80	; 128
    6f64:	1a 96       	adiw	r26, 0x0a	; 10
    6f66:	9c 93       	st	X, r25
    6f68:	1a 97       	sbiw	r26, 0x0a	; 10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6f6a:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    6f6c:	2d 93       	st	X+, r18
    6f6e:	3c 93       	st	X, r19
    6f70:	11 97       	sbiw	r26, 0x01	; 1
		transfer.pkg         = (twi_package_t *) package;
    6f72:	12 96       	adiw	r26, 0x02	; 2
    6f74:	6d 93       	st	X+, r22
    6f76:	7c 93       	st	X, r23
    6f78:	13 97       	sbiw	r26, 0x03	; 3
		transfer.addr_count  = 0;
    6f7a:	14 96       	adiw	r26, 0x04	; 4
    6f7c:	1d 92       	st	X+, r1
    6f7e:	1c 92       	st	X, r1
    6f80:	15 97       	sbiw	r26, 0x05	; 5
		transfer.data_count  = 0;
    6f82:	16 96       	adiw	r26, 0x06	; 6
    6f84:	1d 92       	st	X+, r1
    6f86:	1c 92       	st	X, r1
    6f88:	17 97       	sbiw	r26, 0x07	; 7
		transfer.read        = read;
    6f8a:	18 96       	adiw	r26, 0x08	; 8
    6f8c:	4c 93       	st	X, r20

		uint8_t const chip = (package->chip) << 1;
    6f8e:	80 81       	ld	r24, Z
    6f90:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    6f92:	64 81       	ldd	r22, Z+4	; 0x04
    6f94:	75 81       	ldd	r23, Z+5	; 0x05
    6f96:	67 2b       	or	r22, r23
    6f98:	11 f4       	brne	.+4      	; 0x6f9e <twi_master_transfer+0x7a>
    6f9a:	41 11       	cpse	r20, r1
    6f9c:	03 c0       	rjmp	.+6      	; 0x6fa4 <twi_master_transfer+0x80>
			transfer.bus->MASTER.ADDR = chip;
    6f9e:	f9 01       	movw	r30, r18
    6fa0:	86 83       	std	Z+6, r24	; 0x06
    6fa2:	03 c0       	rjmp	.+6      	; 0x6faa <twi_master_transfer+0x86>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    6fa4:	81 60       	ori	r24, 0x01	; 1
    6fa6:	f9 01       	movw	r30, r18
    6fa8:	86 83       	std	Z+6, r24	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    6faa:	eb e1       	ldi	r30, 0x1B	; 27
    6fac:	f7 e2       	ldi	r31, 0x27	; 39
    6fae:	92 85       	ldd	r25, Z+10	; 0x0a
    6fb0:	90 38       	cpi	r25, 0x80	; 128
    6fb2:	e9 f3       	breq	.-6      	; 0x6fae <twi_master_transfer+0x8a>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    6fb4:	f9 01       	movw	r30, r18
    6fb6:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    6fb8:	83 70       	andi	r24, 0x03	; 3
    6fba:	81 30       	cpi	r24, 0x01	; 1
    6fbc:	49 f0       	breq	.+18     	; 0x6fd0 <twi_master_transfer+0xac>
    6fbe:	ab e1       	ldi	r26, 0x1B	; 27
    6fc0:	b7 e2       	ldi	r27, 0x27	; 39
    6fc2:	ed 91       	ld	r30, X+
    6fc4:	fc 91       	ld	r31, X
    6fc6:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    6fc8:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    6fca:	83 70       	andi	r24, 0x03	; 3
    6fcc:	81 30       	cpi	r24, 0x01	; 1
    6fce:	c9 f7       	brne	.-14     	; 0x6fc2 <twi_master_transfer+0x9e>

	status_code_t const status = transfer.status;
    6fd0:	eb e1       	ldi	r30, 0x1B	; 27
    6fd2:	f7 e2       	ldi	r31, 0x27	; 39
    6fd4:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    6fd6:	11 86       	std	Z+9, r1	; 0x09
    6fd8:	05 c0       	rjmp	.+10     	; 0x6fe4 <twi_master_transfer+0xc0>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    6fda:	88 ef       	ldi	r24, 0xF8	; 248
    6fdc:	03 c0       	rjmp	.+6      	; 0x6fe4 <twi_master_transfer+0xc0>
    6fde:	88 ef       	ldi	r24, 0xF8	; 248
    6fe0:	01 c0       	rjmp	.+2      	; 0x6fe4 <twi_master_transfer+0xc0>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    6fe2:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    6fe4:	0f 90       	pop	r0
    6fe6:	df 91       	pop	r29
    6fe8:	cf 91       	pop	r28
    6fea:	08 95       	ret

00006fec <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    6fec:	cf 93       	push	r28
    6fee:	df 93       	push	r29
    6ff0:	1f 92       	push	r1
    6ff2:	1f 92       	push	r1
    6ff4:	cd b7       	in	r28, 0x3d	; 61
    6ff6:	de b7       	in	r29, 0x3e	; 62
    6ff8:	81 11       	cpse	r24, r1
    6ffa:	26 c0       	rjmp	.+76     	; 0x7048 <udd_sleep_mode+0x5c>
    6ffc:	90 91 50 28 	lds	r25, 0x2850	; 0x802850 <udd_b_idle>
    7000:	99 23       	and	r25, r25
    7002:	f9 f0       	breq	.+62     	; 0x7042 <udd_sleep_mode+0x56>
    7004:	90 91 1e 2b 	lds	r25, 0x2B1E	; 0x802b1e <sleepmgr_locks+0x1>
    7008:	91 11       	cpse	r25, r1
    700a:	01 c0       	rjmp	.+2      	; 0x700e <udd_sleep_mode+0x22>
    700c:	ff cf       	rjmp	.-2      	; 0x700c <udd_sleep_mode+0x20>
    700e:	9f b7       	in	r25, 0x3f	; 63
    7010:	9a 83       	std	Y+2, r25	; 0x02
    7012:	f8 94       	cli
    7014:	2a 81       	ldd	r18, Y+2	; 0x02
    7016:	ed e1       	ldi	r30, 0x1D	; 29
    7018:	fb e2       	ldi	r31, 0x2B	; 43
    701a:	91 81       	ldd	r25, Z+1	; 0x01
    701c:	91 50       	subi	r25, 0x01	; 1
    701e:	91 83       	std	Z+1, r25	; 0x01
    7020:	2f bf       	out	0x3f, r18	; 63
    7022:	0f c0       	rjmp	.+30     	; 0x7042 <udd_sleep_mode+0x56>
    7024:	90 91 1e 2b 	lds	r25, 0x2B1E	; 0x802b1e <sleepmgr_locks+0x1>
    7028:	9f 3f       	cpi	r25, 0xFF	; 255
    702a:	09 f4       	brne	.+2      	; 0x702e <udd_sleep_mode+0x42>
    702c:	ff cf       	rjmp	.-2      	; 0x702c <udd_sleep_mode+0x40>
    702e:	9f b7       	in	r25, 0x3f	; 63
    7030:	99 83       	std	Y+1, r25	; 0x01
    7032:	f8 94       	cli
    7034:	29 81       	ldd	r18, Y+1	; 0x01
    7036:	ed e1       	ldi	r30, 0x1D	; 29
    7038:	fb e2       	ldi	r31, 0x2B	; 43
    703a:	91 81       	ldd	r25, Z+1	; 0x01
    703c:	9f 5f       	subi	r25, 0xFF	; 255
    703e:	91 83       	std	Z+1, r25	; 0x01
    7040:	2f bf       	out	0x3f, r18	; 63
    7042:	80 93 50 28 	sts	0x2850, r24	; 0x802850 <udd_b_idle>
    7046:	05 c0       	rjmp	.+10     	; 0x7052 <udd_sleep_mode+0x66>
    7048:	90 91 50 28 	lds	r25, 0x2850	; 0x802850 <udd_b_idle>
    704c:	99 23       	and	r25, r25
    704e:	51 f3       	breq	.-44     	; 0x7024 <udd_sleep_mode+0x38>
    7050:	f8 cf       	rjmp	.-16     	; 0x7042 <udd_sleep_mode+0x56>
    7052:	0f 90       	pop	r0
    7054:	0f 90       	pop	r0
    7056:	df 91       	pop	r29
    7058:	cf 91       	pop	r28
    705a:	08 95       	ret

0000705c <udd_ctrl_init>:
    705c:	0f 93       	push	r16
    705e:	e8 ec       	ldi	r30, 0xC8	; 200
    7060:	f4 e0       	ldi	r31, 0x04	; 4
    7062:	80 81       	ld	r24, Z
    7064:	8f 7d       	andi	r24, 0xDF	; 223
    7066:	80 83       	st	Z, r24
    7068:	80 81       	ld	r24, Z
    706a:	8f 7d       	andi	r24, 0xDF	; 223
    706c:	80 83       	st	Z, r24
    706e:	e4 e2       	ldi	r30, 0x24	; 36
    7070:	f8 e2       	ldi	r31, 0x28	; 40
    7072:	02 e0       	ldi	r16, 0x02	; 2
    7074:	05 93       	las	Z, r16
    7076:	10 92 26 28 	sts	0x2826, r1	; 0x802826 <udd_sram+0x16>
    707a:	10 92 27 28 	sts	0x2827, r1	; 0x802827 <udd_sram+0x17>
    707e:	00 e2       	ldi	r16, 0x20	; 32
    7080:	06 93       	lac	Z, r16
    7082:	00 e4       	ldi	r16, 0x40	; 64
    7084:	06 93       	lac	Z, r16
    7086:	ec e1       	ldi	r30, 0x1C	; 28
    7088:	f8 e2       	ldi	r31, 0x28	; 40
    708a:	00 e4       	ldi	r16, 0x40	; 64
    708c:	06 93       	lac	Z, r16
    708e:	ed e0       	ldi	r30, 0x0D	; 13
    7090:	fb e2       	ldi	r31, 0x2B	; 43
    7092:	14 86       	std	Z+12, r1	; 0x0c
    7094:	15 86       	std	Z+13, r1	; 0x0d
    7096:	16 86       	std	Z+14, r1	; 0x0e
    7098:	17 86       	std	Z+15, r1	; 0x0f
    709a:	12 86       	std	Z+10, r1	; 0x0a
    709c:	13 86       	std	Z+11, r1	; 0x0b
    709e:	10 92 0f 28 	sts	0x280F, r1	; 0x80280f <udd_ep_control_state>
    70a2:	0f 91       	pop	r16
    70a4:	08 95       	ret

000070a6 <udd_ctrl_stall_data>:
    70a6:	0f 93       	push	r16
    70a8:	85 e0       	ldi	r24, 0x05	; 5
    70aa:	80 93 0f 28 	sts	0x280F, r24	; 0x80280f <udd_ep_control_state>
    70ae:	e5 e2       	ldi	r30, 0x25	; 37
    70b0:	f8 e2       	ldi	r31, 0x28	; 40
    70b2:	04 e0       	ldi	r16, 0x04	; 4
    70b4:	05 93       	las	Z, r16
    70b6:	ed e1       	ldi	r30, 0x1D	; 29
    70b8:	f8 e2       	ldi	r31, 0x28	; 40
    70ba:	04 e0       	ldi	r16, 0x04	; 4
    70bc:	05 93       	las	Z, r16
    70be:	0f 91       	pop	r16
    70c0:	08 95       	ret

000070c2 <udd_ctrl_send_zlp_in>:
    70c2:	0f 93       	push	r16
    70c4:	83 e0       	ldi	r24, 0x03	; 3
    70c6:	80 93 0f 28 	sts	0x280F, r24	; 0x80280f <udd_ep_control_state>
    70ca:	10 92 26 28 	sts	0x2826, r1	; 0x802826 <udd_sram+0x16>
    70ce:	10 92 27 28 	sts	0x2827, r1	; 0x802827 <udd_sram+0x17>
    70d2:	e4 e2       	ldi	r30, 0x24	; 36
    70d4:	f8 e2       	ldi	r31, 0x28	; 40
    70d6:	02 e0       	ldi	r16, 0x02	; 2
    70d8:	06 93       	lac	Z, r16
    70da:	0f 91       	pop	r16
    70dc:	08 95       	ret

000070de <udd_ctrl_endofrequest>:
    70de:	e0 91 19 2b 	lds	r30, 0x2B19	; 0x802b19 <udd_g_ctrlreq+0xc>
    70e2:	f0 91 1a 2b 	lds	r31, 0x2B1A	; 0x802b1a <udd_g_ctrlreq+0xd>
    70e6:	30 97       	sbiw	r30, 0x00	; 0
    70e8:	09 f0       	breq	.+2      	; 0x70ec <udd_ctrl_endofrequest+0xe>
    70ea:	19 95       	eicall
    70ec:	08 95       	ret

000070ee <udd_ctrl_in_sent>:
    70ee:	0f 93       	push	r16
    70f0:	cf 93       	push	r28
    70f2:	df 93       	push	r29
    70f4:	80 91 0f 28 	lds	r24, 0x280F	; 0x80280f <udd_ep_control_state>
    70f8:	83 30       	cpi	r24, 0x03	; 3
    70fa:	19 f4       	brne	.+6      	; 0x7102 <udd_ctrl_in_sent+0x14>
    70fc:	f0 df       	rcall	.-32     	; 0x70de <udd_ctrl_endofrequest>
    70fe:	ae df       	rcall	.-164    	; 0x705c <udd_ctrl_init>
    7100:	5e c0       	rjmp	.+188    	; 0x71be <udd_ctrl_in_sent+0xd0>
    7102:	80 91 0b 28 	lds	r24, 0x280B	; 0x80280b <udd_ctrl_payload_nb_trans>
    7106:	90 91 0c 28 	lds	r25, 0x280C	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    710a:	c0 91 17 2b 	lds	r28, 0x2B17	; 0x802b17 <udd_g_ctrlreq+0xa>
    710e:	d0 91 18 2b 	lds	r29, 0x2B18	; 0x802b18 <udd_g_ctrlreq+0xb>
    7112:	c8 1b       	sub	r28, r24
    7114:	d9 0b       	sbc	r29, r25
    7116:	71 f5       	brne	.+92     	; 0x7174 <udd_ctrl_in_sent+0x86>
    7118:	20 91 0d 28 	lds	r18, 0x280D	; 0x80280d <udd_ctrl_prev_payload_nb_trans>
    711c:	30 91 0e 28 	lds	r19, 0x280E	; 0x80280e <udd_ctrl_prev_payload_nb_trans+0x1>
    7120:	82 0f       	add	r24, r18
    7122:	93 1f       	adc	r25, r19
    7124:	80 93 0d 28 	sts	0x280D, r24	; 0x80280d <udd_ctrl_prev_payload_nb_trans>
    7128:	90 93 0e 28 	sts	0x280E, r25	; 0x80280e <udd_ctrl_prev_payload_nb_trans+0x1>
    712c:	20 91 13 2b 	lds	r18, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    7130:	30 91 14 2b 	lds	r19, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    7134:	82 17       	cp	r24, r18
    7136:	93 07       	cpc	r25, r19
    7138:	21 f0       	breq	.+8      	; 0x7142 <udd_ctrl_in_sent+0x54>
    713a:	80 91 26 27 	lds	r24, 0x2726	; 0x802726 <b_shortpacket.5472>
    713e:	88 23       	and	r24, r24
    7140:	41 f0       	breq	.+16     	; 0x7152 <udd_ctrl_in_sent+0x64>
    7142:	84 e0       	ldi	r24, 0x04	; 4
    7144:	80 93 0f 28 	sts	0x280F, r24	; 0x80280f <udd_ep_control_state>
    7148:	ec e1       	ldi	r30, 0x1C	; 28
    714a:	f8 e2       	ldi	r31, 0x28	; 40
    714c:	02 e0       	ldi	r16, 0x02	; 2
    714e:	06 93       	lac	Z, r16
    7150:	36 c0       	rjmp	.+108    	; 0x71be <udd_ctrl_in_sent+0xd0>
    7152:	e0 91 1b 2b 	lds	r30, 0x2B1B	; 0x802b1b <udd_g_ctrlreq+0xe>
    7156:	f0 91 1c 2b 	lds	r31, 0x2B1C	; 0x802b1c <udd_g_ctrlreq+0xf>
    715a:	30 97       	sbiw	r30, 0x00	; 0
    715c:	99 f0       	breq	.+38     	; 0x7184 <udd_ctrl_in_sent+0x96>
    715e:	19 95       	eicall
    7160:	88 23       	and	r24, r24
    7162:	81 f0       	breq	.+32     	; 0x7184 <udd_ctrl_in_sent+0x96>
    7164:	10 92 0b 28 	sts	0x280B, r1	; 0x80280b <udd_ctrl_payload_nb_trans>
    7168:	10 92 0c 28 	sts	0x280C, r1	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    716c:	c0 91 17 2b 	lds	r28, 0x2B17	; 0x802b17 <udd_g_ctrlreq+0xa>
    7170:	d0 91 18 2b 	lds	r29, 0x2B18	; 0x802b18 <udd_g_ctrlreq+0xb>
    7174:	c0 34       	cpi	r28, 0x40	; 64
    7176:	d1 05       	cpc	r29, r1
    7178:	28 f0       	brcs	.+10     	; 0x7184 <udd_ctrl_in_sent+0x96>
    717a:	10 92 26 27 	sts	0x2726, r1	; 0x802726 <b_shortpacket.5472>
    717e:	c0 e4       	ldi	r28, 0x40	; 64
    7180:	d0 e0       	ldi	r29, 0x00	; 0
    7182:	03 c0       	rjmp	.+6      	; 0x718a <udd_ctrl_in_sent+0x9c>
    7184:	81 e0       	ldi	r24, 0x01	; 1
    7186:	80 93 26 27 	sts	0x2726, r24	; 0x802726 <b_shortpacket.5472>
    718a:	e0 e1       	ldi	r30, 0x10	; 16
    718c:	f8 e2       	ldi	r31, 0x28	; 40
    718e:	c6 8b       	std	Z+22, r28	; 0x16
    7190:	d7 8b       	std	Z+23, r29	; 0x17
    7192:	80 91 0b 28 	lds	r24, 0x280B	; 0x80280b <udd_ctrl_payload_nb_trans>
    7196:	90 91 0c 28 	lds	r25, 0x280C	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    719a:	20 91 15 2b 	lds	r18, 0x2B15	; 0x802b15 <udd_g_ctrlreq+0x8>
    719e:	30 91 16 2b 	lds	r19, 0x2B16	; 0x802b16 <udd_g_ctrlreq+0x9>
    71a2:	28 0f       	add	r18, r24
    71a4:	39 1f       	adc	r19, r25
    71a6:	20 8f       	std	Z+24, r18	; 0x18
    71a8:	31 8f       	std	Z+25, r19	; 0x19
    71aa:	c8 0f       	add	r28, r24
    71ac:	d9 1f       	adc	r29, r25
    71ae:	c0 93 0b 28 	sts	0x280B, r28	; 0x80280b <udd_ctrl_payload_nb_trans>
    71b2:	d0 93 0c 28 	sts	0x280C, r29	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    71b6:	e4 e2       	ldi	r30, 0x24	; 36
    71b8:	f8 e2       	ldi	r31, 0x28	; 40
    71ba:	02 e0       	ldi	r16, 0x02	; 2
    71bc:	06 93       	lac	Z, r16
    71be:	df 91       	pop	r29
    71c0:	cf 91       	pop	r28
    71c2:	0f 91       	pop	r16
    71c4:	08 95       	ret

000071c6 <udd_ep_get_size>:
    71c6:	fc 01       	movw	r30, r24
    71c8:	81 81       	ldd	r24, Z+1	; 0x01
    71ca:	e8 2f       	mov	r30, r24
    71cc:	e7 70       	andi	r30, 0x07	; 7
    71ce:	8e 2f       	mov	r24, r30
    71d0:	90 e0       	ldi	r25, 0x00	; 0
    71d2:	fc 01       	movw	r30, r24
    71d4:	31 97       	sbiw	r30, 0x01	; 1
    71d6:	e7 30       	cpi	r30, 0x07	; 7
    71d8:	f1 05       	cpc	r31, r1
    71da:	d8 f4       	brcc	.+54     	; 0x7212 <udd_ep_get_size+0x4c>
    71dc:	88 27       	eor	r24, r24
    71de:	e2 50       	subi	r30, 0x02	; 2
    71e0:	ff 4f       	sbci	r31, 0xFF	; 255
    71e2:	8f 4f       	sbci	r24, 0xFF	; 255
    71e4:	0c 94 60 57 	jmp	0xaec0	; 0xaec0 <__tablejump2__>
    71e8:	80 e1       	ldi	r24, 0x10	; 16
    71ea:	90 e0       	ldi	r25, 0x00	; 0
    71ec:	08 95       	ret
    71ee:	80 e2       	ldi	r24, 0x20	; 32
    71f0:	90 e0       	ldi	r25, 0x00	; 0
    71f2:	08 95       	ret
    71f4:	80 e4       	ldi	r24, 0x40	; 64
    71f6:	90 e0       	ldi	r25, 0x00	; 0
    71f8:	08 95       	ret
    71fa:	80 e8       	ldi	r24, 0x80	; 128
    71fc:	90 e0       	ldi	r25, 0x00	; 0
    71fe:	08 95       	ret
    7200:	80 e0       	ldi	r24, 0x00	; 0
    7202:	91 e0       	ldi	r25, 0x01	; 1
    7204:	08 95       	ret
    7206:	80 e0       	ldi	r24, 0x00	; 0
    7208:	92 e0       	ldi	r25, 0x02	; 2
    720a:	08 95       	ret
    720c:	8f ef       	ldi	r24, 0xFF	; 255
    720e:	93 e0       	ldi	r25, 0x03	; 3
    7210:	08 95       	ret
    7212:	88 e0       	ldi	r24, 0x08	; 8
    7214:	90 e0       	ldi	r25, 0x00	; 0
    7216:	08 95       	ret

00007218 <udd_ep_get_job>:
    7218:	28 2f       	mov	r18, r24
    721a:	2f 70       	andi	r18, 0x0F	; 15
    721c:	30 e0       	ldi	r19, 0x00	; 0
    721e:	22 0f       	add	r18, r18
    7220:	33 1f       	adc	r19, r19
    7222:	08 2e       	mov	r0, r24
    7224:	00 0c       	add	r0, r0
    7226:	99 0b       	sbc	r25, r25
    7228:	88 27       	eor	r24, r24
    722a:	99 0f       	add	r25, r25
    722c:	88 1f       	adc	r24, r24
    722e:	99 27       	eor	r25, r25
    7230:	82 0f       	add	r24, r18
    7232:	93 1f       	adc	r25, r19
    7234:	02 97       	sbiw	r24, 0x02	; 2
    7236:	9c 01       	movw	r18, r24
    7238:	22 0f       	add	r18, r18
    723a:	33 1f       	adc	r19, r19
    723c:	22 0f       	add	r18, r18
    723e:	33 1f       	adc	r19, r19
    7240:	22 0f       	add	r18, r18
    7242:	33 1f       	adc	r19, r19
    7244:	82 0f       	add	r24, r18
    7246:	93 1f       	adc	r25, r19
    7248:	89 55       	subi	r24, 0x59	; 89
    724a:	98 4d       	sbci	r25, 0xD8	; 216
    724c:	08 95       	ret

0000724e <udd_ctrl_interrupt_tc_setup>:
    724e:	0f 93       	push	r16
    7250:	cf 93       	push	r28
    7252:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    7256:	80 ff       	sbrs	r24, 0
    7258:	65 c0       	rjmp	.+202    	; 0x7324 <udd_ctrl_interrupt_tc_setup+0xd6>
    725a:	81 e0       	ldi	r24, 0x01	; 1
    725c:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    7260:	ec e1       	ldi	r30, 0x1C	; 28
    7262:	f8 e2       	ldi	r31, 0x28	; 40
    7264:	00 e8       	ldi	r16, 0x80	; 128
    7266:	06 93       	lac	Z, r16
    7268:	e4 e2       	ldi	r30, 0x24	; 36
    726a:	f8 e2       	ldi	r31, 0x28	; 40
    726c:	00 e8       	ldi	r16, 0x80	; 128
    726e:	06 93       	lac	Z, r16
    7270:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    7274:	ec e1       	ldi	r30, 0x1C	; 28
    7276:	f8 e2       	ldi	r31, 0x28	; 40
    7278:	00 e1       	ldi	r16, 0x10	; 16
    727a:	06 93       	lac	Z, r16
    727c:	80 91 0f 28 	lds	r24, 0x280F	; 0x80280f <udd_ep_control_state>
    7280:	88 23       	and	r24, r24
    7282:	29 f0       	breq	.+10     	; 0x728e <udd_ctrl_interrupt_tc_setup+0x40>
    7284:	83 50       	subi	r24, 0x03	; 3
    7286:	82 30       	cpi	r24, 0x02	; 2
    7288:	08 f4       	brcc	.+2      	; 0x728c <udd_ctrl_interrupt_tc_setup+0x3e>
    728a:	29 df       	rcall	.-430    	; 0x70de <udd_ctrl_endofrequest>
    728c:	e7 de       	rcall	.-562    	; 0x705c <udd_ctrl_init>
    728e:	80 91 1e 28 	lds	r24, 0x281E	; 0x80281e <udd_sram+0xe>
    7292:	90 91 1f 28 	lds	r25, 0x281F	; 0x80281f <udd_sram+0xf>
    7296:	08 97       	sbiw	r24, 0x08	; 8
    7298:	09 f0       	breq	.+2      	; 0x729c <udd_ctrl_interrupt_tc_setup+0x4e>
    729a:	46 c0       	rjmp	.+140    	; 0x7328 <udd_ctrl_interrupt_tc_setup+0xda>
    729c:	88 e0       	ldi	r24, 0x08	; 8
    729e:	eb ec       	ldi	r30, 0xCB	; 203
    72a0:	f7 e2       	ldi	r31, 0x27	; 39
    72a2:	ad e0       	ldi	r26, 0x0D	; 13
    72a4:	bb e2       	ldi	r27, 0x2B	; 43
    72a6:	01 90       	ld	r0, Z+
    72a8:	0d 92       	st	X+, r0
    72aa:	8a 95       	dec	r24
    72ac:	e1 f7       	brne	.-8      	; 0x72a6 <udd_ctrl_interrupt_tc_setup+0x58>
    72ae:	e8 ec       	ldi	r30, 0xC8	; 200
    72b0:	f4 e0       	ldi	r31, 0x04	; 4
    72b2:	80 81       	ld	r24, Z
    72b4:	80 62       	ori	r24, 0x20	; 32
    72b6:	80 83       	st	Z, r24
    72b8:	80 81       	ld	r24, Z
    72ba:	80 62       	ori	r24, 0x20	; 32
    72bc:	80 83       	st	Z, r24
    72be:	0e 94 bc 53 	call	0xa778	; 0xa778 <udc_process_setup>
    72c2:	c8 2f       	mov	r28, r24
    72c4:	81 11       	cpse	r24, r1
    72c6:	03 c0       	rjmp	.+6      	; 0x72ce <udd_ctrl_interrupt_tc_setup+0x80>
    72c8:	ee de       	rcall	.-548    	; 0x70a6 <udd_ctrl_stall_data>
    72ca:	c1 e0       	ldi	r28, 0x01	; 1
    72cc:	2e c0       	rjmp	.+92     	; 0x732a <udd_ctrl_interrupt_tc_setup+0xdc>
    72ce:	80 91 0d 2b 	lds	r24, 0x2B0D	; 0x802b0d <udd_g_ctrlreq>
    72d2:	88 23       	and	r24, r24
    72d4:	6c f4       	brge	.+26     	; 0x72f0 <udd_ctrl_interrupt_tc_setup+0xa2>
    72d6:	10 92 0d 28 	sts	0x280D, r1	; 0x80280d <udd_ctrl_prev_payload_nb_trans>
    72da:	10 92 0e 28 	sts	0x280E, r1	; 0x80280e <udd_ctrl_prev_payload_nb_trans+0x1>
    72de:	10 92 0b 28 	sts	0x280B, r1	; 0x80280b <udd_ctrl_payload_nb_trans>
    72e2:	10 92 0c 28 	sts	0x280C, r1	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    72e6:	82 e0       	ldi	r24, 0x02	; 2
    72e8:	80 93 0f 28 	sts	0x280F, r24	; 0x80280f <udd_ep_control_state>
    72ec:	00 df       	rcall	.-512    	; 0x70ee <udd_ctrl_in_sent>
    72ee:	1d c0       	rjmp	.+58     	; 0x732a <udd_ctrl_interrupt_tc_setup+0xdc>
    72f0:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    72f4:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    72f8:	89 2b       	or	r24, r25
    72fa:	11 f4       	brne	.+4      	; 0x7300 <udd_ctrl_interrupt_tc_setup+0xb2>
    72fc:	e2 de       	rcall	.-572    	; 0x70c2 <udd_ctrl_send_zlp_in>
    72fe:	15 c0       	rjmp	.+42     	; 0x732a <udd_ctrl_interrupt_tc_setup+0xdc>
    7300:	10 92 0d 28 	sts	0x280D, r1	; 0x80280d <udd_ctrl_prev_payload_nb_trans>
    7304:	10 92 0e 28 	sts	0x280E, r1	; 0x80280e <udd_ctrl_prev_payload_nb_trans+0x1>
    7308:	10 92 0b 28 	sts	0x280B, r1	; 0x80280b <udd_ctrl_payload_nb_trans>
    730c:	10 92 0c 28 	sts	0x280C, r1	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    7310:	81 e0       	ldi	r24, 0x01	; 1
    7312:	80 93 0f 28 	sts	0x280F, r24	; 0x80280f <udd_ep_control_state>
    7316:	ec e1       	ldi	r30, 0x1C	; 28
    7318:	f8 e2       	ldi	r31, 0x28	; 40
    731a:	02 e0       	ldi	r16, 0x02	; 2
    731c:	06 93       	lac	Z, r16
    731e:	00 e2       	ldi	r16, 0x20	; 32
    7320:	06 93       	lac	Z, r16
    7322:	03 c0       	rjmp	.+6      	; 0x732a <udd_ctrl_interrupt_tc_setup+0xdc>
    7324:	c0 e0       	ldi	r28, 0x00	; 0
    7326:	01 c0       	rjmp	.+2      	; 0x732a <udd_ctrl_interrupt_tc_setup+0xdc>
    7328:	c1 e0       	ldi	r28, 0x01	; 1
    732a:	8c 2f       	mov	r24, r28
    732c:	cf 91       	pop	r28
    732e:	0f 91       	pop	r16
    7330:	08 95       	ret

00007332 <udd_ep_trans_complet>:
    7332:	8f 92       	push	r8
    7334:	9f 92       	push	r9
    7336:	af 92       	push	r10
    7338:	bf 92       	push	r11
    733a:	df 92       	push	r13
    733c:	ef 92       	push	r14
    733e:	ff 92       	push	r15
    7340:	0f 93       	push	r16
    7342:	1f 93       	push	r17
    7344:	cf 93       	push	r28
    7346:	df 93       	push	r29
    7348:	d8 2e       	mov	r13, r24
    734a:	66 df       	rcall	.-308    	; 0x7218 <udd_ep_get_job>
    734c:	8c 01       	movw	r16, r24
    734e:	cd 2d       	mov	r28, r13
    7350:	cf 70       	andi	r28, 0x0F	; 15
    7352:	d0 e0       	ldi	r29, 0x00	; 0
    7354:	ce 01       	movw	r24, r28
    7356:	88 0f       	add	r24, r24
    7358:	99 1f       	adc	r25, r25
    735a:	cd 2d       	mov	r28, r13
    735c:	0d 2c       	mov	r0, r13
    735e:	00 0c       	add	r0, r0
    7360:	dd 0b       	sbc	r29, r29
    7362:	cc 27       	eor	r28, r28
    7364:	dd 0f       	add	r29, r29
    7366:	cc 1f       	adc	r28, r28
    7368:	dd 27       	eor	r29, r29
    736a:	c8 0f       	add	r28, r24
    736c:	d9 1f       	adc	r29, r25
    736e:	ce 01       	movw	r24, r28
    7370:	88 0f       	add	r24, r24
    7372:	99 1f       	adc	r25, r25
    7374:	88 0f       	add	r24, r24
    7376:	99 1f       	adc	r25, r25
    7378:	88 0f       	add	r24, r24
    737a:	99 1f       	adc	r25, r25
    737c:	9c 01       	movw	r18, r24
    737e:	24 5e       	subi	r18, 0xE4	; 228
    7380:	37 4d       	sbci	r19, 0xD7	; 215
    7382:	79 01       	movw	r14, r18
    7384:	c9 01       	movw	r24, r18
    7386:	1f df       	rcall	.-450    	; 0x71c6 <udd_ep_get_size>
    7388:	4c 01       	movw	r8, r24
    738a:	dd 20       	and	r13, r13
    738c:	0c f0       	brlt	.+2      	; 0x7390 <udd_ep_trans_complet+0x5e>
    738e:	7b c0       	rjmp	.+246    	; 0x7486 <udd_ep_trans_complet+0x154>
    7390:	fe 01       	movw	r30, r28
    7392:	ee 0f       	add	r30, r30
    7394:	ff 1f       	adc	r31, r31
    7396:	ee 0f       	add	r30, r30
    7398:	ff 1f       	adc	r31, r31
    739a:	ee 0f       	add	r30, r30
    739c:	ff 1f       	adc	r31, r31
    739e:	e0 5f       	subi	r30, 0xF0	; 240
    73a0:	f7 4d       	sbci	r31, 0xD7	; 215
    73a2:	22 89       	ldd	r18, Z+18	; 0x12
    73a4:	33 89       	ldd	r19, Z+19	; 0x13
    73a6:	d8 01       	movw	r26, r16
    73a8:	15 96       	adiw	r26, 0x05	; 5
    73aa:	8d 91       	ld	r24, X+
    73ac:	9c 91       	ld	r25, X
    73ae:	16 97       	sbiw	r26, 0x06	; 6
    73b0:	82 0f       	add	r24, r18
    73b2:	93 1f       	adc	r25, r19
    73b4:	15 96       	adiw	r26, 0x05	; 5
    73b6:	8d 93       	st	X+, r24
    73b8:	9c 93       	st	X, r25
    73ba:	16 97       	sbiw	r26, 0x06	; 6
    73bc:	13 96       	adiw	r26, 0x03	; 3
    73be:	2d 91       	ld	r18, X+
    73c0:	3c 91       	ld	r19, X
    73c2:	14 97       	sbiw	r26, 0x04	; 4
    73c4:	82 17       	cp	r24, r18
    73c6:	93 07       	cpc	r25, r19
    73c8:	09 f4       	brne	.+2      	; 0x73cc <udd_ep_trans_complet+0x9a>
    73ca:	47 c0       	rjmp	.+142    	; 0x745a <udd_ep_trans_complet+0x128>
    73cc:	28 1b       	sub	r18, r24
    73ce:	39 0b       	sbc	r19, r25
    73d0:	21 15       	cp	r18, r1
    73d2:	b4 e0       	ldi	r27, 0x04	; 4
    73d4:	3b 07       	cpc	r19, r27
    73d6:	40 f0       	brcs	.+16     	; 0x73e8 <udd_ep_trans_complet+0xb6>
    73d8:	2f ef       	ldi	r18, 0xFF	; 255
    73da:	33 e0       	ldi	r19, 0x03	; 3
    73dc:	c9 01       	movw	r24, r18
    73de:	b4 01       	movw	r22, r8
    73e0:	0e 94 fb 56 	call	0xadf6	; 0xadf6 <__udivmodhi4>
    73e4:	28 1b       	sub	r18, r24
    73e6:	39 0b       	sbc	r19, r25
    73e8:	f8 01       	movw	r30, r16
    73ea:	80 81       	ld	r24, Z
    73ec:	81 ff       	sbrs	r24, 1
    73ee:	0a c0       	rjmp	.+20     	; 0x7404 <udd_ep_trans_complet+0xd2>
    73f0:	c9 01       	movw	r24, r18
    73f2:	b4 01       	movw	r22, r8
    73f4:	0e 94 fb 56 	call	0xadf6	; 0xadf6 <__udivmodhi4>
    73f8:	41 e0       	ldi	r20, 0x01	; 1
    73fa:	89 2b       	or	r24, r25
    73fc:	09 f0       	breq	.+2      	; 0x7400 <udd_ep_trans_complet+0xce>
    73fe:	40 e0       	ldi	r20, 0x00	; 0
    7400:	84 2f       	mov	r24, r20
    7402:	01 c0       	rjmp	.+2      	; 0x7406 <udd_ep_trans_complet+0xd4>
    7404:	80 e0       	ldi	r24, 0x00	; 0
    7406:	d8 01       	movw	r26, r16
    7408:	9c 91       	ld	r25, X
    740a:	80 fb       	bst	r24, 0
    740c:	91 f9       	bld	r25, 1
    740e:	9c 93       	st	X, r25
    7410:	fe 01       	movw	r30, r28
    7412:	ee 0f       	add	r30, r30
    7414:	ff 1f       	adc	r31, r31
    7416:	ee 0f       	add	r30, r30
    7418:	ff 1f       	adc	r31, r31
    741a:	ee 0f       	add	r30, r30
    741c:	ff 1f       	adc	r31, r31
    741e:	e0 5f       	subi	r30, 0xF0	; 240
    7420:	f7 4d       	sbci	r31, 0xD7	; 215
    7422:	12 8a       	std	Z+18, r1	; 0x12
    7424:	13 8a       	std	Z+19, r1	; 0x13
    7426:	26 87       	std	Z+14, r18	; 0x0e
    7428:	37 87       	std	Z+15, r19	; 0x0f
    742a:	11 96       	adiw	r26, 0x01	; 1
    742c:	2d 91       	ld	r18, X+
    742e:	3c 91       	ld	r19, X
    7430:	12 97       	sbiw	r26, 0x02	; 2
    7432:	15 96       	adiw	r26, 0x05	; 5
    7434:	8d 91       	ld	r24, X+
    7436:	9c 91       	ld	r25, X
    7438:	16 97       	sbiw	r26, 0x06	; 6
    743a:	82 0f       	add	r24, r18
    743c:	93 1f       	adc	r25, r19
    743e:	cc 0f       	add	r28, r28
    7440:	dd 1f       	adc	r29, r29
    7442:	cc 0f       	add	r28, r28
    7444:	dd 1f       	adc	r29, r29
    7446:	cc 0f       	add	r28, r28
    7448:	dd 1f       	adc	r29, r29
    744a:	c0 5e       	subi	r28, 0xE0	; 224
    744c:	d7 4d       	sbci	r29, 0xD7	; 215
    744e:	88 83       	st	Y, r24
    7450:	99 83       	std	Y+1, r25	; 0x01
    7452:	f7 01       	movw	r30, r14
    7454:	02 e0       	ldi	r16, 0x02	; 2
    7456:	06 93       	lac	Z, r16
    7458:	e4 c0       	rjmp	.+456    	; 0x7622 <udd_ep_trans_complet+0x2f0>
    745a:	d8 01       	movw	r26, r16
    745c:	8c 91       	ld	r24, X
    745e:	81 ff       	sbrs	r24, 1
    7460:	cd c0       	rjmp	.+410    	; 0x75fc <udd_ep_trans_complet+0x2ca>
    7462:	8d 7f       	andi	r24, 0xFD	; 253
    7464:	8c 93       	st	X, r24
    7466:	cc 0f       	add	r28, r28
    7468:	dd 1f       	adc	r29, r29
    746a:	cc 0f       	add	r28, r28
    746c:	dd 1f       	adc	r29, r29
    746e:	cc 0f       	add	r28, r28
    7470:	dd 1f       	adc	r29, r29
    7472:	c0 5f       	subi	r28, 0xF0	; 240
    7474:	d7 4d       	sbci	r29, 0xD7	; 215
    7476:	1a 8a       	std	Y+18, r1	; 0x12
    7478:	1b 8a       	std	Y+19, r1	; 0x13
    747a:	1e 86       	std	Y+14, r1	; 0x0e
    747c:	1f 86       	std	Y+15, r1	; 0x0f
    747e:	f7 01       	movw	r30, r14
    7480:	02 e0       	ldi	r16, 0x02	; 2
    7482:	06 93       	lac	Z, r16
    7484:	ce c0       	rjmp	.+412    	; 0x7622 <udd_ep_trans_complet+0x2f0>
    7486:	fe 01       	movw	r30, r28
    7488:	ee 0f       	add	r30, r30
    748a:	ff 1f       	adc	r31, r31
    748c:	ee 0f       	add	r30, r30
    748e:	ff 1f       	adc	r31, r31
    7490:	ee 0f       	add	r30, r30
    7492:	ff 1f       	adc	r31, r31
    7494:	e0 5f       	subi	r30, 0xF0	; 240
    7496:	f7 4d       	sbci	r31, 0xD7	; 215
    7498:	a6 84       	ldd	r10, Z+14	; 0x0e
    749a:	b7 84       	ldd	r11, Z+15	; 0x0f
    749c:	d8 01       	movw	r26, r16
    749e:	8c 91       	ld	r24, X
    74a0:	82 ff       	sbrs	r24, 2
    74a2:	1b c0       	rjmp	.+54     	; 0x74da <udd_ep_trans_complet+0x1a8>
    74a4:	11 96       	adiw	r26, 0x01	; 1
    74a6:	ed 91       	ld	r30, X+
    74a8:	fc 91       	ld	r31, X
    74aa:	12 97       	sbiw	r26, 0x02	; 2
    74ac:	15 96       	adiw	r26, 0x05	; 5
    74ae:	2d 91       	ld	r18, X+
    74b0:	3c 91       	ld	r19, X
    74b2:	16 97       	sbiw	r26, 0x06	; 6
    74b4:	13 96       	adiw	r26, 0x03	; 3
    74b6:	8d 91       	ld	r24, X+
    74b8:	9c 91       	ld	r25, X
    74ba:	14 97       	sbiw	r26, 0x04	; 4
    74bc:	b4 01       	movw	r22, r8
    74be:	0e 94 fb 56 	call	0xadf6	; 0xadf6 <__udivmodhi4>
    74c2:	b0 e4       	ldi	r27, 0x40	; 64
    74c4:	db 9e       	mul	r13, r27
    74c6:	b0 01       	movw	r22, r0
    74c8:	11 24       	eor	r1, r1
    74ca:	69 51       	subi	r22, 0x19	; 25
    74cc:	79 4d       	sbci	r23, 0xD9	; 217
    74ce:	ac 01       	movw	r20, r24
    74d0:	cf 01       	movw	r24, r30
    74d2:	82 0f       	add	r24, r18
    74d4:	93 1f       	adc	r25, r19
    74d6:	0e 94 c4 5c 	call	0xb988	; 0xb988 <memcpy>
    74da:	f8 01       	movw	r30, r16
    74dc:	25 81       	ldd	r18, Z+5	; 0x05
    74de:	36 81       	ldd	r19, Z+6	; 0x06
    74e0:	2a 0d       	add	r18, r10
    74e2:	3b 1d       	adc	r19, r11
    74e4:	25 83       	std	Z+5, r18	; 0x05
    74e6:	36 83       	std	Z+6, r19	; 0x06
    74e8:	83 81       	ldd	r24, Z+3	; 0x03
    74ea:	94 81       	ldd	r25, Z+4	; 0x04
    74ec:	82 17       	cp	r24, r18
    74ee:	93 07       	cpc	r25, r19
    74f0:	68 f4       	brcc	.+26     	; 0x750c <udd_ep_trans_complet+0x1da>
    74f2:	85 83       	std	Z+5, r24	; 0x05
    74f4:	96 83       	std	Z+6, r25	; 0x06
    74f6:	cc 0f       	add	r28, r28
    74f8:	dd 1f       	adc	r29, r29
    74fa:	cc 0f       	add	r28, r28
    74fc:	dd 1f       	adc	r29, r29
    74fe:	cc 0f       	add	r28, r28
    7500:	dd 1f       	adc	r29, r29
    7502:	c0 5f       	subi	r28, 0xF0	; 240
    7504:	d7 4d       	sbci	r29, 0xD7	; 215
    7506:	8a 89       	ldd	r24, Y+18	; 0x12
    7508:	9b 89       	ldd	r25, Y+19	; 0x13
    750a:	78 c0       	rjmp	.+240    	; 0x75fc <udd_ep_trans_complet+0x2ca>
    750c:	fe 01       	movw	r30, r28
    750e:	ee 0f       	add	r30, r30
    7510:	ff 1f       	adc	r31, r31
    7512:	ee 0f       	add	r30, r30
    7514:	ff 1f       	adc	r31, r31
    7516:	ee 0f       	add	r30, r30
    7518:	ff 1f       	adc	r31, r31
    751a:	e0 5f       	subi	r30, 0xF0	; 240
    751c:	f7 4d       	sbci	r31, 0xD7	; 215
    751e:	42 89       	ldd	r20, Z+18	; 0x12
    7520:	53 89       	ldd	r21, Z+19	; 0x13
    7522:	a4 16       	cp	r10, r20
    7524:	b5 06       	cpc	r11, r21
    7526:	09 f0       	breq	.+2      	; 0x752a <udd_ep_trans_complet+0x1f8>
    7528:	69 c0       	rjmp	.+210    	; 0x75fc <udd_ep_trans_complet+0x2ca>
    752a:	28 17       	cp	r18, r24
    752c:	39 07       	cpc	r19, r25
    752e:	09 f4       	brne	.+2      	; 0x7532 <udd_ep_trans_complet+0x200>
    7530:	65 c0       	rjmp	.+202    	; 0x75fc <udd_ep_trans_complet+0x2ca>
    7532:	ac 01       	movw	r20, r24
    7534:	42 1b       	sub	r20, r18
    7536:	53 0b       	sbc	r21, r19
    7538:	9a 01       	movw	r18, r20
    753a:	21 15       	cp	r18, r1
    753c:	54 e0       	ldi	r21, 0x04	; 4
    753e:	35 07       	cpc	r19, r21
    7540:	48 f0       	brcs	.+18     	; 0x7554 <udd_ep_trans_complet+0x222>
    7542:	2f ef       	ldi	r18, 0xFF	; 255
    7544:	33 e0       	ldi	r19, 0x03	; 3
    7546:	c9 01       	movw	r24, r18
    7548:	b4 01       	movw	r22, r8
    754a:	0e 94 fb 56 	call	0xadf6	; 0xadf6 <__udivmodhi4>
    754e:	28 1b       	sub	r18, r24
    7550:	39 0b       	sbc	r19, r25
    7552:	06 c0       	rjmp	.+12     	; 0x7560 <udd_ep_trans_complet+0x22e>
    7554:	c9 01       	movw	r24, r18
    7556:	b4 01       	movw	r22, r8
    7558:	0e 94 fb 56 	call	0xadf6	; 0xadf6 <__udivmodhi4>
    755c:	28 1b       	sub	r18, r24
    755e:	39 0b       	sbc	r19, r25
    7560:	fe 01       	movw	r30, r28
    7562:	ee 0f       	add	r30, r30
    7564:	ff 1f       	adc	r31, r31
    7566:	ee 0f       	add	r30, r30
    7568:	ff 1f       	adc	r31, r31
    756a:	ee 0f       	add	r30, r30
    756c:	ff 1f       	adc	r31, r31
    756e:	e0 5f       	subi	r30, 0xF0	; 240
    7570:	f7 4d       	sbci	r31, 0xD7	; 215
    7572:	16 86       	std	Z+14, r1	; 0x0e
    7574:	17 86       	std	Z+15, r1	; 0x0f
    7576:	28 15       	cp	r18, r8
    7578:	39 05       	cpc	r19, r9
    757a:	00 f5       	brcc	.+64     	; 0x75bc <udd_ep_trans_complet+0x28a>
    757c:	d8 01       	movw	r26, r16
    757e:	8c 91       	ld	r24, X
    7580:	84 60       	ori	r24, 0x04	; 4
    7582:	8c 93       	st	X, r24
    7584:	b0 e4       	ldi	r27, 0x40	; 64
    7586:	db 9e       	mul	r13, r27
    7588:	c0 01       	movw	r24, r0
    758a:	11 24       	eor	r1, r1
    758c:	89 51       	subi	r24, 0x19	; 25
    758e:	99 4d       	sbci	r25, 0xD9	; 217
    7590:	fe 01       	movw	r30, r28
    7592:	ee 0f       	add	r30, r30
    7594:	ff 1f       	adc	r31, r31
    7596:	ee 0f       	add	r30, r30
    7598:	ff 1f       	adc	r31, r31
    759a:	ee 0f       	add	r30, r30
    759c:	ff 1f       	adc	r31, r31
    759e:	e0 5e       	subi	r30, 0xE0	; 224
    75a0:	f7 4d       	sbci	r31, 0xD7	; 215
    75a2:	80 83       	st	Z, r24
    75a4:	91 83       	std	Z+1, r25	; 0x01
    75a6:	cc 0f       	add	r28, r28
    75a8:	dd 1f       	adc	r29, r29
    75aa:	cc 0f       	add	r28, r28
    75ac:	dd 1f       	adc	r29, r29
    75ae:	cc 0f       	add	r28, r28
    75b0:	dd 1f       	adc	r29, r29
    75b2:	c0 5f       	subi	r28, 0xF0	; 240
    75b4:	d7 4d       	sbci	r29, 0xD7	; 215
    75b6:	8a 8a       	std	Y+18, r8	; 0x12
    75b8:	9b 8a       	std	Y+19, r9	; 0x13
    75ba:	1c c0       	rjmp	.+56     	; 0x75f4 <udd_ep_trans_complet+0x2c2>
    75bc:	f8 01       	movw	r30, r16
    75be:	41 81       	ldd	r20, Z+1	; 0x01
    75c0:	52 81       	ldd	r21, Z+2	; 0x02
    75c2:	85 81       	ldd	r24, Z+5	; 0x05
    75c4:	96 81       	ldd	r25, Z+6	; 0x06
    75c6:	84 0f       	add	r24, r20
    75c8:	95 1f       	adc	r25, r21
    75ca:	fe 01       	movw	r30, r28
    75cc:	ee 0f       	add	r30, r30
    75ce:	ff 1f       	adc	r31, r31
    75d0:	ee 0f       	add	r30, r30
    75d2:	ff 1f       	adc	r31, r31
    75d4:	ee 0f       	add	r30, r30
    75d6:	ff 1f       	adc	r31, r31
    75d8:	e0 5e       	subi	r30, 0xE0	; 224
    75da:	f7 4d       	sbci	r31, 0xD7	; 215
    75dc:	80 83       	st	Z, r24
    75de:	91 83       	std	Z+1, r25	; 0x01
    75e0:	cc 0f       	add	r28, r28
    75e2:	dd 1f       	adc	r29, r29
    75e4:	cc 0f       	add	r28, r28
    75e6:	dd 1f       	adc	r29, r29
    75e8:	cc 0f       	add	r28, r28
    75ea:	dd 1f       	adc	r29, r29
    75ec:	c0 5f       	subi	r28, 0xF0	; 240
    75ee:	d7 4d       	sbci	r29, 0xD7	; 215
    75f0:	2a 8b       	std	Y+18, r18	; 0x12
    75f2:	3b 8b       	std	Y+19, r19	; 0x13
    75f4:	f7 01       	movw	r30, r14
    75f6:	02 e0       	ldi	r16, 0x02	; 2
    75f8:	06 93       	lac	Z, r16
    75fa:	13 c0       	rjmp	.+38     	; 0x7622 <udd_ep_trans_complet+0x2f0>
    75fc:	d8 01       	movw	r26, r16
    75fe:	8c 91       	ld	r24, X
    7600:	80 ff       	sbrs	r24, 0
    7602:	0f c0       	rjmp	.+30     	; 0x7622 <udd_ep_trans_complet+0x2f0>
    7604:	8e 7f       	andi	r24, 0xFE	; 254
    7606:	8c 93       	st	X, r24
    7608:	17 96       	adiw	r26, 0x07	; 7
    760a:	ed 91       	ld	r30, X+
    760c:	fc 91       	ld	r31, X
    760e:	18 97       	sbiw	r26, 0x08	; 8
    7610:	30 97       	sbiw	r30, 0x00	; 0
    7612:	39 f0       	breq	.+14     	; 0x7622 <udd_ep_trans_complet+0x2f0>
    7614:	15 96       	adiw	r26, 0x05	; 5
    7616:	6d 91       	ld	r22, X+
    7618:	7c 91       	ld	r23, X
    761a:	16 97       	sbiw	r26, 0x06	; 6
    761c:	4d 2d       	mov	r20, r13
    761e:	80 e0       	ldi	r24, 0x00	; 0
    7620:	19 95       	eicall
    7622:	df 91       	pop	r29
    7624:	cf 91       	pop	r28
    7626:	1f 91       	pop	r17
    7628:	0f 91       	pop	r16
    762a:	ff 90       	pop	r15
    762c:	ef 90       	pop	r14
    762e:	df 90       	pop	r13
    7630:	bf 90       	pop	r11
    7632:	af 90       	pop	r10
    7634:	9f 90       	pop	r9
    7636:	8f 90       	pop	r8
    7638:	08 95       	ret

0000763a <udd_attach>:
    763a:	1f 93       	push	r17
    763c:	cf 93       	push	r28
    763e:	df 93       	push	r29
    7640:	1f 92       	push	r1
    7642:	cd b7       	in	r28, 0x3d	; 61
    7644:	de b7       	in	r29, 0x3e	; 62
    7646:	8f b7       	in	r24, 0x3f	; 63
    7648:	89 83       	std	Y+1, r24	; 0x01
    764a:	f8 94       	cli
    764c:	19 81       	ldd	r17, Y+1	; 0x01
    764e:	81 e0       	ldi	r24, 0x01	; 1
    7650:	cd dc       	rcall	.-1638   	; 0x6fec <udd_sleep_mode>
    7652:	ea ec       	ldi	r30, 0xCA	; 202
    7654:	f4 e0       	ldi	r31, 0x04	; 4
    7656:	80 e4       	ldi	r24, 0x40	; 64
    7658:	80 83       	st	Z, r24
    765a:	80 e2       	ldi	r24, 0x20	; 32
    765c:	80 83       	st	Z, r24
    765e:	e1 ec       	ldi	r30, 0xC1	; 193
    7660:	f4 e0       	ldi	r31, 0x04	; 4
    7662:	80 81       	ld	r24, Z
    7664:	81 60       	ori	r24, 0x01	; 1
    7666:	80 83       	st	Z, r24
    7668:	a9 ec       	ldi	r26, 0xC9	; 201
    766a:	b4 e0       	ldi	r27, 0x04	; 4
    766c:	8c 91       	ld	r24, X
    766e:	82 60       	ori	r24, 0x02	; 2
    7670:	8c 93       	st	X, r24
    7672:	e8 ec       	ldi	r30, 0xC8	; 200
    7674:	f4 e0       	ldi	r31, 0x04	; 4
    7676:	80 81       	ld	r24, Z
    7678:	80 64       	ori	r24, 0x40	; 64
    767a:	80 83       	st	Z, r24
    767c:	8c 91       	ld	r24, X
    767e:	81 60       	ori	r24, 0x01	; 1
    7680:	8c 93       	st	X, r24
    7682:	80 81       	ld	r24, Z
    7684:	80 68       	ori	r24, 0x80	; 128
    7686:	80 83       	st	Z, r24
    7688:	1f bf       	out	0x3f, r17	; 63
    768a:	0f 90       	pop	r0
    768c:	df 91       	pop	r29
    768e:	cf 91       	pop	r28
    7690:	1f 91       	pop	r17
    7692:	08 95       	ret

00007694 <udd_enable>:
    7694:	0f 93       	push	r16
    7696:	1f 93       	push	r17
    7698:	cf 93       	push	r28
    769a:	df 93       	push	r29
    769c:	1f 92       	push	r1
    769e:	1f 92       	push	r1
    76a0:	cd b7       	in	r28, 0x3d	; 61
    76a2:	de b7       	in	r29, 0x3e	; 62
    76a4:	00 e6       	ldi	r16, 0x60	; 96
    76a6:	10 e0       	ldi	r17, 0x00	; 0
    76a8:	f8 01       	movw	r30, r16
    76aa:	10 82       	st	Z, r1
    76ac:	80 e3       	ldi	r24, 0x30	; 48
    76ae:	0e 94 f7 4e 	call	0x9dee	; 0x9dee <sysclk_enable_usb>
    76b2:	e0 ec       	ldi	r30, 0xC0	; 192
    76b4:	f4 e0       	ldi	r31, 0x04	; 4
    76b6:	80 81       	ld	r24, Z
    76b8:	80 64       	ori	r24, 0x40	; 64
    76ba:	80 83       	st	Z, r24
    76bc:	81 e0       	ldi	r24, 0x01	; 1
    76be:	f8 01       	movw	r30, r16
    76c0:	80 83       	st	Z, r24
    76c2:	8f b7       	in	r24, 0x3f	; 63
    76c4:	8a 83       	std	Y+2, r24	; 0x02
    76c6:	f8 94       	cli
    76c8:	1a 81       	ldd	r17, Y+2	; 0x02
    76ca:	e0 e1       	ldi	r30, 0x10	; 16
    76cc:	f8 e2       	ldi	r31, 0x28	; 40
    76ce:	15 86       	std	Z+13, r1	; 0x0d
    76d0:	15 8a       	std	Z+21, r1	; 0x15
    76d2:	15 8e       	std	Z+29, r1	; 0x1d
    76d4:	15 a2       	std	Z+37, r1	; 0x25
    76d6:	15 a6       	std	Z+45, r1	; 0x2d
    76d8:	15 aa       	std	Z+53, r1	; 0x35
    76da:	e7 ea       	ldi	r30, 0xA7	; 167
    76dc:	f7 e2       	ldi	r31, 0x27	; 39
    76de:	80 81       	ld	r24, Z
    76e0:	8e 7f       	andi	r24, 0xFE	; 254
    76e2:	80 83       	st	Z, r24
    76e4:	e0 eb       	ldi	r30, 0xB0	; 176
    76e6:	f7 e2       	ldi	r31, 0x27	; 39
    76e8:	80 81       	ld	r24, Z
    76ea:	8e 7f       	andi	r24, 0xFE	; 254
    76ec:	80 83       	st	Z, r24
    76ee:	e9 eb       	ldi	r30, 0xB9	; 185
    76f0:	f7 e2       	ldi	r31, 0x27	; 39
    76f2:	80 81       	ld	r24, Z
    76f4:	8e 7f       	andi	r24, 0xFE	; 254
    76f6:	80 83       	st	Z, r24
    76f8:	e2 ec       	ldi	r30, 0xC2	; 194
    76fa:	f7 e2       	ldi	r31, 0x27	; 39
    76fc:	80 81       	ld	r24, Z
    76fe:	8e 7f       	andi	r24, 0xFE	; 254
    7700:	80 83       	st	Z, r24
    7702:	6a e1       	ldi	r22, 0x1A	; 26
    7704:	70 e0       	ldi	r23, 0x00	; 0
    7706:	82 e0       	ldi	r24, 0x02	; 2
    7708:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
    770c:	8f 3f       	cpi	r24, 0xFF	; 255
    770e:	19 f0       	breq	.+6      	; 0x7716 <udd_enable+0x82>
    7710:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    7714:	03 c0       	rjmp	.+6      	; 0x771c <udd_enable+0x88>
    7716:	8f e1       	ldi	r24, 0x1F	; 31
    7718:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    771c:	6b e1       	ldi	r22, 0x1B	; 27
    771e:	70 e0       	ldi	r23, 0x00	; 0
    7720:	82 e0       	ldi	r24, 0x02	; 2
    7722:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
    7726:	8f 3f       	cpi	r24, 0xFF	; 255
    7728:	19 f0       	breq	.+6      	; 0x7730 <udd_enable+0x9c>
    772a:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    772e:	03 c0       	rjmp	.+6      	; 0x7736 <udd_enable+0xa2>
    7730:	8f e1       	ldi	r24, 0x1F	; 31
    7732:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    7736:	e0 ec       	ldi	r30, 0xC0	; 192
    7738:	f4 e0       	ldi	r31, 0x04	; 4
    773a:	80 81       	ld	r24, Z
    773c:	82 60       	ori	r24, 0x02	; 2
    773e:	80 83       	st	Z, r24
    7740:	80 81       	ld	r24, Z
    7742:	80 68       	ori	r24, 0x80	; 128
    7744:	80 83       	st	Z, r24
    7746:	80 81       	ld	r24, Z
    7748:	80 61       	ori	r24, 0x10	; 16
    774a:	80 83       	st	Z, r24
    774c:	8c e1       	ldi	r24, 0x1C	; 28
    774e:	98 e2       	ldi	r25, 0x28	; 40
    7750:	86 83       	std	Z+6, r24	; 0x06
    7752:	97 83       	std	Z+7, r25	; 0x07
    7754:	80 81       	ld	r24, Z
    7756:	80 62       	ori	r24, 0x20	; 32
    7758:	80 83       	st	Z, r24
    775a:	8f ef       	ldi	r24, 0xFF	; 255
    775c:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    7760:	e8 ec       	ldi	r30, 0xC8	; 200
    7762:	f4 e0       	ldi	r31, 0x04	; 4
    7764:	80 81       	ld	r24, Z
    7766:	81 60       	ori	r24, 0x01	; 1
    7768:	80 83       	st	Z, r24
    776a:	10 92 50 28 	sts	0x2850, r1	; 0x802850 <udd_b_idle>
    776e:	80 91 22 2b 	lds	r24, 0x2B22	; 0x802b22 <sleepmgr_locks+0x5>
    7772:	8f 3f       	cpi	r24, 0xFF	; 255
    7774:	09 f4       	brne	.+2      	; 0x7778 <udd_enable+0xe4>
    7776:	ff cf       	rjmp	.-2      	; 0x7776 <udd_enable+0xe2>
    7778:	8f b7       	in	r24, 0x3f	; 63
    777a:	89 83       	std	Y+1, r24	; 0x01
    777c:	f8 94       	cli
    777e:	99 81       	ldd	r25, Y+1	; 0x01
    7780:	ed e1       	ldi	r30, 0x1D	; 29
    7782:	fb e2       	ldi	r31, 0x2B	; 43
    7784:	85 81       	ldd	r24, Z+5	; 0x05
    7786:	8f 5f       	subi	r24, 0xFF	; 255
    7788:	85 83       	std	Z+5, r24	; 0x05
    778a:	9f bf       	out	0x3f, r25	; 63
    778c:	56 df       	rcall	.-340    	; 0x763a <udd_attach>
    778e:	1f bf       	out	0x3f, r17	; 63
    7790:	0f 90       	pop	r0
    7792:	0f 90       	pop	r0
    7794:	df 91       	pop	r29
    7796:	cf 91       	pop	r28
    7798:	1f 91       	pop	r17
    779a:	0f 91       	pop	r16
    779c:	08 95       	ret

0000779e <udd_is_high_speed>:
    779e:	80 e0       	ldi	r24, 0x00	; 0
    77a0:	08 95       	ret

000077a2 <udd_set_address>:
    77a2:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    77a6:	08 95       	ret

000077a8 <udd_getaddress>:
    77a8:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    77ac:	08 95       	ret

000077ae <udd_get_frame_number>:
    77ae:	80 91 4c 28 	lds	r24, 0x284C	; 0x80284c <udd_sram+0x3c>
    77b2:	90 91 4d 28 	lds	r25, 0x284D	; 0x80284d <udd_sram+0x3d>
    77b6:	08 95       	ret

000077b8 <udd_get_micro_frame_number>:
    77b8:	80 e0       	ldi	r24, 0x00	; 0
    77ba:	90 e0       	ldi	r25, 0x00	; 0
    77bc:	08 95       	ret

000077be <udd_set_setup_payload>:
    77be:	ed e0       	ldi	r30, 0x0D	; 13
    77c0:	fb e2       	ldi	r31, 0x2B	; 43
    77c2:	80 87       	std	Z+8, r24	; 0x08
    77c4:	91 87       	std	Z+9, r25	; 0x09
    77c6:	62 87       	std	Z+10, r22	; 0x0a
    77c8:	73 87       	std	Z+11, r23	; 0x0b
    77ca:	08 95       	ret

000077cc <udd_ep_alloc>:
    77cc:	28 2f       	mov	r18, r24
    77ce:	2f 70       	andi	r18, 0x0F	; 15
    77d0:	30 e0       	ldi	r19, 0x00	; 0
    77d2:	22 0f       	add	r18, r18
    77d4:	33 1f       	adc	r19, r19
    77d6:	08 2e       	mov	r0, r24
    77d8:	00 0c       	add	r0, r0
    77da:	99 0b       	sbc	r25, r25
    77dc:	88 27       	eor	r24, r24
    77de:	99 0f       	add	r25, r25
    77e0:	88 1f       	adc	r24, r24
    77e2:	99 27       	eor	r25, r25
    77e4:	82 0f       	add	r24, r18
    77e6:	93 1f       	adc	r25, r19
    77e8:	fc 01       	movw	r30, r24
    77ea:	ee 0f       	add	r30, r30
    77ec:	ff 1f       	adc	r31, r31
    77ee:	ee 0f       	add	r30, r30
    77f0:	ff 1f       	adc	r31, r31
    77f2:	ee 0f       	add	r30, r30
    77f4:	ff 1f       	adc	r31, r31
    77f6:	e0 5f       	subi	r30, 0xF0	; 240
    77f8:	f7 4d       	sbci	r31, 0xD7	; 215
    77fa:	25 85       	ldd	r18, Z+13	; 0x0d
    77fc:	20 7c       	andi	r18, 0xC0	; 192
    77fe:	09 f0       	breq	.+2      	; 0x7802 <udd_ep_alloc+0x36>
    7800:	69 c0       	rjmp	.+210    	; 0x78d4 <udd_ep_alloc+0x108>
    7802:	63 70       	andi	r22, 0x03	; 3
    7804:	61 30       	cpi	r22, 0x01	; 1
    7806:	11 f0       	breq	.+4      	; 0x780c <udd_ep_alloc+0x40>
    7808:	18 f4       	brcc	.+6      	; 0x7810 <udd_ep_alloc+0x44>
    780a:	04 c0       	rjmp	.+8      	; 0x7814 <udd_ep_alloc+0x48>
    780c:	60 ec       	ldi	r22, 0xC0	; 192
    780e:	03 c0       	rjmp	.+6      	; 0x7816 <udd_ep_alloc+0x4a>
    7810:	60 e8       	ldi	r22, 0x80	; 128
    7812:	01 c0       	rjmp	.+2      	; 0x7816 <udd_ep_alloc+0x4a>
    7814:	60 e4       	ldi	r22, 0x40	; 64
    7816:	40 38       	cpi	r20, 0x80	; 128
    7818:	51 05       	cpc	r21, r1
    781a:	e9 f0       	breq	.+58     	; 0x7856 <udd_ep_alloc+0x8a>
    781c:	50 f4       	brcc	.+20     	; 0x7832 <udd_ep_alloc+0x66>
    781e:	40 32       	cpi	r20, 0x20	; 32
    7820:	51 05       	cpc	r21, r1
    7822:	a9 f0       	breq	.+42     	; 0x784e <udd_ep_alloc+0x82>
    7824:	40 34       	cpi	r20, 0x40	; 64
    7826:	51 05       	cpc	r21, r1
    7828:	a1 f0       	breq	.+40     	; 0x7852 <udd_ep_alloc+0x86>
    782a:	40 31       	cpi	r20, 0x10	; 16
    782c:	51 05       	cpc	r21, r1
    782e:	d9 f4       	brne	.+54     	; 0x7866 <udd_ep_alloc+0x9a>
    7830:	0c c0       	rjmp	.+24     	; 0x784a <udd_ep_alloc+0x7e>
    7832:	41 15       	cp	r20, r1
    7834:	22 e0       	ldi	r18, 0x02	; 2
    7836:	52 07       	cpc	r21, r18
    7838:	91 f0       	breq	.+36     	; 0x785e <udd_ep_alloc+0x92>
    783a:	4f 3f       	cpi	r20, 0xFF	; 255
    783c:	23 e0       	ldi	r18, 0x03	; 3
    783e:	52 07       	cpc	r21, r18
    7840:	81 f0       	breq	.+32     	; 0x7862 <udd_ep_alloc+0x96>
    7842:	41 15       	cp	r20, r1
    7844:	51 40       	sbci	r21, 0x01	; 1
    7846:	79 f4       	brne	.+30     	; 0x7866 <udd_ep_alloc+0x9a>
    7848:	08 c0       	rjmp	.+16     	; 0x785a <udd_ep_alloc+0x8e>
    784a:	21 e0       	ldi	r18, 0x01	; 1
    784c:	0d c0       	rjmp	.+26     	; 0x7868 <udd_ep_alloc+0x9c>
    784e:	22 e0       	ldi	r18, 0x02	; 2
    7850:	0b c0       	rjmp	.+22     	; 0x7868 <udd_ep_alloc+0x9c>
    7852:	23 e0       	ldi	r18, 0x03	; 3
    7854:	09 c0       	rjmp	.+18     	; 0x7868 <udd_ep_alloc+0x9c>
    7856:	24 e0       	ldi	r18, 0x04	; 4
    7858:	07 c0       	rjmp	.+14     	; 0x7868 <udd_ep_alloc+0x9c>
    785a:	25 e0       	ldi	r18, 0x05	; 5
    785c:	05 c0       	rjmp	.+10     	; 0x7868 <udd_ep_alloc+0x9c>
    785e:	26 e0       	ldi	r18, 0x06	; 6
    7860:	03 c0       	rjmp	.+6      	; 0x7868 <udd_ep_alloc+0x9c>
    7862:	27 e0       	ldi	r18, 0x07	; 7
    7864:	01 c0       	rjmp	.+2      	; 0x7868 <udd_ep_alloc+0x9c>
    7866:	20 e0       	ldi	r18, 0x00	; 0
    7868:	fc 01       	movw	r30, r24
    786a:	ee 0f       	add	r30, r30
    786c:	ff 1f       	adc	r31, r31
    786e:	ee 0f       	add	r30, r30
    7870:	ff 1f       	adc	r31, r31
    7872:	ee 0f       	add	r30, r30
    7874:	ff 1f       	adc	r31, r31
    7876:	e0 5f       	subi	r30, 0xF0	; 240
    7878:	f7 4d       	sbci	r31, 0xD7	; 215
    787a:	15 86       	std	Z+13, r1	; 0x0d
    787c:	36 e0       	ldi	r19, 0x06	; 6
    787e:	34 87       	std	Z+12, r19	; 0x0c
    7880:	26 2b       	or	r18, r22
    7882:	25 87       	std	Z+13, r18	; 0x0d
    7884:	fc 01       	movw	r30, r24
    7886:	ee 0f       	add	r30, r30
    7888:	ff 1f       	adc	r31, r31
    788a:	ee 0f       	add	r30, r30
    788c:	ff 1f       	adc	r31, r31
    788e:	ee 0f       	add	r30, r30
    7890:	ff 1f       	adc	r31, r31
    7892:	e0 5f       	subi	r30, 0xF0	; 240
    7894:	f7 4d       	sbci	r31, 0xD7	; 215
    7896:	25 85       	ldd	r18, Z+13	; 0x0d
    7898:	20 7c       	andi	r18, 0xC0	; 192
    789a:	20 3c       	cpi	r18, 0xC0	; 192
    789c:	69 f4       	brne	.+26     	; 0x78b8 <udd_ep_alloc+0xec>
    789e:	fc 01       	movw	r30, r24
    78a0:	ee 0f       	add	r30, r30
    78a2:	ff 1f       	adc	r31, r31
    78a4:	ee 0f       	add	r30, r30
    78a6:	ff 1f       	adc	r31, r31
    78a8:	ee 0f       	add	r30, r30
    78aa:	ff 1f       	adc	r31, r31
    78ac:	e0 5f       	subi	r30, 0xF0	; 240
    78ae:	f7 4d       	sbci	r31, 0xD7	; 215
    78b0:	25 85       	ldd	r18, Z+13	; 0x0d
    78b2:	27 70       	andi	r18, 0x07	; 7
    78b4:	27 30       	cpi	r18, 0x07	; 7
    78b6:	81 f0       	breq	.+32     	; 0x78d8 <udd_ep_alloc+0x10c>
    78b8:	88 0f       	add	r24, r24
    78ba:	99 1f       	adc	r25, r25
    78bc:	88 0f       	add	r24, r24
    78be:	99 1f       	adc	r25, r25
    78c0:	88 0f       	add	r24, r24
    78c2:	99 1f       	adc	r25, r25
    78c4:	fc 01       	movw	r30, r24
    78c6:	e0 5f       	subi	r30, 0xF0	; 240
    78c8:	f7 4d       	sbci	r31, 0xD7	; 215
    78ca:	85 85       	ldd	r24, Z+13	; 0x0d
    78cc:	80 62       	ori	r24, 0x20	; 32
    78ce:	85 87       	std	Z+13, r24	; 0x0d
    78d0:	81 e0       	ldi	r24, 0x01	; 1
    78d2:	08 95       	ret
    78d4:	80 e0       	ldi	r24, 0x00	; 0
    78d6:	08 95       	ret
    78d8:	81 e0       	ldi	r24, 0x01	; 1
    78da:	08 95       	ret

000078dc <udd_ep_is_halted>:
    78dc:	e8 2f       	mov	r30, r24
    78de:	ef 70       	andi	r30, 0x0F	; 15
    78e0:	f0 e0       	ldi	r31, 0x00	; 0
    78e2:	ee 0f       	add	r30, r30
    78e4:	ff 1f       	adc	r31, r31
    78e6:	08 2e       	mov	r0, r24
    78e8:	00 0c       	add	r0, r0
    78ea:	99 0b       	sbc	r25, r25
    78ec:	88 27       	eor	r24, r24
    78ee:	99 0f       	add	r25, r25
    78f0:	88 1f       	adc	r24, r24
    78f2:	99 27       	eor	r25, r25
    78f4:	e8 0f       	add	r30, r24
    78f6:	f9 1f       	adc	r31, r25
    78f8:	ee 0f       	add	r30, r30
    78fa:	ff 1f       	adc	r31, r31
    78fc:	ee 0f       	add	r30, r30
    78fe:	ff 1f       	adc	r31, r31
    7900:	ee 0f       	add	r30, r30
    7902:	ff 1f       	adc	r31, r31
    7904:	e0 5f       	subi	r30, 0xF0	; 240
    7906:	f7 4d       	sbci	r31, 0xD7	; 215
    7908:	85 85       	ldd	r24, Z+13	; 0x0d
    790a:	82 fb       	bst	r24, 2
    790c:	88 27       	eor	r24, r24
    790e:	80 f9       	bld	r24, 0
    7910:	08 95       	ret

00007912 <udd_ep_clear_halt>:
    7912:	0f 93       	push	r16
    7914:	28 2f       	mov	r18, r24
    7916:	2f 70       	andi	r18, 0x0F	; 15
    7918:	30 e0       	ldi	r19, 0x00	; 0
    791a:	a9 01       	movw	r20, r18
    791c:	44 0f       	add	r20, r20
    791e:	55 1f       	adc	r21, r21
    7920:	28 2f       	mov	r18, r24
    7922:	08 2e       	mov	r0, r24
    7924:	00 0c       	add	r0, r0
    7926:	33 0b       	sbc	r19, r19
    7928:	22 27       	eor	r18, r18
    792a:	33 0f       	add	r19, r19
    792c:	22 1f       	adc	r18, r18
    792e:	33 27       	eor	r19, r19
    7930:	24 0f       	add	r18, r20
    7932:	35 1f       	adc	r19, r21
    7934:	a9 01       	movw	r20, r18
    7936:	44 0f       	add	r20, r20
    7938:	55 1f       	adc	r21, r21
    793a:	44 0f       	add	r20, r20
    793c:	55 1f       	adc	r21, r21
    793e:	44 0f       	add	r20, r20
    7940:	55 1f       	adc	r21, r21
    7942:	fa 01       	movw	r30, r20
    7944:	e4 5e       	subi	r30, 0xE4	; 228
    7946:	f7 4d       	sbci	r31, 0xD7	; 215
    7948:	01 e0       	ldi	r16, 0x01	; 1
    794a:	06 93       	lac	Z, r16
    794c:	fa 01       	movw	r30, r20
    794e:	e0 5f       	subi	r30, 0xF0	; 240
    7950:	f7 4d       	sbci	r31, 0xD7	; 215
    7952:	95 85       	ldd	r25, Z+13	; 0x0d
    7954:	92 ff       	sbrs	r25, 2
    7956:	11 c0       	rjmp	.+34     	; 0x797a <udd_ep_clear_halt+0x68>
    7958:	fa 01       	movw	r30, r20
    795a:	e0 5f       	subi	r30, 0xF0	; 240
    795c:	f7 4d       	sbci	r31, 0xD7	; 215
    795e:	95 85       	ldd	r25, Z+13	; 0x0d
    7960:	9b 7f       	andi	r25, 0xFB	; 251
    7962:	95 87       	std	Z+13, r25	; 0x0d
    7964:	59 dc       	rcall	.-1870   	; 0x7218 <udd_ep_get_job>
    7966:	fc 01       	movw	r30, r24
    7968:	80 81       	ld	r24, Z
    796a:	80 ff       	sbrs	r24, 0
    796c:	06 c0       	rjmp	.+12     	; 0x797a <udd_ep_clear_halt+0x68>
    796e:	8e 7f       	andi	r24, 0xFE	; 254
    7970:	80 83       	st	Z, r24
    7972:	07 80       	ldd	r0, Z+7	; 0x07
    7974:	f0 85       	ldd	r31, Z+8	; 0x08
    7976:	e0 2d       	mov	r30, r0
    7978:	19 95       	eicall
    797a:	81 e0       	ldi	r24, 0x01	; 1
    797c:	0f 91       	pop	r16
    797e:	08 95       	ret

00007980 <udd_ep_run>:
    7980:	6f 92       	push	r6
    7982:	7f 92       	push	r7
    7984:	8f 92       	push	r8
    7986:	9f 92       	push	r9
    7988:	af 92       	push	r10
    798a:	bf 92       	push	r11
    798c:	cf 92       	push	r12
    798e:	df 92       	push	r13
    7990:	ef 92       	push	r14
    7992:	ff 92       	push	r15
    7994:	0f 93       	push	r16
    7996:	1f 93       	push	r17
    7998:	cf 93       	push	r28
    799a:	df 93       	push	r29
    799c:	1f 92       	push	r1
    799e:	cd b7       	in	r28, 0x3d	; 61
    79a0:	de b7       	in	r29, 0x3e	; 62
    79a2:	78 2e       	mov	r7, r24
    79a4:	66 2e       	mov	r6, r22
    79a6:	4a 01       	movw	r8, r20
    79a8:	59 01       	movw	r10, r18
    79aa:	36 dc       	rcall	.-1940   	; 0x7218 <udd_ep_get_job>
    79ac:	6c 01       	movw	r12, r24
    79ae:	27 2d       	mov	r18, r7
    79b0:	87 2d       	mov	r24, r7
    79b2:	8f 70       	andi	r24, 0x0F	; 15
    79b4:	e8 2e       	mov	r14, r24
    79b6:	f1 2c       	mov	r15, r1
    79b8:	c7 01       	movw	r24, r14
    79ba:	88 0f       	add	r24, r24
    79bc:	99 1f       	adc	r25, r25
    79be:	e7 2c       	mov	r14, r7
    79c0:	07 2c       	mov	r0, r7
    79c2:	00 0c       	add	r0, r0
    79c4:	ff 08       	sbc	r15, r15
    79c6:	ee 24       	eor	r14, r14
    79c8:	ff 0c       	add	r15, r15
    79ca:	ee 1c       	adc	r14, r14
    79cc:	ff 24       	eor	r15, r15
    79ce:	e8 0e       	add	r14, r24
    79d0:	f9 1e       	adc	r15, r25
    79d2:	f7 01       	movw	r30, r14
    79d4:	ee 0f       	add	r30, r30
    79d6:	ff 1f       	adc	r31, r31
    79d8:	ee 0f       	add	r30, r30
    79da:	ff 1f       	adc	r31, r31
    79dc:	ee 0f       	add	r30, r30
    79de:	ff 1f       	adc	r31, r31
    79e0:	e0 5f       	subi	r30, 0xF0	; 240
    79e2:	f7 4d       	sbci	r31, 0xD7	; 215
    79e4:	85 85       	ldd	r24, Z+13	; 0x0d
    79e6:	80 7c       	andi	r24, 0xC0	; 192
    79e8:	09 f4       	brne	.+2      	; 0x79ec <udd_ep_run+0x6c>
    79ea:	82 c0       	rjmp	.+260    	; 0x7af0 <udd_ep_run+0x170>
    79ec:	f7 01       	movw	r30, r14
    79ee:	ee 0f       	add	r30, r30
    79f0:	ff 1f       	adc	r31, r31
    79f2:	ee 0f       	add	r30, r30
    79f4:	ff 1f       	adc	r31, r31
    79f6:	ee 0f       	add	r30, r30
    79f8:	ff 1f       	adc	r31, r31
    79fa:	e0 5f       	subi	r30, 0xF0	; 240
    79fc:	f7 4d       	sbci	r31, 0xD7	; 215
    79fe:	85 85       	ldd	r24, Z+13	; 0x0d
    7a00:	80 7c       	andi	r24, 0xC0	; 192
    7a02:	80 3c       	cpi	r24, 0xC0	; 192
    7a04:	61 f0       	breq	.+24     	; 0x7a1e <udd_ep_run+0x9e>
    7a06:	f7 01       	movw	r30, r14
    7a08:	ee 0f       	add	r30, r30
    7a0a:	ff 1f       	adc	r31, r31
    7a0c:	ee 0f       	add	r30, r30
    7a0e:	ff 1f       	adc	r31, r31
    7a10:	ee 0f       	add	r30, r30
    7a12:	ff 1f       	adc	r31, r31
    7a14:	e0 5f       	subi	r30, 0xF0	; 240
    7a16:	f7 4d       	sbci	r31, 0xD7	; 215
    7a18:	85 85       	ldd	r24, Z+13	; 0x0d
    7a1a:	82 fd       	sbrc	r24, 2
    7a1c:	6b c0       	rjmp	.+214    	; 0x7af4 <udd_ep_run+0x174>
    7a1e:	8f b7       	in	r24, 0x3f	; 63
    7a20:	89 83       	std	Y+1, r24	; 0x01
    7a22:	f8 94       	cli
    7a24:	89 81       	ldd	r24, Y+1	; 0x01
    7a26:	f6 01       	movw	r30, r12
    7a28:	90 81       	ld	r25, Z
    7a2a:	90 ff       	sbrs	r25, 0
    7a2c:	03 c0       	rjmp	.+6      	; 0x7a34 <udd_ep_run+0xb4>
    7a2e:	8f bf       	out	0x3f, r24	; 63
    7a30:	80 e0       	ldi	r24, 0x00	; 0
    7a32:	61 c0       	rjmp	.+194    	; 0x7af6 <udd_ep_run+0x176>
    7a34:	f6 01       	movw	r30, r12
    7a36:	90 81       	ld	r25, Z
    7a38:	91 60       	ori	r25, 0x01	; 1
    7a3a:	90 83       	st	Z, r25
    7a3c:	8f bf       	out	0x3f, r24	; 63
    7a3e:	81 82       	std	Z+1, r8	; 0x01
    7a40:	92 82       	std	Z+2, r9	; 0x02
    7a42:	a3 82       	std	Z+3, r10	; 0x03
    7a44:	b4 82       	std	Z+4, r11	; 0x04
    7a46:	15 82       	std	Z+5, r1	; 0x05
    7a48:	16 82       	std	Z+6, r1	; 0x06
    7a4a:	07 83       	std	Z+7, r16	; 0x07
    7a4c:	10 87       	std	Z+8, r17	; 0x08
    7a4e:	61 10       	cpse	r6, r1
    7a50:	06 c0       	rjmp	.+12     	; 0x7a5e <udd_ep_run+0xde>
    7a52:	91 e0       	ldi	r25, 0x01	; 1
    7a54:	a1 14       	cp	r10, r1
    7a56:	b1 04       	cpc	r11, r1
    7a58:	19 f0       	breq	.+6      	; 0x7a60 <udd_ep_run+0xe0>
    7a5a:	90 e0       	ldi	r25, 0x00	; 0
    7a5c:	01 c0       	rjmp	.+2      	; 0x7a60 <udd_ep_run+0xe0>
    7a5e:	91 e0       	ldi	r25, 0x01	; 1
    7a60:	f6 01       	movw	r30, r12
    7a62:	80 81       	ld	r24, Z
    7a64:	90 fb       	bst	r25, 0
    7a66:	81 f9       	bld	r24, 1
    7a68:	8b 7f       	andi	r24, 0xFB	; 251
    7a6a:	80 83       	st	Z, r24
    7a6c:	22 23       	and	r18, r18
    7a6e:	64 f4       	brge	.+24     	; 0x7a88 <udd_ep_run+0x108>
    7a70:	f7 01       	movw	r30, r14
    7a72:	ee 0f       	add	r30, r30
    7a74:	ff 1f       	adc	r31, r31
    7a76:	ee 0f       	add	r30, r30
    7a78:	ff 1f       	adc	r31, r31
    7a7a:	ee 0f       	add	r30, r30
    7a7c:	ff 1f       	adc	r31, r31
    7a7e:	e0 5f       	subi	r30, 0xF0	; 240
    7a80:	f7 4d       	sbci	r31, 0xD7	; 215
    7a82:	12 8a       	std	Z+18, r1	; 0x12
    7a84:	13 8a       	std	Z+19, r1	; 0x13
    7a86:	30 c0       	rjmp	.+96     	; 0x7ae8 <udd_ep_run+0x168>
    7a88:	f7 01       	movw	r30, r14
    7a8a:	ee 0f       	add	r30, r30
    7a8c:	ff 1f       	adc	r31, r31
    7a8e:	ee 0f       	add	r30, r30
    7a90:	ff 1f       	adc	r31, r31
    7a92:	ee 0f       	add	r30, r30
    7a94:	ff 1f       	adc	r31, r31
    7a96:	e0 5f       	subi	r30, 0xF0	; 240
    7a98:	f7 4d       	sbci	r31, 0xD7	; 215
    7a9a:	85 85       	ldd	r24, Z+13	; 0x0d
    7a9c:	80 7c       	andi	r24, 0xC0	; 192
    7a9e:	80 3c       	cpi	r24, 0xC0	; 192
    7aa0:	b1 f4       	brne	.+44     	; 0x7ace <udd_ep_run+0x14e>
    7aa2:	c7 01       	movw	r24, r14
    7aa4:	88 0f       	add	r24, r24
    7aa6:	99 1f       	adc	r25, r25
    7aa8:	88 0f       	add	r24, r24
    7aaa:	99 1f       	adc	r25, r25
    7aac:	88 0f       	add	r24, r24
    7aae:	99 1f       	adc	r25, r25
    7ab0:	84 5e       	subi	r24, 0xE4	; 228
    7ab2:	97 4d       	sbci	r25, 0xD7	; 215
    7ab4:	88 db       	rcall	.-2288   	; 0x71c6 <udd_ep_get_size>
    7ab6:	bc 01       	movw	r22, r24
    7ab8:	c5 01       	movw	r24, r10
    7aba:	0e 94 fb 56 	call	0xadf6	; 0xadf6 <__udivmodhi4>
    7abe:	89 2b       	or	r24, r25
    7ac0:	31 f0       	breq	.+12     	; 0x7ace <udd_ep_run+0x14e>
    7ac2:	f6 01       	movw	r30, r12
    7ac4:	80 81       	ld	r24, Z
    7ac6:	8e 7f       	andi	r24, 0xFE	; 254
    7ac8:	80 83       	st	Z, r24
    7aca:	80 e0       	ldi	r24, 0x00	; 0
    7acc:	14 c0       	rjmp	.+40     	; 0x7af6 <udd_ep_run+0x176>
    7ace:	f7 01       	movw	r30, r14
    7ad0:	ee 0f       	add	r30, r30
    7ad2:	ff 1f       	adc	r31, r31
    7ad4:	ee 0f       	add	r30, r30
    7ad6:	ff 1f       	adc	r31, r31
    7ad8:	ee 0f       	add	r30, r30
    7ada:	ff 1f       	adc	r31, r31
    7adc:	e0 5f       	subi	r30, 0xF0	; 240
    7ade:	f7 4d       	sbci	r31, 0xD7	; 215
    7ae0:	16 86       	std	Z+14, r1	; 0x0e
    7ae2:	17 86       	std	Z+15, r1	; 0x0f
    7ae4:	12 8a       	std	Z+18, r1	; 0x12
    7ae6:	13 8a       	std	Z+19, r1	; 0x13
    7ae8:	87 2d       	mov	r24, r7
    7aea:	23 dc       	rcall	.-1978   	; 0x7332 <udd_ep_trans_complet>
    7aec:	81 e0       	ldi	r24, 0x01	; 1
    7aee:	03 c0       	rjmp	.+6      	; 0x7af6 <udd_ep_run+0x176>
    7af0:	80 e0       	ldi	r24, 0x00	; 0
    7af2:	01 c0       	rjmp	.+2      	; 0x7af6 <udd_ep_run+0x176>
    7af4:	80 e0       	ldi	r24, 0x00	; 0
    7af6:	0f 90       	pop	r0
    7af8:	df 91       	pop	r29
    7afa:	cf 91       	pop	r28
    7afc:	1f 91       	pop	r17
    7afe:	0f 91       	pop	r16
    7b00:	ff 90       	pop	r15
    7b02:	ef 90       	pop	r14
    7b04:	df 90       	pop	r13
    7b06:	cf 90       	pop	r12
    7b08:	bf 90       	pop	r11
    7b0a:	af 90       	pop	r10
    7b0c:	9f 90       	pop	r9
    7b0e:	8f 90       	pop	r8
    7b10:	7f 90       	pop	r7
    7b12:	6f 90       	pop	r6
    7b14:	08 95       	ret

00007b16 <udd_ep_abort>:
    7b16:	ff 92       	push	r15
    7b18:	0f 93       	push	r16
    7b1a:	1f 93       	push	r17
    7b1c:	cf 93       	push	r28
    7b1e:	df 93       	push	r29
    7b20:	18 2f       	mov	r17, r24
    7b22:	c8 2f       	mov	r28, r24
    7b24:	cf 70       	andi	r28, 0x0F	; 15
    7b26:	d0 e0       	ldi	r29, 0x00	; 0
    7b28:	ce 01       	movw	r24, r28
    7b2a:	88 0f       	add	r24, r24
    7b2c:	99 1f       	adc	r25, r25
    7b2e:	c1 2f       	mov	r28, r17
    7b30:	01 2e       	mov	r0, r17
    7b32:	00 0c       	add	r0, r0
    7b34:	dd 0b       	sbc	r29, r29
    7b36:	cc 27       	eor	r28, r28
    7b38:	dd 0f       	add	r29, r29
    7b3a:	cc 1f       	adc	r28, r28
    7b3c:	dd 27       	eor	r29, r29
    7b3e:	c8 0f       	add	r28, r24
    7b40:	d9 1f       	adc	r29, r25
    7b42:	81 2f       	mov	r24, r17
    7b44:	69 db       	rcall	.-2350   	; 0x7218 <udd_ep_get_job>
    7b46:	dc 01       	movw	r26, r24
    7b48:	fe 01       	movw	r30, r28
    7b4a:	ee 0f       	add	r30, r30
    7b4c:	ff 1f       	adc	r31, r31
    7b4e:	ee 0f       	add	r30, r30
    7b50:	ff 1f       	adc	r31, r31
    7b52:	ee 0f       	add	r30, r30
    7b54:	ff 1f       	adc	r31, r31
    7b56:	e4 5e       	subi	r30, 0xE4	; 228
    7b58:	f7 4d       	sbci	r31, 0xD7	; 215
    7b5a:	02 e0       	ldi	r16, 0x02	; 2
    7b5c:	05 93       	las	Z, r16
    7b5e:	8c 91       	ld	r24, X
    7b60:	80 ff       	sbrs	r24, 0
    7b62:	22 c0       	rjmp	.+68     	; 0x7ba8 <udd_ep_abort+0x92>
    7b64:	8e 7f       	andi	r24, 0xFE	; 254
    7b66:	8c 93       	st	X, r24
    7b68:	17 96       	adiw	r26, 0x07	; 7
    7b6a:	ed 91       	ld	r30, X+
    7b6c:	fc 91       	ld	r31, X
    7b6e:	18 97       	sbiw	r26, 0x08	; 8
    7b70:	30 97       	sbiw	r30, 0x00	; 0
    7b72:	d1 f0       	breq	.+52     	; 0x7ba8 <udd_ep_abort+0x92>
    7b74:	11 23       	and	r17, r17
    7b76:	5c f4       	brge	.+22     	; 0x7b8e <udd_ep_abort+0x78>
    7b78:	cc 0f       	add	r28, r28
    7b7a:	dd 1f       	adc	r29, r29
    7b7c:	cc 0f       	add	r28, r28
    7b7e:	dd 1f       	adc	r29, r29
    7b80:	cc 0f       	add	r28, r28
    7b82:	dd 1f       	adc	r29, r29
    7b84:	c0 5f       	subi	r28, 0xF0	; 240
    7b86:	d7 4d       	sbci	r29, 0xD7	; 215
    7b88:	6a 89       	ldd	r22, Y+18	; 0x12
    7b8a:	7b 89       	ldd	r23, Y+19	; 0x13
    7b8c:	0a c0       	rjmp	.+20     	; 0x7ba2 <udd_ep_abort+0x8c>
    7b8e:	cc 0f       	add	r28, r28
    7b90:	dd 1f       	adc	r29, r29
    7b92:	cc 0f       	add	r28, r28
    7b94:	dd 1f       	adc	r29, r29
    7b96:	cc 0f       	add	r28, r28
    7b98:	dd 1f       	adc	r29, r29
    7b9a:	c0 5f       	subi	r28, 0xF0	; 240
    7b9c:	d7 4d       	sbci	r29, 0xD7	; 215
    7b9e:	6e 85       	ldd	r22, Y+14	; 0x0e
    7ba0:	7f 85       	ldd	r23, Y+15	; 0x0f
    7ba2:	41 2f       	mov	r20, r17
    7ba4:	81 e0       	ldi	r24, 0x01	; 1
    7ba6:	19 95       	eicall
    7ba8:	df 91       	pop	r29
    7baa:	cf 91       	pop	r28
    7bac:	1f 91       	pop	r17
    7bae:	0f 91       	pop	r16
    7bb0:	ff 90       	pop	r15
    7bb2:	08 95       	ret

00007bb4 <udd_ep_free>:
    7bb4:	cf 93       	push	r28
    7bb6:	c8 2f       	mov	r28, r24
    7bb8:	ae df       	rcall	.-164    	; 0x7b16 <udd_ep_abort>
    7bba:	ec 2f       	mov	r30, r28
    7bbc:	ef 70       	andi	r30, 0x0F	; 15
    7bbe:	f0 e0       	ldi	r31, 0x00	; 0
    7bc0:	ee 0f       	add	r30, r30
    7bc2:	ff 1f       	adc	r31, r31
    7bc4:	8c 2f       	mov	r24, r28
    7bc6:	cc 0f       	add	r28, r28
    7bc8:	99 0b       	sbc	r25, r25
    7bca:	88 27       	eor	r24, r24
    7bcc:	99 0f       	add	r25, r25
    7bce:	88 1f       	adc	r24, r24
    7bd0:	99 27       	eor	r25, r25
    7bd2:	e8 0f       	add	r30, r24
    7bd4:	f9 1f       	adc	r31, r25
    7bd6:	ee 0f       	add	r30, r30
    7bd8:	ff 1f       	adc	r31, r31
    7bda:	ee 0f       	add	r30, r30
    7bdc:	ff 1f       	adc	r31, r31
    7bde:	ee 0f       	add	r30, r30
    7be0:	ff 1f       	adc	r31, r31
    7be2:	e0 5f       	subi	r30, 0xF0	; 240
    7be4:	f7 4d       	sbci	r31, 0xD7	; 215
    7be6:	15 86       	std	Z+13, r1	; 0x0d
    7be8:	cf 91       	pop	r28
    7bea:	08 95       	ret

00007bec <udd_ep_set_halt>:
    7bec:	e8 2f       	mov	r30, r24
    7bee:	ef 70       	andi	r30, 0x0F	; 15
    7bf0:	f0 e0       	ldi	r31, 0x00	; 0
    7bf2:	ee 0f       	add	r30, r30
    7bf4:	ff 1f       	adc	r31, r31
    7bf6:	28 2f       	mov	r18, r24
    7bf8:	08 2e       	mov	r0, r24
    7bfa:	00 0c       	add	r0, r0
    7bfc:	33 0b       	sbc	r19, r19
    7bfe:	22 27       	eor	r18, r18
    7c00:	33 0f       	add	r19, r19
    7c02:	22 1f       	adc	r18, r18
    7c04:	33 27       	eor	r19, r19
    7c06:	e2 0f       	add	r30, r18
    7c08:	f3 1f       	adc	r31, r19
    7c0a:	ee 0f       	add	r30, r30
    7c0c:	ff 1f       	adc	r31, r31
    7c0e:	ee 0f       	add	r30, r30
    7c10:	ff 1f       	adc	r31, r31
    7c12:	ee 0f       	add	r30, r30
    7c14:	ff 1f       	adc	r31, r31
    7c16:	e0 5f       	subi	r30, 0xF0	; 240
    7c18:	f7 4d       	sbci	r31, 0xD7	; 215
    7c1a:	95 85       	ldd	r25, Z+13	; 0x0d
    7c1c:	94 60       	ori	r25, 0x04	; 4
    7c1e:	95 87       	std	Z+13, r25	; 0x0d
    7c20:	7a df       	rcall	.-268    	; 0x7b16 <udd_ep_abort>
    7c22:	81 e0       	ldi	r24, 0x01	; 1
    7c24:	08 95       	ret

00007c26 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    7c26:	1f 92       	push	r1
    7c28:	0f 92       	push	r0
    7c2a:	0f b6       	in	r0, 0x3f	; 63
    7c2c:	0f 92       	push	r0
    7c2e:	11 24       	eor	r1, r1
    7c30:	0b b6       	in	r0, 0x3b	; 59
    7c32:	0f 92       	push	r0
    7c34:	0f 93       	push	r16
    7c36:	2f 93       	push	r18
    7c38:	3f 93       	push	r19
    7c3a:	4f 93       	push	r20
    7c3c:	5f 93       	push	r21
    7c3e:	6f 93       	push	r22
    7c40:	7f 93       	push	r23
    7c42:	8f 93       	push	r24
    7c44:	9f 93       	push	r25
    7c46:	af 93       	push	r26
    7c48:	bf 93       	push	r27
    7c4a:	ef 93       	push	r30
    7c4c:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    7c4e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    7c52:	88 23       	and	r24, r24
    7c54:	34 f4       	brge	.+12     	; 0x7c62 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    7c56:	80 e8       	ldi	r24, 0x80	; 128
    7c58:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    7c5c:	0e 94 8c 53 	call	0xa718	; 0xa718 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    7c60:	88 c0       	rjmp	.+272    	; 0x7d72 <__vector_125+0x14c>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    7c62:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    7c66:	82 ff       	sbrs	r24, 2
    7c68:	20 c0       	rjmp	.+64     	; 0x7caa <__vector_125+0x84>
		udd_ack_underflow_event();
    7c6a:	84 e0       	ldi	r24, 0x04	; 4
    7c6c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    7c70:	80 91 24 28 	lds	r24, 0x2824	; 0x802824 <udd_sram+0x14>
    7c74:	86 ff       	sbrs	r24, 6
    7c76:	7d c0       	rjmp	.+250    	; 0x7d72 <__vector_125+0x14c>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    7c78:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    7c7c:	81 fd       	sbrc	r24, 1
    7c7e:	79 c0       	rjmp	.+242    	; 0x7d72 <__vector_125+0x14c>
    7c80:	e6 da       	rcall	.-2612   	; 0x724e <udd_ctrl_interrupt_tc_setup>
    7c82:	81 11       	cpse	r24, r1
    7c84:	76 c0       	rjmp	.+236    	; 0x7d72 <__vector_125+0x14c>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    7c86:	80 91 0f 28 	lds	r24, 0x280F	; 0x80280f <udd_ep_control_state>
    7c8a:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    7c8c:	11 f4       	brne	.+4      	; 0x7c92 <__vector_125+0x6c>
    7c8e:	19 da       	rcall	.-3022   	; 0x70c2 <udd_ctrl_send_zlp_in>
    7c90:	70 c0       	rjmp	.+224    	; 0x7d72 <__vector_125+0x14c>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    7c92:	84 30       	cpi	r24, 0x04	; 4
    7c94:	09 f0       	breq	.+2      	; 0x7c98 <__vector_125+0x72>
    7c96:	6d c0       	rjmp	.+218    	; 0x7d72 <__vector_125+0x14c>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    7c98:	e5 e2       	ldi	r30, 0x25	; 37
    7c9a:	f8 e2       	ldi	r31, 0x28	; 40
    7c9c:	04 e0       	ldi	r16, 0x04	; 4
    7c9e:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    7ca0:	ed e1       	ldi	r30, 0x1D	; 29
    7ca2:	f8 e2       	ldi	r31, 0x28	; 40
    7ca4:	04 e0       	ldi	r16, 0x04	; 4
    7ca6:	05 93       	las	Z, r16
    7ca8:	64 c0       	rjmp	.+200    	; 0x7d72 <__vector_125+0x14c>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    7caa:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    7cae:	81 ff       	sbrs	r24, 1
    7cb0:	5b c0       	rjmp	.+182    	; 0x7d68 <__vector_125+0x142>
		udd_ack_overflow_event();
    7cb2:	82 e0       	ldi	r24, 0x02	; 2
    7cb4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    7cb8:	80 91 1c 28 	lds	r24, 0x281C	; 0x80281c <udd_sram+0xc>
    7cbc:	86 ff       	sbrs	r24, 6
    7cbe:	59 c0       	rjmp	.+178    	; 0x7d72 <__vector_125+0x14c>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    7cc0:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    7cc4:	81 fd       	sbrc	r24, 1
    7cc6:	55 c0       	rjmp	.+170    	; 0x7d72 <__vector_125+0x14c>
    7cc8:	c2 da       	rcall	.-2684   	; 0x724e <udd_ctrl_interrupt_tc_setup>
    7cca:	81 11       	cpse	r24, r1
    7ccc:	52 c0       	rjmp	.+164    	; 0x7d72 <__vector_125+0x14c>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    7cce:	80 91 0f 28 	lds	r24, 0x280F	; 0x80280f <udd_ep_control_state>
    7cd2:	82 30       	cpi	r24, 0x02	; 2
    7cd4:	41 f4       	brne	.+16     	; 0x7ce6 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    7cd6:	84 e0       	ldi	r24, 0x04	; 4
    7cd8:	80 93 0f 28 	sts	0x280F, r24	; 0x80280f <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    7cdc:	ec e1       	ldi	r30, 0x1C	; 28
    7cde:	f8 e2       	ldi	r31, 0x28	; 40
    7ce0:	02 e0       	ldi	r16, 0x02	; 2
    7ce2:	06 93       	lac	Z, r16
    7ce4:	46 c0       	rjmp	.+140    	; 0x7d72 <__vector_125+0x14c>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    7ce6:	83 30       	cpi	r24, 0x03	; 3
    7ce8:	09 f0       	breq	.+2      	; 0x7cec <__vector_125+0xc6>
    7cea:	43 c0       	rjmp	.+134    	; 0x7d72 <__vector_125+0x14c>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    7cec:	e5 e2       	ldi	r30, 0x25	; 37
    7cee:	f8 e2       	ldi	r31, 0x28	; 40
    7cf0:	04 e0       	ldi	r16, 0x04	; 4
    7cf2:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    7cf4:	ed e1       	ldi	r30, 0x1D	; 29
    7cf6:	f8 e2       	ldi	r31, 0x28	; 40
    7cf8:	04 e0       	ldi	r16, 0x04	; 4
    7cfa:	05 93       	las	Z, r16
    7cfc:	3a c0       	rjmp	.+116    	; 0x7d72 <__vector_125+0x14c>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    7cfe:	80 e1       	ldi	r24, 0x10	; 16
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    7d00:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
			udd_ep_abort(i | USB_EP_DIR_IN);
    7d04:	81 e0       	ldi	r24, 0x01	; 1
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    7d06:	07 df       	rcall	.-498    	; 0x7b16 <udd_ep_abort>
    7d08:	81 e8       	ldi	r24, 0x81	; 129
    7d0a:	05 df       	rcall	.-502    	; 0x7b16 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    7d0c:	82 e0       	ldi	r24, 0x02	; 2
    7d0e:	03 df       	rcall	.-506    	; 0x7b16 <udd_ep_abort>
    7d10:	82 e8       	ldi	r24, 0x82	; 130
		}
#endif
		udc_reset();
    7d12:	01 df       	rcall	.-510    	; 0x7b16 <udd_ep_abort>
    7d14:	0e 94 62 53 	call	0xa6c4	; 0xa6c4 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    7d18:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    7d1c:	e0 e1       	ldi	r30, 0x10	; 16
    7d1e:	f8 e2       	ldi	r31, 0x28	; 40
	udd_endpoint_clear_status(ep_ctrl);
    7d20:	15 86       	std	Z+13, r1	; 0x0d
    7d22:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    7d24:	94 87       	std	Z+12, r25	; 0x0c
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
	udd_endpoint_clear_status(ep_ctrl);
    7d26:	83 e4       	ldi	r24, 0x43	; 67
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    7d28:	85 87       	std	Z+13, r24	; 0x0d
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    7d2a:	15 8a       	std	Z+21, r1	; 0x15
    7d2c:	94 8b       	std	Z+20, r25	; 0x14
    7d2e:	85 8b       	std	Z+21, r24	; 0x15
    7d30:	8b ec       	ldi	r24, 0xCB	; 203
		// Reset endpoint control management
		udd_ctrl_init();
    7d32:	97 e2       	ldi	r25, 0x27	; 39
    7d34:	80 8b       	std	Z+16, r24	; 0x10
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    7d36:	91 8b       	std	Z+17, r25	; 0x11
    7d38:	91 d9       	rcall	.-3294   	; 0x705c <udd_ctrl_init>
		udd_ack_suspend_event();
    7d3a:	1b c0       	rjmp	.+54     	; 0x7d72 <__vector_125+0x14c>
    7d3c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    7d40:	86 ff       	sbrs	r24, 6
    7d42:	07 c0       	rjmp	.+14     	; 0x7d52 <__vector_125+0x12c>
    7d44:	80 e4       	ldi	r24, 0x40	; 64
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    7d46:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    7d4a:	80 e0       	ldi	r24, 0x00	; 0
    7d4c:	4f d9       	rcall	.-3426   	; 0x6fec <udd_sleep_mode>
		udd_ack_resume_event();
    7d4e:	cb d5       	rcall	.+2966   	; 0x88e6 <usb_callback_suspend_action>
    7d50:	10 c0       	rjmp	.+32     	; 0x7d72 <__vector_125+0x14c>
    7d52:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(true); // Enter in power reduction mode
    7d56:	85 ff       	sbrs	r24, 5
    7d58:	0c c0       	rjmp	.+24     	; 0x7d72 <__vector_125+0x14c>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    7d5a:	80 e2       	ldi	r24, 0x20	; 32
    7d5c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    7d60:	81 e0       	ldi	r24, 0x01	; 1
    7d62:	44 d9       	rcall	.-3448   	; 0x6fec <udd_sleep_mode>
    7d64:	c1 d5       	rcall	.+2946   	; 0x88e8 <usb_callback_resume_action>
    7d66:	05 c0       	rjmp	.+10     	; 0x7d72 <__vector_125+0x14c>
    7d68:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    7d6c:	84 fd       	sbrc	r24, 4
    7d6e:	c7 cf       	rjmp	.-114    	; 0x7cfe <__vector_125+0xd8>
    7d70:	e5 cf       	rjmp	.-54     	; 0x7d3c <__vector_125+0x116>
    7d72:	ff 91       	pop	r31
    7d74:	ef 91       	pop	r30
    7d76:	bf 91       	pop	r27
    7d78:	af 91       	pop	r26
    7d7a:	9f 91       	pop	r25
    7d7c:	8f 91       	pop	r24
    7d7e:	7f 91       	pop	r23
    7d80:	6f 91       	pop	r22
    7d82:	5f 91       	pop	r21
    7d84:	4f 91       	pop	r20
    7d86:	3f 91       	pop	r19
    7d88:	2f 91       	pop	r18
    7d8a:	0f 91       	pop	r16
    7d8c:	0f 90       	pop	r0
    7d8e:	0b be       	out	0x3b, r0	; 59
    7d90:	0f 90       	pop	r0
    7d92:	0f be       	out	0x3f, r0	; 63
    7d94:	0f 90       	pop	r0
    7d96:	1f 90       	pop	r1
    7d98:	18 95       	reti

00007d9a <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    7d9a:	1f 92       	push	r1
    7d9c:	0f 92       	push	r0
    7d9e:	0f b6       	in	r0, 0x3f	; 63
    7da0:	0f 92       	push	r0
    7da2:	11 24       	eor	r1, r1
    7da4:	0b b6       	in	r0, 0x3b	; 59
    7da6:	0f 92       	push	r0
    7da8:	0f 93       	push	r16
    7daa:	1f 93       	push	r17
    7dac:	2f 93       	push	r18
    7dae:	3f 93       	push	r19
    7db0:	4f 93       	push	r20
    7db2:	5f 93       	push	r21
    7db4:	6f 93       	push	r22
    7db6:	7f 93       	push	r23
    7db8:	8f 93       	push	r24
    7dba:	9f 93       	push	r25
    7dbc:	af 93       	push	r26
    7dbe:	bf 93       	push	r27
    7dc0:	cf 93       	push	r28
    7dc2:	df 93       	push	r29
    7dc4:	ef 93       	push	r30
    7dc6:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    7dc8:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    7dcc:	81 fd       	sbrc	r24, 1
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    7dce:	03 c0       	rjmp	.+6      	; 0x7dd6 <__vector_126+0x3c>
    7dd0:	3e da       	rcall	.-2948   	; 0x724e <udd_ctrl_interrupt_tc_setup>
    7dd2:	81 11       	cpse	r24, r1
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    7dd4:	c4 c0       	rjmp	.+392    	; 0x7f5e <__vector_126+0x1c4>
    7dd6:	82 e0       	ldi	r24, 0x02	; 2
    7dd8:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    7ddc:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    7de0:	81 95       	neg	r24
    7de2:	88 0f       	add	r24, r24
    7de4:	ec e1       	ldi	r30, 0x1C	; 28
    7de6:	f8 e2       	ldi	r31, 0x28	; 40
    7de8:	e8 1b       	sub	r30, r24
    7dea:	f1 09       	sbc	r31, r1
    7dec:	20 81       	ld	r18, Z
    7dee:	31 81       	ldd	r19, Z+1	; 0x01
    7df0:	2c 51       	subi	r18, 0x1C	; 28
    7df2:	38 42       	sbci	r19, 0x28	; 40
    7df4:	36 95       	lsr	r19
    7df6:	27 95       	ror	r18
    7df8:	36 95       	lsr	r19
    7dfa:	27 95       	ror	r18
    7dfc:	36 95       	lsr	r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    7dfe:	27 95       	ror	r18
    7e00:	82 2f       	mov	r24, r18
    7e02:	86 95       	lsr	r24
    7e04:	20 fd       	sbrc	r18, 0
    7e06:	02 c0       	rjmp	.+4      	; 0x7e0c <__vector_126+0x72>
    7e08:	90 e0       	ldi	r25, 0x00	; 0
    7e0a:	01 c0       	rjmp	.+2      	; 0x7e0e <__vector_126+0x74>
    7e0c:	90 e8       	ldi	r25, 0x80	; 128
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    7e0e:	89 0f       	add	r24, r25
    7e10:	e8 2f       	mov	r30, r24
    7e12:	ef 70       	andi	r30, 0x0F	; 15
    7e14:	f0 e0       	ldi	r31, 0x00	; 0
    7e16:	ee 0f       	add	r30, r30
    7e18:	ff 1f       	adc	r31, r31
    7e1a:	28 2f       	mov	r18, r24
    7e1c:	08 2e       	mov	r0, r24
    7e1e:	00 0c       	add	r0, r0
    7e20:	33 0b       	sbc	r19, r19
    7e22:	22 27       	eor	r18, r18
    7e24:	33 0f       	add	r19, r19
    7e26:	22 1f       	adc	r18, r18
    7e28:	33 27       	eor	r19, r19
    7e2a:	e2 0f       	add	r30, r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    7e2c:	f3 1f       	adc	r31, r19
    7e2e:	df 01       	movw	r26, r30
    7e30:	aa 0f       	add	r26, r26
    7e32:	bb 1f       	adc	r27, r27
    7e34:	aa 0f       	add	r26, r26
    7e36:	bb 1f       	adc	r27, r27
    7e38:	aa 0f       	add	r26, r26
    7e3a:	bb 1f       	adc	r27, r27
    7e3c:	a0 5f       	subi	r26, 0xF0	; 240
    7e3e:	b7 4d       	sbci	r27, 0xD7	; 215
    7e40:	1c 96       	adiw	r26, 0x0c	; 12
    7e42:	9c 91       	ld	r25, X
    7e44:	95 ff       	sbrs	r25, 5
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    7e46:	8b c0       	rjmp	.+278    	; 0x7f5e <__vector_126+0x1c4>
    7e48:	ee 0f       	add	r30, r30
    7e4a:	ff 1f       	adc	r31, r31
    7e4c:	ee 0f       	add	r30, r30
    7e4e:	ff 1f       	adc	r31, r31
    7e50:	ee 0f       	add	r30, r30
    7e52:	ff 1f       	adc	r31, r31
    7e54:	e4 5e       	subi	r30, 0xE4	; 228
    7e56:	f7 4d       	sbci	r31, 0xD7	; 215
    7e58:	00 e2       	ldi	r16, 0x20	; 32

	// Check status on control endpoint
	if (ep == 0) {
    7e5a:	06 93       	lac	Z, r16
    7e5c:	81 11       	cpse	r24, r1

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    7e5e:	7a c0       	rjmp	.+244    	; 0x7f54 <__vector_126+0x1ba>
    7e60:	80 91 0f 28 	lds	r24, 0x280F	; 0x80280f <udd_ep_control_state>
		// Valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
    7e64:	84 30       	cpi	r24, 0x04	; 4
    7e66:	19 f4       	brne	.+6      	; 0x7e6e <__vector_126+0xd4>
    7e68:	3a d9       	rcall	.-3468   	; 0x70de <udd_ctrl_endofrequest>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    7e6a:	f8 d8       	rcall	.-3600   	; 0x705c <udd_ctrl_init>
    7e6c:	78 c0       	rjmp	.+240    	; 0x7f5e <__vector_126+0x1c4>
    7e6e:	00 91 1e 28 	lds	r16, 0x281E	; 0x80281e <udd_sram+0xe>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    7e72:	10 91 1f 28 	lds	r17, 0x281F	; 0x80281f <udd_sram+0xf>
    7e76:	80 91 17 2b 	lds	r24, 0x2B17	; 0x802b17 <udd_g_ctrlreq+0xa>
    7e7a:	90 91 18 2b 	lds	r25, 0x2B18	; 0x802b18 <udd_g_ctrlreq+0xb>
    7e7e:	c0 91 0b 28 	lds	r28, 0x280B	; 0x80280b <udd_ctrl_payload_nb_trans>
    7e82:	d0 91 0c 28 	lds	r29, 0x280C	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    7e86:	98 01       	movw	r18, r16
    7e88:	2c 0f       	add	r18, r28
    7e8a:	3d 1f       	adc	r19, r29
    7e8c:	82 17       	cp	r24, r18
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    7e8e:	93 07       	cpc	r25, r19
    7e90:	18 f4       	brcc	.+6      	; 0x7e98 <__vector_126+0xfe>
    7e92:	8c 01       	movw	r16, r24
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    7e94:	0c 1b       	sub	r16, r28
    7e96:	1d 0b       	sbc	r17, r29
    7e98:	80 91 15 2b 	lds	r24, 0x2B15	; 0x802b15 <udd_g_ctrlreq+0x8>
    7e9c:	90 91 16 2b 	lds	r25, 0x2B16	; 0x802b16 <udd_g_ctrlreq+0x9>
    7ea0:	a8 01       	movw	r20, r16
    7ea2:	6b ec       	ldi	r22, 0xCB	; 203
    7ea4:	77 e2       	ldi	r23, 0x27	; 39
    7ea6:	8c 0f       	add	r24, r28
    7ea8:	9d 1f       	adc	r25, r29
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    7eaa:	0e 94 c4 5c 	call	0xb988	; 0xb988 <memcpy>
    7eae:	c0 0f       	add	r28, r16
    7eb0:	d1 1f       	adc	r29, r17
    7eb2:	c0 93 0b 28 	sts	0x280B, r28	; 0x80280b <udd_ctrl_payload_nb_trans>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    7eb6:	d0 93 0c 28 	sts	0x280C, r29	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    7eba:	00 34       	cpi	r16, 0x40	; 64
    7ebc:	11 05       	cpc	r17, r1
    7ebe:	69 f4       	brne	.+26     	; 0x7eda <__vector_126+0x140>
    7ec0:	80 91 0d 28 	lds	r24, 0x280D	; 0x80280d <udd_ctrl_prev_payload_nb_trans>
    7ec4:	90 91 0e 28 	lds	r25, 0x280E	; 0x80280e <udd_ctrl_prev_payload_nb_trans+0x1>
    7ec8:	8c 0f       	add	r24, r28
    7eca:	9d 1f       	adc	r25, r29
    7ecc:	20 91 13 2b 	lds	r18, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    7ed0:	30 91 14 2b 	lds	r19, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    7ed4:	82 17       	cp	r24, r18
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    7ed6:	93 07       	cpc	r25, r19
    7ed8:	80 f0       	brcs	.+32     	; 0x7efa <__vector_126+0x160>
    7eda:	ed e0       	ldi	r30, 0x0D	; 13
    7edc:	fb e2       	ldi	r31, 0x2B	; 43
		if (NULL != udd_g_ctrlreq.over_under_run) {
    7ede:	c2 87       	std	Z+10, r28	; 0x0a
    7ee0:	d3 87       	std	Z+11, r29	; 0x0b
    7ee2:	06 84       	ldd	r0, Z+14	; 0x0e
    7ee4:	f7 85       	ldd	r31, Z+15	; 0x0f
			if (!udd_g_ctrlreq.over_under_run()) {
    7ee6:	e0 2d       	mov	r30, r0
				// Stall ZLP
				udd_ctrl_stall_data();
    7ee8:	30 97       	sbiw	r30, 0x00	; 0
    7eea:	29 f0       	breq	.+10     	; 0x7ef6 <__vector_126+0x15c>
    7eec:	19 95       	eicall
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    7eee:	81 11       	cpse	r24, r1
    7ef0:	02 c0       	rjmp	.+4      	; 0x7ef6 <__vector_126+0x15c>
    7ef2:	d9 d8       	rcall	.-3662   	; 0x70a6 <udd_ctrl_stall_data>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    7ef4:	34 c0       	rjmp	.+104    	; 0x7f5e <__vector_126+0x1c4>
    7ef6:	e5 d8       	rcall	.-3638   	; 0x70c2 <udd_ctrl_send_zlp_in>
    7ef8:	32 c0       	rjmp	.+100    	; 0x7f5e <__vector_126+0x1c4>
    7efa:	80 91 17 2b 	lds	r24, 0x2B17	; 0x802b17 <udd_g_ctrlreq+0xa>
    7efe:	90 91 18 2b 	lds	r25, 0x2B18	; 0x802b18 <udd_g_ctrlreq+0xb>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    7f02:	c8 17       	cp	r28, r24
    7f04:	d9 07       	cpc	r29, r25
    7f06:	f9 f4       	brne	.+62     	; 0x7f46 <__vector_126+0x1ac>
    7f08:	e0 91 1b 2b 	lds	r30, 0x2B1B	; 0x802b1b <udd_g_ctrlreq+0xe>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    7f0c:	f0 91 1c 2b 	lds	r31, 0x2B1C	; 0x802b1c <udd_g_ctrlreq+0xf>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    7f10:	30 97       	sbiw	r30, 0x00	; 0
    7f12:	11 f4       	brne	.+4      	; 0x7f18 <__vector_126+0x17e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    7f14:	c8 d8       	rcall	.-3696   	; 0x70a6 <udd_ctrl_stall_data>
    7f16:	23 c0       	rjmp	.+70     	; 0x7f5e <__vector_126+0x1c4>
    7f18:	19 95       	eicall
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    7f1a:	81 11       	cpse	r24, r1
    7f1c:	02 c0       	rjmp	.+4      	; 0x7f22 <__vector_126+0x188>
    7f1e:	c3 d8       	rcall	.-3706   	; 0x70a6 <udd_ctrl_stall_data>
    7f20:	1e c0       	rjmp	.+60     	; 0x7f5e <__vector_126+0x1c4>
    7f22:	20 91 0d 28 	lds	r18, 0x280D	; 0x80280d <udd_ctrl_prev_payload_nb_trans>
    7f26:	30 91 0e 28 	lds	r19, 0x280E	; 0x80280e <udd_ctrl_prev_payload_nb_trans+0x1>
    7f2a:	80 91 0b 28 	lds	r24, 0x280B	; 0x80280b <udd_ctrl_payload_nb_trans>
    7f2e:	90 91 0c 28 	lds	r25, 0x280C	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
    7f32:	82 0f       	add	r24, r18
    7f34:	93 1f       	adc	r25, r19
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    7f36:	80 93 0d 28 	sts	0x280D, r24	; 0x80280d <udd_ctrl_prev_payload_nb_trans>
    7f3a:	90 93 0e 28 	sts	0x280E, r25	; 0x80280e <udd_ctrl_prev_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    7f3e:	10 92 0b 28 	sts	0x280B, r1	; 0x80280b <udd_ctrl_payload_nb_trans>
	udd_control_out_ack_tc();
    7f42:	10 92 0c 28 	sts	0x280C, r1	; 0x80280c <udd_ctrl_payload_nb_trans+0x1>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    7f46:	ec e1       	ldi	r30, 0x1C	; 28
    7f48:	f8 e2       	ldi	r31, 0x28	; 40
		udd_ctrl_in_sent();
    7f4a:	02 e0       	ldi	r16, 0x02	; 2
    7f4c:	06 93       	lac	Z, r16
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    7f4e:	00 e2       	ldi	r16, 0x20	; 32
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    7f50:	06 93       	lac	Z, r16
    7f52:	05 c0       	rjmp	.+10     	; 0x7f5e <__vector_126+0x1c4>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    7f54:	80 38       	cpi	r24, 0x80	; 128
    7f56:	11 f4       	brne	.+4      	; 0x7f5c <__vector_126+0x1c2>
    7f58:	ca d8       	rcall	.-3692   	; 0x70ee <udd_ctrl_in_sent>
    7f5a:	01 c0       	rjmp	.+2      	; 0x7f5e <__vector_126+0x1c4>
    7f5c:	ea d9       	rcall	.-3116   	; 0x7332 <udd_ep_trans_complet>
    7f5e:	ff 91       	pop	r31
    7f60:	ef 91       	pop	r30
    7f62:	df 91       	pop	r29
    7f64:	cf 91       	pop	r28
    7f66:	bf 91       	pop	r27
    7f68:	af 91       	pop	r26
    7f6a:	9f 91       	pop	r25
    7f6c:	8f 91       	pop	r24
    7f6e:	7f 91       	pop	r23
    7f70:	6f 91       	pop	r22
    7f72:	5f 91       	pop	r21
    7f74:	4f 91       	pop	r20
    7f76:	3f 91       	pop	r19
    7f78:	2f 91       	pop	r18
    7f7a:	1f 91       	pop	r17
    7f7c:	0f 91       	pop	r16
    7f7e:	0f 90       	pop	r0
    7f80:	0b be       	out	0x3b, r0	; 59
    7f82:	0f 90       	pop	r0
    7f84:	0f be       	out	0x3f, r0	; 63
    7f86:	0f 90       	pop	r0
    7f88:	1f 90       	pop	r1
    7f8a:	18 95       	reti

00007f8c <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    7f8c:	cf 92       	push	r12
    7f8e:	df 92       	push	r13
    7f90:	ef 92       	push	r14
    7f92:	ff 92       	push	r15
    7f94:	cf 93       	push	r28
    7f96:	df 93       	push	r29
    7f98:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    7f9a:	6b 01       	movw	r12, r22
    7f9c:	e1 2c       	mov	r14, r1
    7f9e:	f1 2c       	mov	r15, r1
    7fa0:	60 e8       	ldi	r22, 0x80	; 128
    7fa2:	73 ec       	ldi	r23, 0xC3	; 195
    7fa4:	89 ec       	ldi	r24, 0xC9	; 201
    7fa6:	91 e0       	ldi	r25, 0x01	; 1
    7fa8:	a7 01       	movw	r20, r14
    7faa:	96 01       	movw	r18, r12
    7fac:	0e 94 22 57 	call	0xae44	; 0xae44 <__udivmodsi4>
    7fb0:	ca 01       	movw	r24, r20
    7fb2:	b9 01       	movw	r22, r18
    7fb4:	2f ef       	ldi	r18, 0xFF	; 255
    7fb6:	3f ef       	ldi	r19, 0xFF	; 255
    7fb8:	40 e0       	ldi	r20, 0x00	; 0
    7fba:	50 e0       	ldi	r21, 0x00	; 0
    7fbc:	0e 94 22 57 	call	0xae44	; 0xae44 <__udivmodsi4>
	if (smallest_div < 1) {
    7fc0:	21 15       	cp	r18, r1
    7fc2:	31 05       	cpc	r19, r1
    7fc4:	29 f4       	brne	.+10     	; 0x7fd0 <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    7fc6:	81 e0       	ldi	r24, 0x01	; 1
    7fc8:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    7fca:	21 e0       	ldi	r18, 0x01	; 1
    7fcc:	30 e0       	ldi	r19, 0x00	; 0
    7fce:	2d c0       	rjmp	.+90     	; 0x802a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    7fd0:	22 30       	cpi	r18, 0x02	; 2
    7fd2:	31 05       	cpc	r19, r1
    7fd4:	28 f4       	brcc	.+10     	; 0x7fe0 <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    7fd6:	82 e0       	ldi	r24, 0x02	; 2
    7fd8:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    7fda:	22 e0       	ldi	r18, 0x02	; 2
    7fdc:	30 e0       	ldi	r19, 0x00	; 0
    7fde:	25 c0       	rjmp	.+74     	; 0x802a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    7fe0:	24 30       	cpi	r18, 0x04	; 4
    7fe2:	31 05       	cpc	r19, r1
    7fe4:	28 f4       	brcc	.+10     	; 0x7ff0 <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    7fe6:	83 e0       	ldi	r24, 0x03	; 3
    7fe8:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    7fea:	24 e0       	ldi	r18, 0x04	; 4
    7fec:	30 e0       	ldi	r19, 0x00	; 0
    7fee:	1d c0       	rjmp	.+58     	; 0x802a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    7ff0:	28 30       	cpi	r18, 0x08	; 8
    7ff2:	31 05       	cpc	r19, r1
    7ff4:	28 f4       	brcc	.+10     	; 0x8000 <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    7ff6:	84 e0       	ldi	r24, 0x04	; 4
    7ff8:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    7ffa:	28 e0       	ldi	r18, 0x08	; 8
    7ffc:	30 e0       	ldi	r19, 0x00	; 0
    7ffe:	15 c0       	rjmp	.+42     	; 0x802a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    8000:	20 34       	cpi	r18, 0x40	; 64
    8002:	31 05       	cpc	r19, r1
    8004:	28 f4       	brcc	.+10     	; 0x8010 <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    8006:	85 e0       	ldi	r24, 0x05	; 5
    8008:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    800a:	20 e4       	ldi	r18, 0x40	; 64
    800c:	30 e0       	ldi	r19, 0x00	; 0
    800e:	0d c0       	rjmp	.+26     	; 0x802a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    8010:	2f 3f       	cpi	r18, 0xFF	; 255
    8012:	31 05       	cpc	r19, r1
    8014:	09 f0       	breq	.+2      	; 0x8018 <pwm_set_frequency+0x8c>
    8016:	28 f4       	brcc	.+10     	; 0x8022 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    8018:	86 e0       	ldi	r24, 0x06	; 6
    801a:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    801c:	20 e0       	ldi	r18, 0x00	; 0
    801e:	31 e0       	ldi	r19, 0x01	; 1
    8020:	04 c0       	rjmp	.+8      	; 0x802a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    8022:	87 e0       	ldi	r24, 0x07	; 7
    8024:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    8026:	20 e0       	ldi	r18, 0x00	; 0
    8028:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    802a:	40 e0       	ldi	r20, 0x00	; 0
    802c:	50 e0       	ldi	r21, 0x00	; 0
    802e:	60 e8       	ldi	r22, 0x80	; 128
    8030:	73 ec       	ldi	r23, 0xC3	; 195
    8032:	89 ec       	ldi	r24, 0xC9	; 201
    8034:	91 e0       	ldi	r25, 0x01	; 1
    8036:	0e 94 22 57 	call	0xae44	; 0xae44 <__udivmodsi4>
    803a:	ca 01       	movw	r24, r20
    803c:	b9 01       	movw	r22, r18
    803e:	a7 01       	movw	r20, r14
    8040:	96 01       	movw	r18, r12
    8042:	0e 94 22 57 	call	0xae44	; 0xae44 <__udivmodsi4>
    8046:	2d 83       	std	Y+5, r18	; 0x05
    8048:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    804a:	24 36       	cpi	r18, 0x64	; 100
    804c:	31 05       	cpc	r19, r1
    804e:	18 f4       	brcc	.+6      	; 0x8056 <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    8050:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    8052:	1d 82       	std	Y+5, r1	; 0x05
    8054:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    8056:	df 91       	pop	r29
    8058:	cf 91       	pop	r28
    805a:	ff 90       	pop	r15
    805c:	ef 90       	pop	r14
    805e:	df 90       	pop	r13
    8060:	cf 90       	pop	r12
    8062:	08 95       	ret

00008064 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    8064:	0f 93       	push	r16
    8066:	1f 93       	push	r17
    8068:	cf 93       	push	r28
    806a:	df 93       	push	r29
    806c:	ec 01       	movw	r28, r24
    806e:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    8070:	86 2f       	mov	r24, r22
    8072:	90 e0       	ldi	r25, 0x00	; 0
    8074:	87 30       	cpi	r24, 0x07	; 7
    8076:	91 05       	cpc	r25, r1
    8078:	08 f0       	brcs	.+2      	; 0x807c <pwm_init+0x18>
    807a:	8b c0       	rjmp	.+278    	; 0x8192 <pwm_init+0x12e>
    807c:	fc 01       	movw	r30, r24
    807e:	88 27       	eor	r24, r24
    8080:	eb 5f       	subi	r30, 0xFB	; 251
    8082:	fe 4f       	sbci	r31, 0xFE	; 254
    8084:	8f 4f       	sbci	r24, 0xFF	; 255
    8086:	0c 94 60 57 	jmp	0xaec0	; 0xaec0 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    808a:	80 e0       	ldi	r24, 0x00	; 0
    808c:	98 e0       	ldi	r25, 0x08	; 8
    808e:	88 83       	st	Y, r24
    8090:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    8092:	e0 e4       	ldi	r30, 0x40	; 64
    8094:	f6 e0       	ldi	r31, 0x06	; 6
    8096:	30 81       	ld	r19, Z
    8098:	81 e0       	ldi	r24, 0x01	; 1
    809a:	90 e0       	ldi	r25, 0x00	; 0
    809c:	2f ef       	ldi	r18, 0xFF	; 255
    809e:	24 0f       	add	r18, r20
    80a0:	02 c0       	rjmp	.+4      	; 0x80a6 <pwm_init+0x42>
    80a2:	88 0f       	add	r24, r24
    80a4:	99 1f       	adc	r25, r25
    80a6:	2a 95       	dec	r18
    80a8:	e2 f7       	brpl	.-8      	; 0x80a2 <pwm_init+0x3e>
    80aa:	83 2b       	or	r24, r19
    80ac:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    80ae:	71 c0       	rjmp	.+226    	; 0x8192 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    80b0:	80 e4       	ldi	r24, 0x40	; 64
    80b2:	98 e0       	ldi	r25, 0x08	; 8
    80b4:	88 83       	st	Y, r24
    80b6:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    80b8:	e0 e4       	ldi	r30, 0x40	; 64
    80ba:	f6 e0       	ldi	r31, 0x06	; 6
    80bc:	30 81       	ld	r19, Z
    80be:	81 e0       	ldi	r24, 0x01	; 1
    80c0:	90 e0       	ldi	r25, 0x00	; 0
    80c2:	23 e0       	ldi	r18, 0x03	; 3
    80c4:	24 0f       	add	r18, r20
    80c6:	02 c0       	rjmp	.+4      	; 0x80cc <pwm_init+0x68>
    80c8:	88 0f       	add	r24, r24
    80ca:	99 1f       	adc	r25, r25
    80cc:	2a 95       	dec	r18
    80ce:	e2 f7       	brpl	.-8      	; 0x80c8 <pwm_init+0x64>
    80d0:	83 2b       	or	r24, r19
    80d2:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    80d4:	5e c0       	rjmp	.+188    	; 0x8192 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    80d6:	80 e0       	ldi	r24, 0x00	; 0
    80d8:	99 e0       	ldi	r25, 0x09	; 9
    80da:	88 83       	st	Y, r24
    80dc:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    80de:	e0 e6       	ldi	r30, 0x60	; 96
    80e0:	f6 e0       	ldi	r31, 0x06	; 6
    80e2:	30 81       	ld	r19, Z
    80e4:	81 e0       	ldi	r24, 0x01	; 1
    80e6:	90 e0       	ldi	r25, 0x00	; 0
    80e8:	2f ef       	ldi	r18, 0xFF	; 255
    80ea:	24 0f       	add	r18, r20
    80ec:	02 c0       	rjmp	.+4      	; 0x80f2 <pwm_init+0x8e>
    80ee:	88 0f       	add	r24, r24
    80f0:	99 1f       	adc	r25, r25
    80f2:	2a 95       	dec	r18
    80f4:	e2 f7       	brpl	.-8      	; 0x80ee <pwm_init+0x8a>
    80f6:	83 2b       	or	r24, r19
    80f8:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    80fa:	4b c0       	rjmp	.+150    	; 0x8192 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    80fc:	80 e4       	ldi	r24, 0x40	; 64
    80fe:	99 e0       	ldi	r25, 0x09	; 9
    8100:	88 83       	st	Y, r24
    8102:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    8104:	e0 e6       	ldi	r30, 0x60	; 96
    8106:	f6 e0       	ldi	r31, 0x06	; 6
    8108:	30 81       	ld	r19, Z
    810a:	81 e0       	ldi	r24, 0x01	; 1
    810c:	90 e0       	ldi	r25, 0x00	; 0
    810e:	23 e0       	ldi	r18, 0x03	; 3
    8110:	24 0f       	add	r18, r20
    8112:	02 c0       	rjmp	.+4      	; 0x8118 <pwm_init+0xb4>
    8114:	88 0f       	add	r24, r24
    8116:	99 1f       	adc	r25, r25
    8118:	2a 95       	dec	r18
    811a:	e2 f7       	brpl	.-8      	; 0x8114 <pwm_init+0xb0>
    811c:	83 2b       	or	r24, r19
    811e:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    8120:	38 c0       	rjmp	.+112    	; 0x8192 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    8122:	80 e0       	ldi	r24, 0x00	; 0
    8124:	9a e0       	ldi	r25, 0x0A	; 10
    8126:	88 83       	st	Y, r24
    8128:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    812a:	e0 e8       	ldi	r30, 0x80	; 128
    812c:	f6 e0       	ldi	r31, 0x06	; 6
    812e:	30 81       	ld	r19, Z
    8130:	81 e0       	ldi	r24, 0x01	; 1
    8132:	90 e0       	ldi	r25, 0x00	; 0
    8134:	2f ef       	ldi	r18, 0xFF	; 255
    8136:	24 0f       	add	r18, r20
    8138:	02 c0       	rjmp	.+4      	; 0x813e <pwm_init+0xda>
    813a:	88 0f       	add	r24, r24
    813c:	99 1f       	adc	r25, r25
    813e:	2a 95       	dec	r18
    8140:	e2 f7       	brpl	.-8      	; 0x813a <pwm_init+0xd6>
    8142:	83 2b       	or	r24, r19
    8144:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    8146:	25 c0       	rjmp	.+74     	; 0x8192 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    8148:	80 e4       	ldi	r24, 0x40	; 64
    814a:	9a e0       	ldi	r25, 0x0A	; 10
    814c:	88 83       	st	Y, r24
    814e:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    8150:	e0 e8       	ldi	r30, 0x80	; 128
    8152:	f6 e0       	ldi	r31, 0x06	; 6
    8154:	30 81       	ld	r19, Z
    8156:	81 e0       	ldi	r24, 0x01	; 1
    8158:	90 e0       	ldi	r25, 0x00	; 0
    815a:	23 e0       	ldi	r18, 0x03	; 3
    815c:	24 0f       	add	r18, r20
    815e:	02 c0       	rjmp	.+4      	; 0x8164 <pwm_init+0x100>
    8160:	88 0f       	add	r24, r24
    8162:	99 1f       	adc	r25, r25
    8164:	2a 95       	dec	r18
    8166:	e2 f7       	brpl	.-8      	; 0x8160 <pwm_init+0xfc>
    8168:	83 2b       	or	r24, r19
    816a:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    816c:	12 c0       	rjmp	.+36     	; 0x8192 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    816e:	80 e0       	ldi	r24, 0x00	; 0
    8170:	9b e0       	ldi	r25, 0x0B	; 11
    8172:	88 83       	st	Y, r24
    8174:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    8176:	e0 ea       	ldi	r30, 0xA0	; 160
    8178:	f6 e0       	ldi	r31, 0x06	; 6
    817a:	30 81       	ld	r19, Z
    817c:	81 e0       	ldi	r24, 0x01	; 1
    817e:	90 e0       	ldi	r25, 0x00	; 0
    8180:	2f ef       	ldi	r18, 0xFF	; 255
    8182:	24 0f       	add	r18, r20
    8184:	02 c0       	rjmp	.+4      	; 0x818a <pwm_init+0x126>
    8186:	88 0f       	add	r24, r24
    8188:	99 1f       	adc	r25, r25
    818a:	2a 95       	dec	r18
    818c:	e2 f7       	brpl	.-8      	; 0x8186 <pwm_init+0x122>
    818e:	83 2b       	or	r24, r19
    8190:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    8192:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    8194:	42 30       	cpi	r20, 0x02	; 2
    8196:	61 f0       	breq	.+24     	; 0x81b0 <pwm_init+0x14c>
    8198:	18 f4       	brcc	.+6      	; 0x81a0 <pwm_init+0x13c>
    819a:	41 30       	cpi	r20, 0x01	; 1
    819c:	31 f0       	breq	.+12     	; 0x81aa <pwm_init+0x146>
    819e:	10 c0       	rjmp	.+32     	; 0x81c0 <pwm_init+0x15c>
    81a0:	43 30       	cpi	r20, 0x03	; 3
    81a2:	49 f0       	breq	.+18     	; 0x81b6 <pwm_init+0x152>
    81a4:	44 30       	cpi	r20, 0x04	; 4
    81a6:	51 f0       	breq	.+20     	; 0x81bc <pwm_init+0x158>
    81a8:	0b c0       	rjmp	.+22     	; 0x81c0 <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    81aa:	80 e1       	ldi	r24, 0x10	; 16
    81ac:	8b 83       	std	Y+3, r24	; 0x03
		break;
    81ae:	08 c0       	rjmp	.+16     	; 0x81c0 <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    81b0:	80 e2       	ldi	r24, 0x20	; 32
    81b2:	8b 83       	std	Y+3, r24	; 0x03
		break;
    81b4:	05 c0       	rjmp	.+10     	; 0x81c0 <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    81b6:	80 e4       	ldi	r24, 0x40	; 64
    81b8:	8b 83       	std	Y+3, r24	; 0x03
		break;
    81ba:	02 c0       	rjmp	.+4      	; 0x81c0 <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    81bc:	80 e8       	ldi	r24, 0x80	; 128
    81be:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    81c0:	88 81       	ld	r24, Y
    81c2:	99 81       	ldd	r25, Y+1	; 0x01
    81c4:	0e 94 db 35 	call	0x6bb6	; 0x6bb6 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    81c8:	e8 81       	ld	r30, Y
    81ca:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    81cc:	81 81       	ldd	r24, Z+1	; 0x01
    81ce:	88 7f       	andi	r24, 0xF8	; 248
    81d0:	83 60       	ori	r24, 0x03	; 3
    81d2:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    81d4:	1d 82       	std	Y+5, r1	; 0x05
    81d6:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    81d8:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    81da:	e8 81       	ld	r30, Y
    81dc:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    81de:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    81e0:	80 7f       	andi	r24, 0xF0	; 240
    81e2:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    81e4:	b8 01       	movw	r22, r16
    81e6:	ce 01       	movw	r24, r28
    81e8:	d1 de       	rcall	.-606    	; 0x7f8c <pwm_set_frequency>
}
    81ea:	df 91       	pop	r29
    81ec:	cf 91       	pop	r28
    81ee:	1f 91       	pop	r17
    81f0:	0f 91       	pop	r16
    81f2:	08 95       	ret

000081f4 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    81f4:	cf 93       	push	r28
    81f6:	df 93       	push	r29
    81f8:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    81fa:	2d 81       	ldd	r18, Y+5	; 0x05
    81fc:	3e 81       	ldd	r19, Y+6	; 0x06
    81fe:	a6 2f       	mov	r26, r22
    8200:	b0 e0       	ldi	r27, 0x00	; 0
    8202:	0e 94 6e 57 	call	0xaedc	; 0xaedc <__umulhisi3>
    8206:	24 e6       	ldi	r18, 0x64	; 100
    8208:	30 e0       	ldi	r19, 0x00	; 0
    820a:	40 e0       	ldi	r20, 0x00	; 0
    820c:	50 e0       	ldi	r21, 0x00	; 0
    820e:	0e 94 22 57 	call	0xae44	; 0xae44 <__udivmodsi4>
    8212:	8a 81       	ldd	r24, Y+2	; 0x02
    8214:	e8 81       	ld	r30, Y
    8216:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    8218:	e6 fd       	sbrc	r30, 6
    821a:	17 c0       	rjmp	.+46     	; 0x824a <pwm_start+0x56>
		switch (channel_index) {
    821c:	82 30       	cpi	r24, 0x02	; 2
    821e:	61 f0       	breq	.+24     	; 0x8238 <pwm_start+0x44>
    8220:	18 f4       	brcc	.+6      	; 0x8228 <pwm_start+0x34>
    8222:	81 30       	cpi	r24, 0x01	; 1
    8224:	31 f0       	breq	.+12     	; 0x8232 <pwm_start+0x3e>
    8226:	1b c0       	rjmp	.+54     	; 0x825e <pwm_start+0x6a>
    8228:	83 30       	cpi	r24, 0x03	; 3
    822a:	49 f0       	breq	.+18     	; 0x823e <pwm_start+0x4a>
    822c:	84 30       	cpi	r24, 0x04	; 4
    822e:	51 f0       	breq	.+20     	; 0x8244 <pwm_start+0x50>
    8230:	16 c0       	rjmp	.+44     	; 0x825e <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    8232:	20 af       	std	Z+56, r18	; 0x38
    8234:	31 af       	std	Z+57, r19	; 0x39
    8236:	13 c0       	rjmp	.+38     	; 0x825e <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    8238:	22 af       	std	Z+58, r18	; 0x3a
    823a:	33 af       	std	Z+59, r19	; 0x3b
    823c:	10 c0       	rjmp	.+32     	; 0x825e <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    823e:	24 af       	std	Z+60, r18	; 0x3c
    8240:	35 af       	std	Z+61, r19	; 0x3d
    8242:	0d c0       	rjmp	.+26     	; 0x825e <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    8244:	26 af       	std	Z+62, r18	; 0x3e
    8246:	37 af       	std	Z+63, r19	; 0x3f
    8248:	0a c0       	rjmp	.+20     	; 0x825e <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    824a:	81 30       	cpi	r24, 0x01	; 1
    824c:	19 f0       	breq	.+6      	; 0x8254 <pwm_start+0x60>
    824e:	82 30       	cpi	r24, 0x02	; 2
    8250:	21 f0       	breq	.+8      	; 0x825a <pwm_start+0x66>
    8252:	05 c0       	rjmp	.+10     	; 0x825e <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    8254:	20 af       	std	Z+56, r18	; 0x38
    8256:	31 af       	std	Z+57, r19	; 0x39
    8258:	02 c0       	rjmp	.+4      	; 0x825e <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    825a:	22 af       	std	Z+58, r18	; 0x3a
    825c:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    825e:	8d 81       	ldd	r24, Y+5	; 0x05
    8260:	9e 81       	ldd	r25, Y+6	; 0x06
    8262:	e8 81       	ld	r30, Y
    8264:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    8266:	86 a3       	std	Z+38, r24	; 0x26
    8268:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    826a:	8b 81       	ldd	r24, Y+3	; 0x03
    826c:	e8 81       	ld	r30, Y
    826e:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    8270:	e6 fd       	sbrc	r30, 6
    8272:	04 c0       	rjmp	.+8      	; 0x827c <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    8274:	91 81       	ldd	r25, Z+1	; 0x01
    8276:	89 2b       	or	r24, r25
    8278:	81 83       	std	Z+1, r24	; 0x01
    827a:	04 c0       	rjmp	.+8      	; 0x8284 <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    827c:	91 81       	ldd	r25, Z+1	; 0x01
    827e:	80 73       	andi	r24, 0x30	; 48
    8280:	89 2b       	or	r24, r25
    8282:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    8284:	e8 81       	ld	r30, Y
    8286:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    8288:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    828a:	80 7f       	andi	r24, 0xF0	; 240
    828c:	9c 81       	ldd	r25, Y+4	; 0x04
    828e:	89 2b       	or	r24, r25
    8290:	80 83       	st	Z, r24
}
    8292:	df 91       	pop	r29
    8294:	cf 91       	pop	r28
    8296:	08 95       	ret

00008298 <__portable_avr_delay_cycles>:
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
    8298:	04 c0       	rjmp	.+8      	; 0x82a2 <__portable_avr_delay_cycles+0xa>
    829a:	61 50       	subi	r22, 0x01	; 1
    829c:	71 09       	sbc	r23, r1
    829e:	81 09       	sbc	r24, r1
    82a0:	91 09       	sbc	r25, r1
    82a2:	61 15       	cp	r22, r1
    82a4:	71 05       	cpc	r23, r1
    82a6:	81 05       	cpc	r24, r1
    82a8:	91 05       	cpc	r25, r1
    82aa:	b9 f7       	brne	.-18     	; 0x829a <__portable_avr_delay_cycles+0x2>
    82ac:	08 95       	ret

000082ae <isr_rtc_alarm>:
    82ae:	10 92 bf 29 	sts	0x29BF, r1	; 0x8029bf <g_rtc_alarm>
    82b2:	10 92 c0 29 	sts	0x29C0, r1	; 0x8029c0 <g_rtc_alarm+0x1>
    82b6:	10 92 c1 29 	sts	0x29C1, r1	; 0x8029c1 <g_rtc_alarm+0x2>
    82ba:	10 92 c2 29 	sts	0x29C2, r1	; 0x8029c2 <g_rtc_alarm+0x3>
    82be:	08 95       	ret

000082c0 <isr_adc_a>:
    82c0:	80 91 26 02 	lds	r24, 0x0226	; 0x800226 <__TEXT_REGION_LENGTH__+0x700226>
    82c4:	4e 5b       	subi	r20, 0xBE	; 190
    82c6:	51 09       	sbc	r21, r1
    82c8:	60 ff       	sbrs	r22, 0
    82ca:	ba c0       	rjmp	.+372    	; 0x8440 <isr_adc_a+0x180>
    82cc:	82 95       	swap	r24
    82ce:	8f 70       	andi	r24, 0x0F	; 15
    82d0:	81 30       	cpi	r24, 0x01	; 1
    82d2:	29 f0       	breq	.+10     	; 0x82de <isr_adc_a+0x1e>
    82d4:	08 f4       	brcc	.+2      	; 0x82d8 <isr_adc_a+0x18>
    82d6:	79 c0       	rjmp	.+242    	; 0x83ca <isr_adc_a+0x10a>
    82d8:	82 30       	cpi	r24, 0x02	; 2
    82da:	e1 f1       	breq	.+120    	; 0x8354 <isr_adc_a+0x94>
    82dc:	08 95       	ret
    82de:	05 2e       	mov	r0, r21
    82e0:	00 0c       	add	r0, r0
    82e2:	66 0b       	sbc	r22, r22
    82e4:	77 0b       	sbc	r23, r23
    82e6:	80 91 2b 29 	lds	r24, 0x292B	; 0x80292b <g_adc_vctcxo_sum>
    82ea:	90 91 2c 29 	lds	r25, 0x292C	; 0x80292c <g_adc_vctcxo_sum+0x1>
    82ee:	a0 91 2d 29 	lds	r26, 0x292D	; 0x80292d <g_adc_vctcxo_sum+0x2>
    82f2:	b0 91 2e 29 	lds	r27, 0x292E	; 0x80292e <g_adc_vctcxo_sum+0x3>
    82f6:	48 0f       	add	r20, r24
    82f8:	59 1f       	adc	r21, r25
    82fa:	6a 1f       	adc	r22, r26
    82fc:	7b 1f       	adc	r23, r27
    82fe:	40 93 2b 29 	sts	0x292B, r20	; 0x80292b <g_adc_vctcxo_sum>
    8302:	50 93 2c 29 	sts	0x292C, r21	; 0x80292c <g_adc_vctcxo_sum+0x1>
    8306:	60 93 2d 29 	sts	0x292D, r22	; 0x80292d <g_adc_vctcxo_sum+0x2>
    830a:	70 93 2e 29 	sts	0x292E, r23	; 0x80292e <g_adc_vctcxo_sum+0x3>
    830e:	80 91 29 29 	lds	r24, 0x2929	; 0x802929 <g_adc_vctcxo_cnt>
    8312:	90 91 2a 29 	lds	r25, 0x292A	; 0x80292a <g_adc_vctcxo_cnt+0x1>
    8316:	01 96       	adiw	r24, 0x01	; 1
    8318:	80 93 29 29 	sts	0x2929, r24	; 0x802929 <g_adc_vctcxo_cnt>
    831c:	90 93 2a 29 	sts	0x292A, r25	; 0x80292a <g_adc_vctcxo_cnt+0x1>
    8320:	8f 3f       	cpi	r24, 0xFF	; 255
    8322:	91 05       	cpc	r25, r1
    8324:	09 f0       	breq	.+2      	; 0x8328 <isr_adc_a+0x68>
    8326:	08 f4       	brcc	.+2      	; 0x832a <isr_adc_a+0x6a>
    8328:	40 c1       	rjmp	.+640    	; 0x85aa <isr_adc_a+0x2ea>
    832a:	40 93 2f 29 	sts	0x292F, r20	; 0x80292f <g_adc_vctcxo_cur>
    832e:	50 93 30 29 	sts	0x2930, r21	; 0x802930 <g_adc_vctcxo_cur+0x1>
    8332:	60 93 31 29 	sts	0x2931, r22	; 0x802931 <g_adc_vctcxo_cur+0x2>
    8336:	70 93 32 29 	sts	0x2932, r23	; 0x802932 <g_adc_vctcxo_cur+0x3>
    833a:	10 92 29 29 	sts	0x2929, r1	; 0x802929 <g_adc_vctcxo_cnt>
    833e:	10 92 2a 29 	sts	0x292A, r1	; 0x80292a <g_adc_vctcxo_cnt+0x1>
    8342:	10 92 2b 29 	sts	0x292B, r1	; 0x80292b <g_adc_vctcxo_sum>
    8346:	10 92 2c 29 	sts	0x292C, r1	; 0x80292c <g_adc_vctcxo_sum+0x1>
    834a:	10 92 2d 29 	sts	0x292D, r1	; 0x80292d <g_adc_vctcxo_sum+0x2>
    834e:	10 92 2e 29 	sts	0x292E, r1	; 0x80292e <g_adc_vctcxo_sum+0x3>
    8352:	08 95       	ret
    8354:	05 2e       	mov	r0, r21
    8356:	00 0c       	add	r0, r0
    8358:	66 0b       	sbc	r22, r22
    835a:	77 0b       	sbc	r23, r23
    835c:	80 91 21 29 	lds	r24, 0x2921	; 0x802921 <g_adc_5v0_sum>
    8360:	90 91 22 29 	lds	r25, 0x2922	; 0x802922 <g_adc_5v0_sum+0x1>
    8364:	a0 91 23 29 	lds	r26, 0x2923	; 0x802923 <g_adc_5v0_sum+0x2>
    8368:	b0 91 24 29 	lds	r27, 0x2924	; 0x802924 <g_adc_5v0_sum+0x3>
    836c:	48 0f       	add	r20, r24
    836e:	59 1f       	adc	r21, r25
    8370:	6a 1f       	adc	r22, r26
    8372:	7b 1f       	adc	r23, r27
    8374:	40 93 21 29 	sts	0x2921, r20	; 0x802921 <g_adc_5v0_sum>
    8378:	50 93 22 29 	sts	0x2922, r21	; 0x802922 <g_adc_5v0_sum+0x1>
    837c:	60 93 23 29 	sts	0x2923, r22	; 0x802923 <g_adc_5v0_sum+0x2>
    8380:	70 93 24 29 	sts	0x2924, r23	; 0x802924 <g_adc_5v0_sum+0x3>
    8384:	80 91 1f 29 	lds	r24, 0x291F	; 0x80291f <g_adc_5v0_cnt>
    8388:	90 91 20 29 	lds	r25, 0x2920	; 0x802920 <g_adc_5v0_cnt+0x1>
    838c:	01 96       	adiw	r24, 0x01	; 1
    838e:	80 93 1f 29 	sts	0x291F, r24	; 0x80291f <g_adc_5v0_cnt>
    8392:	90 93 20 29 	sts	0x2920, r25	; 0x802920 <g_adc_5v0_cnt+0x1>
    8396:	8f 3f       	cpi	r24, 0xFF	; 255
    8398:	91 05       	cpc	r25, r1
    839a:	09 f0       	breq	.+2      	; 0x839e <isr_adc_a+0xde>
    839c:	08 f4       	brcc	.+2      	; 0x83a0 <isr_adc_a+0xe0>
    839e:	05 c1       	rjmp	.+522    	; 0x85aa <isr_adc_a+0x2ea>
    83a0:	40 93 25 29 	sts	0x2925, r20	; 0x802925 <g_adc_5v0_cur>
    83a4:	50 93 26 29 	sts	0x2926, r21	; 0x802926 <g_adc_5v0_cur+0x1>
    83a8:	60 93 27 29 	sts	0x2927, r22	; 0x802927 <g_adc_5v0_cur+0x2>
    83ac:	70 93 28 29 	sts	0x2928, r23	; 0x802928 <g_adc_5v0_cur+0x3>
    83b0:	10 92 1f 29 	sts	0x291F, r1	; 0x80291f <g_adc_5v0_cnt>
    83b4:	10 92 20 29 	sts	0x2920, r1	; 0x802920 <g_adc_5v0_cnt+0x1>
    83b8:	10 92 21 29 	sts	0x2921, r1	; 0x802921 <g_adc_5v0_sum>
    83bc:	10 92 22 29 	sts	0x2922, r1	; 0x802922 <g_adc_5v0_sum+0x1>
    83c0:	10 92 23 29 	sts	0x2923, r1	; 0x802923 <g_adc_5v0_sum+0x2>
    83c4:	10 92 24 29 	sts	0x2924, r1	; 0x802924 <g_adc_5v0_sum+0x3>
    83c8:	08 95       	ret
    83ca:	05 2e       	mov	r0, r21
    83cc:	00 0c       	add	r0, r0
    83ce:	66 0b       	sbc	r22, r22
    83d0:	77 0b       	sbc	r23, r23
    83d2:	80 91 17 29 	lds	r24, 0x2917	; 0x802917 <g_adc_vbat_sum>
    83d6:	90 91 18 29 	lds	r25, 0x2918	; 0x802918 <g_adc_vbat_sum+0x1>
    83da:	a0 91 19 29 	lds	r26, 0x2919	; 0x802919 <g_adc_vbat_sum+0x2>
    83de:	b0 91 1a 29 	lds	r27, 0x291A	; 0x80291a <g_adc_vbat_sum+0x3>
    83e2:	48 0f       	add	r20, r24
    83e4:	59 1f       	adc	r21, r25
    83e6:	6a 1f       	adc	r22, r26
    83e8:	7b 1f       	adc	r23, r27
    83ea:	40 93 17 29 	sts	0x2917, r20	; 0x802917 <g_adc_vbat_sum>
    83ee:	50 93 18 29 	sts	0x2918, r21	; 0x802918 <g_adc_vbat_sum+0x1>
    83f2:	60 93 19 29 	sts	0x2919, r22	; 0x802919 <g_adc_vbat_sum+0x2>
    83f6:	70 93 1a 29 	sts	0x291A, r23	; 0x80291a <g_adc_vbat_sum+0x3>
    83fa:	80 91 15 29 	lds	r24, 0x2915	; 0x802915 <g_adc_vbat_cnt>
    83fe:	90 91 16 29 	lds	r25, 0x2916	; 0x802916 <g_adc_vbat_cnt+0x1>
    8402:	01 96       	adiw	r24, 0x01	; 1
    8404:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <g_adc_vbat_cnt>
    8408:	90 93 16 29 	sts	0x2916, r25	; 0x802916 <g_adc_vbat_cnt+0x1>
    840c:	8f 3f       	cpi	r24, 0xFF	; 255
    840e:	91 05       	cpc	r25, r1
    8410:	09 f0       	breq	.+2      	; 0x8414 <isr_adc_a+0x154>
    8412:	08 f4       	brcc	.+2      	; 0x8416 <isr_adc_a+0x156>
    8414:	ca c0       	rjmp	.+404    	; 0x85aa <isr_adc_a+0x2ea>
    8416:	40 93 1b 29 	sts	0x291B, r20	; 0x80291b <g_adc_vbat_cur>
    841a:	50 93 1c 29 	sts	0x291C, r21	; 0x80291c <g_adc_vbat_cur+0x1>
    841e:	60 93 1d 29 	sts	0x291D, r22	; 0x80291d <g_adc_vbat_cur+0x2>
    8422:	70 93 1e 29 	sts	0x291E, r23	; 0x80291e <g_adc_vbat_cur+0x3>
    8426:	10 92 15 29 	sts	0x2915, r1	; 0x802915 <g_adc_vbat_cnt>
    842a:	10 92 16 29 	sts	0x2916, r1	; 0x802916 <g_adc_vbat_cnt+0x1>
    842e:	10 92 17 29 	sts	0x2917, r1	; 0x802917 <g_adc_vbat_sum>
    8432:	10 92 18 29 	sts	0x2918, r1	; 0x802918 <g_adc_vbat_sum+0x1>
    8436:	10 92 19 29 	sts	0x2919, r1	; 0x802919 <g_adc_vbat_sum+0x2>
    843a:	10 92 1a 29 	sts	0x291A, r1	; 0x80291a <g_adc_vbat_sum+0x3>
    843e:	08 95       	ret
    8440:	61 ff       	sbrs	r22, 1
    8442:	3b c0       	rjmp	.+118    	; 0x84ba <isr_adc_a+0x1fa>
    8444:	05 2e       	mov	r0, r21
    8446:	00 0c       	add	r0, r0
    8448:	66 0b       	sbc	r22, r22
    844a:	77 0b       	sbc	r23, r23
    844c:	80 91 0d 29 	lds	r24, 0x290D	; 0x80290d <g_adc_io_adc4_sum>
    8450:	90 91 0e 29 	lds	r25, 0x290E	; 0x80290e <g_adc_io_adc4_sum+0x1>
    8454:	a0 91 0f 29 	lds	r26, 0x290F	; 0x80290f <g_adc_io_adc4_sum+0x2>
    8458:	b0 91 10 29 	lds	r27, 0x2910	; 0x802910 <g_adc_io_adc4_sum+0x3>
    845c:	48 0f       	add	r20, r24
    845e:	59 1f       	adc	r21, r25
    8460:	6a 1f       	adc	r22, r26
    8462:	7b 1f       	adc	r23, r27
    8464:	40 93 0d 29 	sts	0x290D, r20	; 0x80290d <g_adc_io_adc4_sum>
    8468:	50 93 0e 29 	sts	0x290E, r21	; 0x80290e <g_adc_io_adc4_sum+0x1>
    846c:	60 93 0f 29 	sts	0x290F, r22	; 0x80290f <g_adc_io_adc4_sum+0x2>
    8470:	70 93 10 29 	sts	0x2910, r23	; 0x802910 <g_adc_io_adc4_sum+0x3>
    8474:	80 91 0b 29 	lds	r24, 0x290B	; 0x80290b <g_adc_io_adc4_cnt>
    8478:	90 91 0c 29 	lds	r25, 0x290C	; 0x80290c <g_adc_io_adc4_cnt+0x1>
    847c:	01 96       	adiw	r24, 0x01	; 1
    847e:	80 93 0b 29 	sts	0x290B, r24	; 0x80290b <g_adc_io_adc4_cnt>
    8482:	90 93 0c 29 	sts	0x290C, r25	; 0x80290c <g_adc_io_adc4_cnt+0x1>
    8486:	8f 3f       	cpi	r24, 0xFF	; 255
    8488:	91 05       	cpc	r25, r1
    848a:	09 f0       	breq	.+2      	; 0x848e <isr_adc_a+0x1ce>
    848c:	08 f4       	brcc	.+2      	; 0x8490 <isr_adc_a+0x1d0>
    848e:	8d c0       	rjmp	.+282    	; 0x85aa <isr_adc_a+0x2ea>
    8490:	40 93 11 29 	sts	0x2911, r20	; 0x802911 <g_adc_io_adc4_cur>
    8494:	50 93 12 29 	sts	0x2912, r21	; 0x802912 <g_adc_io_adc4_cur+0x1>
    8498:	60 93 13 29 	sts	0x2913, r22	; 0x802913 <g_adc_io_adc4_cur+0x2>
    849c:	70 93 14 29 	sts	0x2914, r23	; 0x802914 <g_adc_io_adc4_cur+0x3>
    84a0:	10 92 0b 29 	sts	0x290B, r1	; 0x80290b <g_adc_io_adc4_cnt>
    84a4:	10 92 0c 29 	sts	0x290C, r1	; 0x80290c <g_adc_io_adc4_cnt+0x1>
    84a8:	10 92 0d 29 	sts	0x290D, r1	; 0x80290d <g_adc_io_adc4_sum>
    84ac:	10 92 0e 29 	sts	0x290E, r1	; 0x80290e <g_adc_io_adc4_sum+0x1>
    84b0:	10 92 0f 29 	sts	0x290F, r1	; 0x80290f <g_adc_io_adc4_sum+0x2>
    84b4:	10 92 10 29 	sts	0x2910, r1	; 0x802910 <g_adc_io_adc4_sum+0x3>
    84b8:	08 95       	ret
    84ba:	62 ff       	sbrs	r22, 2
    84bc:	3b c0       	rjmp	.+118    	; 0x8534 <isr_adc_a+0x274>
    84be:	05 2e       	mov	r0, r21
    84c0:	00 0c       	add	r0, r0
    84c2:	66 0b       	sbc	r22, r22
    84c4:	77 0b       	sbc	r23, r23
    84c6:	80 91 03 29 	lds	r24, 0x2903	; 0x802903 <g_adc_io_adc5_sum>
    84ca:	90 91 04 29 	lds	r25, 0x2904	; 0x802904 <g_adc_io_adc5_sum+0x1>
    84ce:	a0 91 05 29 	lds	r26, 0x2905	; 0x802905 <g_adc_io_adc5_sum+0x2>
    84d2:	b0 91 06 29 	lds	r27, 0x2906	; 0x802906 <g_adc_io_adc5_sum+0x3>
    84d6:	48 0f       	add	r20, r24
    84d8:	59 1f       	adc	r21, r25
    84da:	6a 1f       	adc	r22, r26
    84dc:	7b 1f       	adc	r23, r27
    84de:	40 93 03 29 	sts	0x2903, r20	; 0x802903 <g_adc_io_adc5_sum>
    84e2:	50 93 04 29 	sts	0x2904, r21	; 0x802904 <g_adc_io_adc5_sum+0x1>
    84e6:	60 93 05 29 	sts	0x2905, r22	; 0x802905 <g_adc_io_adc5_sum+0x2>
    84ea:	70 93 06 29 	sts	0x2906, r23	; 0x802906 <g_adc_io_adc5_sum+0x3>
    84ee:	80 91 01 29 	lds	r24, 0x2901	; 0x802901 <g_adc_io_adc5_cnt>
    84f2:	90 91 02 29 	lds	r25, 0x2902	; 0x802902 <g_adc_io_adc5_cnt+0x1>
    84f6:	01 96       	adiw	r24, 0x01	; 1
    84f8:	80 93 01 29 	sts	0x2901, r24	; 0x802901 <g_adc_io_adc5_cnt>
    84fc:	90 93 02 29 	sts	0x2902, r25	; 0x802902 <g_adc_io_adc5_cnt+0x1>
    8500:	8f 3f       	cpi	r24, 0xFF	; 255
    8502:	91 05       	cpc	r25, r1
    8504:	09 f0       	breq	.+2      	; 0x8508 <isr_adc_a+0x248>
    8506:	08 f4       	brcc	.+2      	; 0x850a <isr_adc_a+0x24a>
    8508:	50 c0       	rjmp	.+160    	; 0x85aa <isr_adc_a+0x2ea>
    850a:	40 93 07 29 	sts	0x2907, r20	; 0x802907 <g_adc_io_adc5_cur>
    850e:	50 93 08 29 	sts	0x2908, r21	; 0x802908 <g_adc_io_adc5_cur+0x1>
    8512:	60 93 09 29 	sts	0x2909, r22	; 0x802909 <g_adc_io_adc5_cur+0x2>
    8516:	70 93 0a 29 	sts	0x290A, r23	; 0x80290a <g_adc_io_adc5_cur+0x3>
    851a:	10 92 01 29 	sts	0x2901, r1	; 0x802901 <g_adc_io_adc5_cnt>
    851e:	10 92 02 29 	sts	0x2902, r1	; 0x802902 <g_adc_io_adc5_cnt+0x1>
    8522:	10 92 03 29 	sts	0x2903, r1	; 0x802903 <g_adc_io_adc5_sum>
    8526:	10 92 04 29 	sts	0x2904, r1	; 0x802904 <g_adc_io_adc5_sum+0x1>
    852a:	10 92 05 29 	sts	0x2905, r1	; 0x802905 <g_adc_io_adc5_sum+0x2>
    852e:	10 92 06 29 	sts	0x2906, r1	; 0x802906 <g_adc_io_adc5_sum+0x3>
    8532:	08 95       	ret
    8534:	63 ff       	sbrs	r22, 3
    8536:	39 c0       	rjmp	.+114    	; 0x85aa <isr_adc_a+0x2ea>
    8538:	05 2e       	mov	r0, r21
    853a:	00 0c       	add	r0, r0
    853c:	66 0b       	sbc	r22, r22
    853e:	77 0b       	sbc	r23, r23
    8540:	80 91 f9 28 	lds	r24, 0x28F9	; 0x8028f9 <g_adc_silence_sum>
    8544:	90 91 fa 28 	lds	r25, 0x28FA	; 0x8028fa <g_adc_silence_sum+0x1>
    8548:	a0 91 fb 28 	lds	r26, 0x28FB	; 0x8028fb <g_adc_silence_sum+0x2>
    854c:	b0 91 fc 28 	lds	r27, 0x28FC	; 0x8028fc <g_adc_silence_sum+0x3>
    8550:	48 0f       	add	r20, r24
    8552:	59 1f       	adc	r21, r25
    8554:	6a 1f       	adc	r22, r26
    8556:	7b 1f       	adc	r23, r27
    8558:	40 93 f9 28 	sts	0x28F9, r20	; 0x8028f9 <g_adc_silence_sum>
    855c:	50 93 fa 28 	sts	0x28FA, r21	; 0x8028fa <g_adc_silence_sum+0x1>
    8560:	60 93 fb 28 	sts	0x28FB, r22	; 0x8028fb <g_adc_silence_sum+0x2>
    8564:	70 93 fc 28 	sts	0x28FC, r23	; 0x8028fc <g_adc_silence_sum+0x3>
    8568:	80 91 f7 28 	lds	r24, 0x28F7	; 0x8028f7 <g_adc_silence_cnt>
    856c:	90 91 f8 28 	lds	r25, 0x28F8	; 0x8028f8 <g_adc_silence_cnt+0x1>
    8570:	01 96       	adiw	r24, 0x01	; 1
    8572:	80 93 f7 28 	sts	0x28F7, r24	; 0x8028f7 <g_adc_silence_cnt>
    8576:	90 93 f8 28 	sts	0x28F8, r25	; 0x8028f8 <g_adc_silence_cnt+0x1>
    857a:	8f 3f       	cpi	r24, 0xFF	; 255
    857c:	91 05       	cpc	r25, r1
    857e:	a9 f0       	breq	.+42     	; 0x85aa <isr_adc_a+0x2ea>
    8580:	a0 f0       	brcs	.+40     	; 0x85aa <isr_adc_a+0x2ea>
    8582:	40 93 fd 28 	sts	0x28FD, r20	; 0x8028fd <g_adc_silence_cur>
    8586:	50 93 fe 28 	sts	0x28FE, r21	; 0x8028fe <g_adc_silence_cur+0x1>
    858a:	60 93 ff 28 	sts	0x28FF, r22	; 0x8028ff <g_adc_silence_cur+0x2>
    858e:	70 93 00 29 	sts	0x2900, r23	; 0x802900 <g_adc_silence_cur+0x3>
    8592:	10 92 f7 28 	sts	0x28F7, r1	; 0x8028f7 <g_adc_silence_cnt>
    8596:	10 92 f8 28 	sts	0x28F8, r1	; 0x8028f8 <g_adc_silence_cnt+0x1>
    859a:	10 92 f9 28 	sts	0x28F9, r1	; 0x8028f9 <g_adc_silence_sum>
    859e:	10 92 fa 28 	sts	0x28FA, r1	; 0x8028fa <g_adc_silence_sum+0x1>
    85a2:	10 92 fb 28 	sts	0x28FB, r1	; 0x8028fb <g_adc_silence_sum+0x2>
    85a6:	10 92 fc 28 	sts	0x28FC, r1	; 0x8028fc <g_adc_silence_sum+0x3>
    85aa:	08 95       	ret

000085ac <isr_adc_b>:
    85ac:	60 ff       	sbrs	r22, 0
    85ae:	3b c0       	rjmp	.+118    	; 0x8626 <isr_adc_b+0x7a>
    85b0:	4e 5b       	subi	r20, 0xBE	; 190
    85b2:	51 09       	sbc	r21, r1
    85b4:	05 2e       	mov	r0, r21
    85b6:	00 0c       	add	r0, r0
    85b8:	66 0b       	sbc	r22, r22
    85ba:	77 0b       	sbc	r23, r23
    85bc:	80 91 ef 28 	lds	r24, 0x28EF	; 0x8028ef <g_adc_temp_sum>
    85c0:	90 91 f0 28 	lds	r25, 0x28F0	; 0x8028f0 <g_adc_temp_sum+0x1>
    85c4:	a0 91 f1 28 	lds	r26, 0x28F1	; 0x8028f1 <g_adc_temp_sum+0x2>
    85c8:	b0 91 f2 28 	lds	r27, 0x28F2	; 0x8028f2 <g_adc_temp_sum+0x3>
    85cc:	48 0f       	add	r20, r24
    85ce:	59 1f       	adc	r21, r25
    85d0:	6a 1f       	adc	r22, r26
    85d2:	7b 1f       	adc	r23, r27
    85d4:	40 93 ef 28 	sts	0x28EF, r20	; 0x8028ef <g_adc_temp_sum>
    85d8:	50 93 f0 28 	sts	0x28F0, r21	; 0x8028f0 <g_adc_temp_sum+0x1>
    85dc:	60 93 f1 28 	sts	0x28F1, r22	; 0x8028f1 <g_adc_temp_sum+0x2>
    85e0:	70 93 f2 28 	sts	0x28F2, r23	; 0x8028f2 <g_adc_temp_sum+0x3>
    85e4:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <g_adc_temp_cnt>
    85e8:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <g_adc_temp_cnt+0x1>
    85ec:	01 96       	adiw	r24, 0x01	; 1
    85ee:	80 93 ed 28 	sts	0x28ED, r24	; 0x8028ed <g_adc_temp_cnt>
    85f2:	90 93 ee 28 	sts	0x28EE, r25	; 0x8028ee <g_adc_temp_cnt+0x1>
    85f6:	8f 3f       	cpi	r24, 0xFF	; 255
    85f8:	91 05       	cpc	r25, r1
    85fa:	a9 f0       	breq	.+42     	; 0x8626 <isr_adc_b+0x7a>
    85fc:	a0 f0       	brcs	.+40     	; 0x8626 <isr_adc_b+0x7a>
    85fe:	40 93 f3 28 	sts	0x28F3, r20	; 0x8028f3 <g_adc_temp_cur>
    8602:	50 93 f4 28 	sts	0x28F4, r21	; 0x8028f4 <g_adc_temp_cur+0x1>
    8606:	60 93 f5 28 	sts	0x28F5, r22	; 0x8028f5 <g_adc_temp_cur+0x2>
    860a:	70 93 f6 28 	sts	0x28F6, r23	; 0x8028f6 <g_adc_temp_cur+0x3>
    860e:	10 92 ed 28 	sts	0x28ED, r1	; 0x8028ed <g_adc_temp_cnt>
    8612:	10 92 ee 28 	sts	0x28EE, r1	; 0x8028ee <g_adc_temp_cnt+0x1>
    8616:	10 92 ef 28 	sts	0x28EF, r1	; 0x8028ef <g_adc_temp_sum>
    861a:	10 92 f0 28 	sts	0x28F0, r1	; 0x8028f0 <g_adc_temp_sum+0x1>
    861e:	10 92 f1 28 	sts	0x28F1, r1	; 0x8028f1 <g_adc_temp_sum+0x2>
    8622:	10 92 f2 28 	sts	0x28F2, r1	; 0x8028f2 <g_adc_temp_sum+0x3>
    8626:	08 95       	ret

00008628 <task_dac>:
    8628:	cf 93       	push	r28
    862a:	df 93       	push	r29
    862c:	1f 92       	push	r1
    862e:	1f 92       	push	r1
    8630:	cd b7       	in	r28, 0x3d	; 61
    8632:	de b7       	in	r29, 0x3e	; 62
    8634:	8f b7       	in	r24, 0x3f	; 63
    8636:	8a 83       	std	Y+2, r24	; 0x02
    8638:	f8 94       	cli
    863a:	8a 81       	ldd	r24, Y+2	; 0x02
    863c:	8f bf       	out	0x3f, r24	; 63
    863e:	80 91 5d 28 	lds	r24, 0x285D	; 0x80285d <s_dds0_freq_mHz.7542>
    8642:	90 91 5e 28 	lds	r25, 0x285E	; 0x80285e <s_dds0_freq_mHz.7542+0x1>
    8646:	a0 91 5f 28 	lds	r26, 0x285F	; 0x80285f <s_dds0_freq_mHz.7542+0x2>
    864a:	b0 91 60 28 	lds	r27, 0x2860	; 0x802860 <s_dds0_freq_mHz.7542+0x3>
    864e:	80 38       	cpi	r24, 0x80	; 128
    8650:	94 48       	sbci	r25, 0x84	; 132
    8652:	ae 41       	sbci	r26, 0x1E	; 30
    8654:	b1 05       	cpc	r27, r1
    8656:	69 f4       	brne	.+26     	; 0x8672 <task_dac+0x4a>
    8658:	80 91 59 28 	lds	r24, 0x2859	; 0x802859 <s_dds1_freq_mHz.7543>
    865c:	90 91 5a 28 	lds	r25, 0x285A	; 0x80285a <s_dds1_freq_mHz.7543+0x1>
    8660:	a0 91 5b 28 	lds	r26, 0x285B	; 0x80285b <s_dds1_freq_mHz.7543+0x2>
    8664:	b0 91 5c 28 	lds	r27, 0x285C	; 0x80285c <s_dds1_freq_mHz.7543+0x3>
    8668:	8a 30       	cpi	r24, 0x0A	; 10
    866a:	99 40       	sbci	r25, 0x09	; 9
    866c:	ad 43       	sbci	r26, 0x3D	; 61
    866e:	b1 05       	cpc	r27, r1
    8670:	a9 f1       	breq	.+106    	; 0x86dc <task_dac+0xb4>
    8672:	80 e8       	ldi	r24, 0x80	; 128
    8674:	94 e8       	ldi	r25, 0x84	; 132
    8676:	ae e1       	ldi	r26, 0x1E	; 30
    8678:	b0 e0       	ldi	r27, 0x00	; 0
    867a:	80 93 5d 28 	sts	0x285D, r24	; 0x80285d <s_dds0_freq_mHz.7542>
    867e:	90 93 5e 28 	sts	0x285E, r25	; 0x80285e <s_dds0_freq_mHz.7542+0x1>
    8682:	a0 93 5f 28 	sts	0x285F, r26	; 0x80285f <s_dds0_freq_mHz.7542+0x2>
    8686:	b0 93 60 28 	sts	0x2860, r27	; 0x802860 <s_dds0_freq_mHz.7542+0x3>
    868a:	8a e0       	ldi	r24, 0x0A	; 10
    868c:	99 e0       	ldi	r25, 0x09	; 9
    868e:	ad e3       	ldi	r26, 0x3D	; 61
    8690:	b0 e0       	ldi	r27, 0x00	; 0
    8692:	80 93 59 28 	sts	0x2859, r24	; 0x802859 <s_dds1_freq_mHz.7543>
    8696:	90 93 5a 28 	sts	0x285A, r25	; 0x80285a <s_dds1_freq_mHz.7543+0x1>
    869a:	a0 93 5b 28 	sts	0x285B, r26	; 0x80285b <s_dds1_freq_mHz.7543+0x2>
    869e:	b0 93 5c 28 	sts	0x285C, r27	; 0x80285c <s_dds1_freq_mHz.7543+0x3>
    86a2:	8f b7       	in	r24, 0x3f	; 63
    86a4:	89 83       	std	Y+1, r24	; 0x01
    86a6:	f8 94       	cli
    86a8:	89 81       	ldd	r24, Y+1	; 0x01
    86aa:	4a ea       	ldi	r20, 0xAA	; 170
    86ac:	5a ea       	ldi	r21, 0xAA	; 170
    86ae:	6a ea       	ldi	r22, 0xAA	; 170
    86b0:	7a e0       	ldi	r23, 0x0A	; 10
    86b2:	40 93 b1 28 	sts	0x28B1, r20	; 0x8028b1 <dds0_inc>
    86b6:	50 93 b2 28 	sts	0x28B2, r21	; 0x8028b2 <dds0_inc+0x1>
    86ba:	60 93 b3 28 	sts	0x28B3, r22	; 0x8028b3 <dds0_inc+0x2>
    86be:	70 93 b4 28 	sts	0x28B4, r23	; 0x8028b4 <dds0_inc+0x3>
    86c2:	44 ed       	ldi	r20, 0xD4	; 212
    86c4:	58 e5       	ldi	r21, 0x58	; 88
    86c6:	65 e5       	ldi	r22, 0x55	; 85
    86c8:	75 e1       	ldi	r23, 0x15	; 21
    86ca:	40 93 a9 28 	sts	0x28A9, r20	; 0x8028a9 <dds1_inc>
    86ce:	50 93 aa 28 	sts	0x28AA, r21	; 0x8028aa <dds1_inc+0x1>
    86d2:	60 93 ab 28 	sts	0x28AB, r22	; 0x8028ab <dds1_inc+0x2>
    86d6:	70 93 ac 28 	sts	0x28AC, r23	; 0x8028ac <dds1_inc+0x3>
    86da:	8f bf       	out	0x3f, r24	; 63
    86dc:	0f 90       	pop	r0
    86de:	0f 90       	pop	r0
    86e0:	df 91       	pop	r29
    86e2:	cf 91       	pop	r28
    86e4:	08 95       	ret

000086e6 <isr_tcc0_ovfl>:
    86e6:	cf 92       	push	r12
    86e8:	df 92       	push	r13
    86ea:	ef 92       	push	r14
    86ec:	ff 92       	push	r15
    86ee:	0f 93       	push	r16
    86f0:	1f 93       	push	r17
    86f2:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <rtc_get_time>
    86f6:	21 e0       	ldi	r18, 0x01	; 1
    86f8:	20 93 0c 08 	sts	0x080C, r18	; 0x80080c <__TEXT_REGION_LENGTH__+0x70080c>
    86fc:	20 91 c4 29 	lds	r18, 0x29C4	; 0x8029c4 <g_workmode>
    8700:	22 30       	cpi	r18, 0x02	; 2
    8702:	09 f0       	breq	.+2      	; 0x8706 <isr_tcc0_ovfl+0x20>
    8704:	4a c0       	rjmp	.+148    	; 0x879a <isr_tcc0_ovfl+0xb4>
    8706:	00 91 65 28 	lds	r16, 0x2865	; 0x802865 <last_10ms.7427>
    870a:	10 91 66 28 	lds	r17, 0x2866	; 0x802866 <last_10ms.7427+0x1>
    870e:	20 91 67 28 	lds	r18, 0x2867	; 0x802867 <last_10ms.7427+0x2>
    8712:	30 91 68 28 	lds	r19, 0x2868	; 0x802868 <last_10ms.7427+0x3>
    8716:	6b 01       	movw	r12, r22
    8718:	7c 01       	movw	r14, r24
    871a:	c0 1a       	sub	r12, r16
    871c:	d1 0a       	sbc	r13, r17
    871e:	e2 0a       	sbc	r14, r18
    8720:	f3 0a       	sbc	r15, r19
    8722:	4a e0       	ldi	r20, 0x0A	; 10
    8724:	c4 16       	cp	r12, r20
    8726:	d1 04       	cpc	r13, r1
    8728:	e1 04       	cpc	r14, r1
    872a:	f1 04       	cpc	r15, r1
    872c:	28 f4       	brcc	.+10     	; 0x8738 <isr_tcc0_ovfl+0x52>
    872e:	60 17       	cp	r22, r16
    8730:	71 07       	cpc	r23, r17
    8732:	82 07       	cpc	r24, r18
    8734:	93 07       	cpc	r25, r19
    8736:	58 f4       	brcc	.+22     	; 0x874e <isr_tcc0_ovfl+0x68>
    8738:	60 93 65 28 	sts	0x2865, r22	; 0x802865 <last_10ms.7427>
    873c:	70 93 66 28 	sts	0x2866, r23	; 0x802866 <last_10ms.7427+0x1>
    8740:	80 93 67 28 	sts	0x2867, r24	; 0x802867 <last_10ms.7427+0x2>
    8744:	90 93 68 28 	sts	0x2868, r25	; 0x802868 <last_10ms.7427+0x3>
    8748:	0e 94 e5 1d 	call	0x3bca	; 0x3bca <isr_10ms_twi1_onboard>
    874c:	26 c0       	rjmp	.+76     	; 0x879a <isr_tcc0_ovfl+0xb4>
    874e:	00 91 61 28 	lds	r16, 0x2861	; 0x802861 <last_500ms.7428>
    8752:	10 91 62 28 	lds	r17, 0x2862	; 0x802862 <last_500ms.7428+0x1>
    8756:	20 91 63 28 	lds	r18, 0x2863	; 0x802863 <last_500ms.7428+0x2>
    875a:	30 91 64 28 	lds	r19, 0x2864	; 0x802864 <last_500ms.7428+0x3>
    875e:	6b 01       	movw	r12, r22
    8760:	7c 01       	movw	r14, r24
    8762:	c0 1a       	sub	r12, r16
    8764:	d1 0a       	sbc	r13, r17
    8766:	e2 0a       	sbc	r14, r18
    8768:	f3 0a       	sbc	r15, r19
    876a:	c1 14       	cp	r12, r1
    876c:	42 e0       	ldi	r20, 0x02	; 2
    876e:	d4 06       	cpc	r13, r20
    8770:	e1 04       	cpc	r14, r1
    8772:	f1 04       	cpc	r15, r1
    8774:	28 f4       	brcc	.+10     	; 0x8780 <isr_tcc0_ovfl+0x9a>
    8776:	60 17       	cp	r22, r16
    8778:	71 07       	cpc	r23, r17
    877a:	82 07       	cpc	r24, r18
    877c:	93 07       	cpc	r25, r19
    877e:	58 f4       	brcc	.+22     	; 0x8796 <isr_tcc0_ovfl+0xb0>
    8780:	60 93 61 28 	sts	0x2861, r22	; 0x802861 <last_500ms.7428>
    8784:	70 93 62 28 	sts	0x2862, r23	; 0x802862 <last_500ms.7428+0x1>
    8788:	80 93 63 28 	sts	0x2863, r24	; 0x802863 <last_500ms.7428+0x2>
    878c:	90 93 64 28 	sts	0x2864, r25	; 0x802864 <last_500ms.7428+0x3>
    8790:	0e 94 e6 1d 	call	0x3bcc	; 0x3bcc <isr_500ms_twi1_onboard>
    8794:	02 c0       	rjmp	.+4      	; 0x879a <isr_tcc0_ovfl+0xb4>
    8796:	0e 94 29 1f 	call	0x3e52	; 0x3e52 <isr_sparetime_twi1_onboard>
    879a:	1f 91       	pop	r17
    879c:	0f 91       	pop	r16
    879e:	ff 90       	pop	r15
    87a0:	ef 90       	pop	r14
    87a2:	df 90       	pop	r13
    87a4:	cf 90       	pop	r12
    87a6:	08 95       	ret

000087a8 <calc_next_frame>:
    87a8:	8f 92       	push	r8
    87aa:	9f 92       	push	r9
    87ac:	af 92       	push	r10
    87ae:	bf 92       	push	r11
    87b0:	cf 92       	push	r12
    87b2:	df 92       	push	r13
    87b4:	ef 92       	push	r14
    87b6:	ff 92       	push	r15
    87b8:	0f 93       	push	r16
    87ba:	1f 93       	push	r17
    87bc:	cf 93       	push	r28
    87be:	df 93       	push	r29
    87c0:	6b 01       	movw	r12, r22
    87c2:	5a 01       	movw	r10, r20
    87c4:	79 01       	movw	r14, r18
    87c6:	48 01       	movw	r8, r16
    87c8:	ec 01       	movw	r28, r24
    87ca:	8c 01       	movw	r16, r24
    87cc:	00 5e       	subi	r16, 0xE0	; 224
    87ce:	1f 4f       	sbci	r17, 0xFF	; 255
    87d0:	f6 01       	movw	r30, r12
    87d2:	82 81       	ldd	r24, Z+2	; 0x02
    87d4:	93 81       	ldd	r25, Z+3	; 0x03
    87d6:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <get_interpolated_sine>
    87da:	88 83       	st	Y, r24
    87dc:	99 83       	std	Y+1, r25	; 0x01
    87de:	f7 01       	movw	r30, r14
    87e0:	82 81       	ldd	r24, Z+2	; 0x02
    87e2:	93 81       	ldd	r25, Z+3	; 0x03
    87e4:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <get_interpolated_sine>
    87e8:	8a 83       	std	Y+2, r24	; 0x02
    87ea:	9b 83       	std	Y+3, r25	; 0x03
    87ec:	f6 01       	movw	r30, r12
    87ee:	40 81       	ld	r20, Z
    87f0:	51 81       	ldd	r21, Z+1	; 0x01
    87f2:	62 81       	ldd	r22, Z+2	; 0x02
    87f4:	73 81       	ldd	r23, Z+3	; 0x03
    87f6:	f5 01       	movw	r30, r10
    87f8:	80 81       	ld	r24, Z
    87fa:	91 81       	ldd	r25, Z+1	; 0x01
    87fc:	a2 81       	ldd	r26, Z+2	; 0x02
    87fe:	b3 81       	ldd	r27, Z+3	; 0x03
    8800:	84 0f       	add	r24, r20
    8802:	95 1f       	adc	r25, r21
    8804:	a6 1f       	adc	r26, r22
    8806:	b7 1f       	adc	r27, r23
    8808:	f6 01       	movw	r30, r12
    880a:	80 83       	st	Z, r24
    880c:	91 83       	std	Z+1, r25	; 0x01
    880e:	a2 83       	std	Z+2, r26	; 0x02
    8810:	b3 83       	std	Z+3, r27	; 0x03
    8812:	f7 01       	movw	r30, r14
    8814:	40 81       	ld	r20, Z
    8816:	51 81       	ldd	r21, Z+1	; 0x01
    8818:	62 81       	ldd	r22, Z+2	; 0x02
    881a:	73 81       	ldd	r23, Z+3	; 0x03
    881c:	f4 01       	movw	r30, r8
    881e:	80 81       	ld	r24, Z
    8820:	91 81       	ldd	r25, Z+1	; 0x01
    8822:	a2 81       	ldd	r26, Z+2	; 0x02
    8824:	b3 81       	ldd	r27, Z+3	; 0x03
    8826:	84 0f       	add	r24, r20
    8828:	95 1f       	adc	r25, r21
    882a:	a6 1f       	adc	r26, r22
    882c:	b7 1f       	adc	r27, r23
    882e:	f7 01       	movw	r30, r14
    8830:	80 83       	st	Z, r24
    8832:	91 83       	std	Z+1, r25	; 0x01
    8834:	a2 83       	std	Z+2, r26	; 0x02
    8836:	b3 83       	std	Z+3, r27	; 0x03
    8838:	24 96       	adiw	r28, 0x04	; 4
    883a:	c0 17       	cp	r28, r16
    883c:	d1 07       	cpc	r29, r17
    883e:	41 f6       	brne	.-112    	; 0x87d0 <calc_next_frame+0x28>
    8840:	df 91       	pop	r29
    8842:	cf 91       	pop	r28
    8844:	1f 91       	pop	r17
    8846:	0f 91       	pop	r16
    8848:	ff 90       	pop	r15
    884a:	ef 90       	pop	r14
    884c:	df 90       	pop	r13
    884e:	cf 90       	pop	r12
    8850:	bf 90       	pop	r11
    8852:	af 90       	pop	r10
    8854:	9f 90       	pop	r9
    8856:	8f 90       	pop	r8
    8858:	08 95       	ret

0000885a <isr_dma_dac_ch0_B>:
    885a:	0f 93       	push	r16
    885c:	1f 93       	push	r17
    885e:	cf 93       	push	r28
    8860:	df 93       	push	r29
    8862:	1f 92       	push	r1
    8864:	cd b7       	in	r28, 0x3d	; 61
    8866:	de b7       	in	r29, 0x3e	; 62
    8868:	8f b7       	in	r24, 0x3f	; 63
    886a:	89 83       	std	Y+1, r24	; 0x01
    886c:	f8 94       	cli
    886e:	99 81       	ldd	r25, Y+1	; 0x01
    8870:	e0 e1       	ldi	r30, 0x10	; 16
    8872:	f1 e0       	ldi	r31, 0x01	; 1
    8874:	80 81       	ld	r24, Z
    8876:	80 68       	ori	r24, 0x80	; 128
    8878:	80 83       	st	Z, r24
    887a:	9f bf       	out	0x3f, r25	; 63
    887c:	78 94       	sei
    887e:	09 ea       	ldi	r16, 0xA9	; 169
    8880:	18 e2       	ldi	r17, 0x28	; 40
    8882:	28 e0       	ldi	r18, 0x08	; 8
    8884:	30 e2       	ldi	r19, 0x20	; 32
    8886:	41 eb       	ldi	r20, 0xB1	; 177
    8888:	58 e2       	ldi	r21, 0x28	; 40
    888a:	6d ea       	ldi	r22, 0xAD	; 173
    888c:	78 e2       	ldi	r23, 0x28	; 40
    888e:	89 e8       	ldi	r24, 0x89	; 137
    8890:	98 e2       	ldi	r25, 0x28	; 40
    8892:	8a df       	rcall	.-236    	; 0x87a8 <calc_next_frame>
    8894:	0f 90       	pop	r0
    8896:	df 91       	pop	r29
    8898:	cf 91       	pop	r28
    889a:	1f 91       	pop	r17
    889c:	0f 91       	pop	r16
    889e:	08 95       	ret

000088a0 <isr_dma_dac_ch0_A>:
    88a0:	0f 93       	push	r16
    88a2:	1f 93       	push	r17
    88a4:	cf 93       	push	r28
    88a6:	df 93       	push	r29
    88a8:	1f 92       	push	r1
    88aa:	cd b7       	in	r28, 0x3d	; 61
    88ac:	de b7       	in	r29, 0x3e	; 62
    88ae:	8f b7       	in	r24, 0x3f	; 63
    88b0:	89 83       	std	Y+1, r24	; 0x01
    88b2:	f8 94       	cli
    88b4:	99 81       	ldd	r25, Y+1	; 0x01
    88b6:	e0 e2       	ldi	r30, 0x20	; 32
    88b8:	f1 e0       	ldi	r31, 0x01	; 1
    88ba:	80 81       	ld	r24, Z
    88bc:	80 68       	ori	r24, 0x80	; 128
    88be:	80 83       	st	Z, r24
    88c0:	9f bf       	out	0x3f, r25	; 63
    88c2:	78 94       	sei
    88c4:	09 ea       	ldi	r16, 0xA9	; 169
    88c6:	18 e2       	ldi	r17, 0x28	; 40
    88c8:	28 e0       	ldi	r18, 0x08	; 8
    88ca:	30 e2       	ldi	r19, 0x20	; 32
    88cc:	41 eb       	ldi	r20, 0xB1	; 177
    88ce:	58 e2       	ldi	r21, 0x28	; 40
    88d0:	6d ea       	ldi	r22, 0xAD	; 173
    88d2:	78 e2       	ldi	r23, 0x28	; 40
    88d4:	89 e6       	ldi	r24, 0x69	; 105
    88d6:	98 e2       	ldi	r25, 0x28	; 40
    88d8:	67 df       	rcall	.-306    	; 0x87a8 <calc_next_frame>
    88da:	0f 90       	pop	r0
    88dc:	df 91       	pop	r29
    88de:	cf 91       	pop	r28
    88e0:	1f 91       	pop	r17
    88e2:	0f 91       	pop	r16
    88e4:	08 95       	ret

000088e6 <usb_callback_suspend_action>:
    88e6:	08 95       	ret

000088e8 <usb_callback_resume_action>:
    88e8:	08 95       	ret

000088ea <usb_callback_remotewakeup_enable>:
    88ea:	08 95       	ret

000088ec <usb_callback_remotewakeup_disable>:
    88ec:	08 95       	ret

000088ee <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
	/* USB CDC feature for serial communication */

	usb_cdc_transfers_autorized = true;
    88ee:	81 e0       	ldi	r24, 0x01	; 1
    88f0:	80 93 c3 29 	sts	0x29C3, r24	; 0x8029c3 <usb_cdc_transfers_autorized>
	return true;
}
    88f4:	08 95       	ret

000088f6 <usb_callback_cdc_disable>:

void usb_callback_cdc_disable(void)
{
	/* USB CDC feature for serial communication */

	usb_cdc_transfers_autorized = false;
    88f6:	10 92 c3 29 	sts	0x29C3, r1	; 0x8029c3 <usb_cdc_transfers_autorized>
    88fa:	08 95       	ret

000088fc <usb_callback_config>:
}

void usb_callback_config(uint8_t port, usb_cdc_line_coding_t * cfg)
{
    88fc:	08 95       	ret

000088fe <usb_callback_cdc_set_dtr>:

}

void usb_callback_cdc_set_dtr(uint8_t port, bool b_enable)
{
    88fe:	08 95       	ret

00008900 <usb_callback_cdc_set_rts>:

}

void usb_callback_cdc_set_rts(uint8_t port, bool b_enable)
{
    8900:	08 95       	ret

00008902 <usb_callback_rx_notify>:

}

void usb_callback_rx_notify(uint8_t port)
{
    8902:	08 95       	ret

00008904 <usb_callback_tx_empty_notify>:

}

void usb_callback_tx_empty_notify(uint8_t port)
{
    8904:	08 95       	ret

00008906 <main>:
	}
}


int main(void)
{
    8906:	2f 92       	push	r2
    8908:	3f 92       	push	r3
    890a:	4f 92       	push	r4
    890c:	5f 92       	push	r5
    890e:	6f 92       	push	r6
    8910:	7f 92       	push	r7
    8912:	8f 92       	push	r8
    8914:	9f 92       	push	r9
    8916:	af 92       	push	r10
    8918:	bf 92       	push	r11
    891a:	cf 92       	push	r12
    891c:	df 92       	push	r13
    891e:	ef 92       	push	r14
    8920:	ff 92       	push	r15
    8922:	0f 93       	push	r16
    8924:	1f 93       	push	r17
    8926:	cf 93       	push	r28
    8928:	df 93       	push	r29
    892a:	cd b7       	in	r28, 0x3d	; 61
    892c:	de b7       	in	r29, 0x3e	; 62
    892e:	ce 57       	subi	r28, 0x7E	; 126
    8930:	d1 09       	sbc	r29, r1
    8932:	cd bf       	out	0x3d, r28	; 61
    8934:	de bf       	out	0x3e, r29	; 62
	uint8_t retcode = 0;

	/* Init of interrupt system */
	g_workmode = WORKMODE_INIT;
    8936:	11 e0       	ldi	r17, 0x01	; 1
    8938:	10 93 c4 29 	sts	0x29C4, r17	; 0x8029c4 <g_workmode>
	irq_initialize_vectors();
    893c:	e0 ea       	ldi	r30, 0xA0	; 160
    893e:	f0 e0       	ldi	r31, 0x00	; 0
    8940:	87 e0       	ldi	r24, 0x07	; 7
    8942:	82 83       	std	Z+2, r24	; 0x02
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    8944:	82 83       	std	Z+2, r24	; 0x02
{
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
	case PMIC_SCH_FIXED_PRIORITY:
		PMIC.CTRL &= ~PMIC_RREN_bm;
    8946:	82 81       	ldd	r24, Z+2	; 0x02
    8948:	8f 77       	andi	r24, 0x7F	; 127
    894a:	82 83       	std	Z+2, r24	; 0x02
		PMIC.INTPRI = 0;
    894c:	11 82       	std	Z+1, r1	; 0x01
	pmic_init();
	pmic_set_scheduling(PMIC_SCH_FIXED_PRIORITY);

	sysclk_init();		// Clock configuration set-up
    894e:	0e 94 4b 4e 	call	0x9c96	; 0x9c96 <sysclk_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    8952:	ed e1       	ldi	r30, 0x1D	; 29
    8954:	fb e2       	ldi	r31, 0x2B	; 43
    8956:	10 82       	st	Z, r1
    8958:	11 82       	std	Z+1, r1	; 0x01
    895a:	12 82       	std	Z+2, r1	; 0x02
    895c:	13 82       	std	Z+3, r1	; 0x03
    895e:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    8960:	15 83       	std	Z+5, r17	; 0x05

	sleepmgr_init();	// Unlocks all sleep mode levels

	rtc_init();
    8962:	0e 94 54 16 	call	0x2ca8	; 0x2ca8 <rtc_init>
}


static void rtc_start(void)
{
	rtc_set_callback(isr_rtc_alarm);
    8966:	87 e5       	ldi	r24, 0x57	; 87
    8968:	91 e4       	ldi	r25, 0x41	; 65
    896a:	0e 94 4f 16 	call	0x2c9e	; 0x2c9e <rtc_set_callback>

/* INIT section */

static void evsys_init(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    896e:	62 e0       	ldi	r22, 0x02	; 2
    8970:	80 e0       	ldi	r24, 0x00	; 0
    8972:	0e 94 cc 4e 	call	0x9d98	; 0x9d98 <sysclk_enable_module>

	/* ADC - event channels 0, 1, 2, 3 */
	EVSYS.CH0MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH0
    8976:	e0 e8       	ldi	r30, 0x80	; 128
    8978:	f1 e0       	ldi	r31, 0x01	; 1
    897a:	86 ec       	ldi	r24, 0xC6	; 198
    897c:	80 83       	st	Z, r24
	EVSYS.CH0CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH0 no digital filtering
    897e:	10 86       	std	Z+8, r1	; 0x08
	EVSYS.CH1MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH1
    8980:	81 83       	std	Z+1, r24	; 0x01
	EVSYS.CH1CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH1 no digital filtering
    8982:	11 86       	std	Z+9, r1	; 0x09
	EVSYS.CH2MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH2
    8984:	82 83       	std	Z+2, r24	; 0x02
	EVSYS.CH2CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH2 no digital filtering
    8986:	12 86       	std	Z+10, r1	; 0x0a
	EVSYS.CH3MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH3
    8988:	83 83       	std	Z+3, r24	; 0x03
	EVSYS.CH3CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH3 no digital filtering
    898a:	13 86       	std	Z+11, r1	; 0x0b

	/* DAC - event 4 */
	EVSYS.CH4MUX  = EVSYS_CHMUX_TCE1_OVF_gc;									// TCE1 overflow goes to EVSYS CH4
    898c:	88 ee       	ldi	r24, 0xE8	; 232
    898e:	84 83       	std	Z+4, r24	; 0x04
	EVSYS.CH4CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH4 no digital filtering
    8990:	14 86       	std	Z+12, r1	; 0x0c

static void tc_init(void)
{
	/* TCC0: VCTCXO PWM signal generation and ADCA & ADCB */
	struct pwm_config pwm_vctcxo_cfg;
	pwm_init(&pwm_vctcxo_cfg, PWM_TCC0, PWM_CH_C, 2048);						// Init PWM structure and enable timer - running with 2048 Hz --> 2 Hz averaged data
    8992:	20 e0       	ldi	r18, 0x00	; 0
    8994:	38 e0       	ldi	r19, 0x08	; 8
    8996:	43 e0       	ldi	r20, 0x03	; 3
    8998:	60 e0       	ldi	r22, 0x00	; 0
    899a:	ce 01       	movw	r24, r28
    899c:	01 96       	adiw	r24, 0x01	; 1
    899e:	62 db       	rcall	.-2364   	; 0x8064 <pwm_init>
	pwm_start(&pwm_vctcxo_cfg, 45);												// Start PWM here. Percentage with 1% granularity is to coarse, use driver access instead
    89a0:	6d e2       	ldi	r22, 0x2D	; 45
    89a2:	ce 01       	movw	r24, r28
    89a4:	01 96       	adiw	r24, 0x01	; 1
    89a6:	26 dc       	rcall	.-1972   	; 0x81f4 <pwm_start>
	tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) (0.5f + pwm_vctcxo_cfg.period * C_VCTCXO_DEFAULT_VOLTS / C_VCTCXO_PWM_HI_VOLTS));	// Initial value for VCTCXO
    89a8:	6e 81       	ldd	r22, Y+6	; 0x06
    89aa:	7f 81       	ldd	r23, Y+7	; 0x07
    89ac:	80 e0       	ldi	r24, 0x00	; 0
    89ae:	90 e0       	ldi	r25, 0x00	; 0
    89b0:	0e 94 f6 59 	call	0xb3ec	; 0xb3ec <__floatunsisf>
    89b4:	20 e0       	ldi	r18, 0x00	; 0
    89b6:	30 e0       	ldi	r19, 0x00	; 0
    89b8:	40 ec       	ldi	r20, 0xC0	; 192
    89ba:	5f e3       	ldi	r21, 0x3F	; 63
    89bc:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    89c0:	27 e2       	ldi	r18, 0x27	; 39
    89c2:	31 e3       	ldi	r19, 0x31	; 49
    89c4:	40 e5       	ldi	r20, 0x50	; 80
    89c6:	50 e4       	ldi	r21, 0x40	; 64
    89c8:	0e 94 5d 59 	call	0xb2ba	; 0xb2ba <__divsf3>
    89cc:	20 e0       	ldi	r18, 0x00	; 0
    89ce:	30 e0       	ldi	r19, 0x00	; 0
    89d0:	40 e0       	ldi	r20, 0x00	; 0
    89d2:	5f e3       	ldi	r21, 0x3F	; 63
    89d4:	0e 94 f2 58 	call	0xb1e4	; 0xb1e4 <__addsf3>
    89d8:	0e 94 ca 59 	call	0xb394	; 0xb394 <__fixunssfsi>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    89dc:	60 93 3c 08 	sts	0x083C, r22	; 0x80083c <__TEXT_REGION_LENGTH__+0x70083c>
    89e0:	70 93 3d 08 	sts	0x083D, r23	; 0x80083d <__TEXT_REGION_LENGTH__+0x70083d>

	/* TCE1: DAC clock */
	tc_enable(&TCE1);
    89e4:	80 e4       	ldi	r24, 0x40	; 64
    89e6:	9a e0       	ldi	r25, 0x0A	; 10
    89e8:	0e 94 db 35 	call	0x6bb6	; 0x6bb6 <tc_enable>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    89ec:	e0 e4       	ldi	r30, 0x40	; 64
    89ee:	fa e0       	ldi	r31, 0x0A	; 10
    89f0:	81 81       	ldd	r24, Z+1	; 0x01
    89f2:	88 7f       	andi	r24, 0xF8	; 248
    89f4:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    89f6:	80 e7       	ldi	r24, 0x70	; 112
    89f8:	92 e0       	ldi	r25, 0x02	; 2
    89fa:	86 a3       	std	Z+38, r24	; 0x26
    89fc:	97 a3       	std	Z+39, r25	; 0x27
	rtc_start();
	//rtc_set_callback(cb_rtc_alarm);

	evsys_init();		// Event system
	tc_init();			// Timers
	if (g_adc_enabled) {
    89fe:	80 91 55 20 	lds	r24, 0x2055	; 0x802055 <g_adc_enabled>
    8a02:	88 23       	and	r24, r24
    8a04:	09 f4       	brne	.+2      	; 0x8a08 <main+0x102>
    8a06:	33 c1       	rjmp	.+614    	; 0x8c6e <main+0x368>


static void adc_init(void)
{
	/* Disable digital circuits of ADC pins */
	PORTA_PIN0CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    8a08:	e0 e1       	ldi	r30, 0x10	; 16
    8a0a:	f6 e0       	ldi	r31, 0x06	; 6
    8a0c:	80 81       	ld	r24, Z
    8a0e:	87 60       	ori	r24, 0x07	; 7
    8a10:	80 83       	st	Z, r24
	PORTA_PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    8a12:	e1 e1       	ldi	r30, 0x11	; 17
    8a14:	f6 e0       	ldi	r31, 0x06	; 6
    8a16:	80 81       	ld	r24, Z
    8a18:	87 60       	ori	r24, 0x07	; 7
    8a1a:	80 83       	st	Z, r24
	PORTA_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    8a1c:	e2 e1       	ldi	r30, 0x12	; 18
    8a1e:	f6 e0       	ldi	r31, 0x06	; 6
    8a20:	80 81       	ld	r24, Z
    8a22:	87 60       	ori	r24, 0x07	; 7
    8a24:	80 83       	st	Z, r24
	PORTA_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    8a26:	e3 e1       	ldi	r30, 0x13	; 19
    8a28:	f6 e0       	ldi	r31, 0x06	; 6
    8a2a:	80 81       	ld	r24, Z
    8a2c:	87 60       	ori	r24, 0x07	; 7
    8a2e:	80 83       	st	Z, r24
	PORTA_PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    8a30:	e4 e1       	ldi	r30, 0x14	; 20
    8a32:	f6 e0       	ldi	r31, 0x06	; 6
    8a34:	80 81       	ld	r24, Z
    8a36:	87 60       	ori	r24, 0x07	; 7
    8a38:	80 83       	st	Z, r24
	PORTA_PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    8a3a:	e5 e1       	ldi	r30, 0x15	; 21
    8a3c:	f6 e0       	ldi	r31, 0x06	; 6
    8a3e:	80 81       	ld	r24, Z
    8a40:	87 60       	ori	r24, 0x07	; 7
    8a42:	80 83       	st	Z, r24
	PORTB_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    8a44:	e2 e3       	ldi	r30, 0x32	; 50
    8a46:	f6 e0       	ldi	r31, 0x06	; 6
    8a48:	80 81       	ld	r24, Z
    8a4a:	87 60       	ori	r24, 0x07	; 7
    8a4c:	80 83       	st	Z, r24
	PORTB_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    8a4e:	e3 e3       	ldi	r30, 0x33	; 51
    8a50:	f6 e0       	ldi	r31, 0x06	; 6
    8a52:	80 81       	ld	r24, Z
    8a54:	87 60       	ori	r24, 0x07	; 7
    8a56:	80 83       	st	Z, r24

	/* Prepare the structures */
	adc_read_configuration(&ADC_VCTCXO_5V0_VBAT,							&g_adc_a_conf);
    8a58:	6e e4       	ldi	r22, 0x4E	; 78
    8a5a:	79 e2       	ldi	r23, 0x29	; 41
    8a5c:	80 e0       	ldi	r24, 0x00	; 0
    8a5e:	92 e0       	ldi	r25, 0x02	; 2
    8a60:	0e 94 e2 2d 	call	0x5bc4	; 0x5bc4 <adc_read_configuration>
	adcch_read_configuration(&ADC_VCTCXO_5V0_VBAT, ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
    8a64:	4a e4       	ldi	r20, 0x4A	; 74
    8a66:	59 e2       	ldi	r21, 0x29	; 41
    8a68:	61 e0       	ldi	r22, 0x01	; 1
    8a6a:	80 e0       	ldi	r24, 0x00	; 0
    8a6c:	92 e0       	ldi	r25, 0x02	; 2
    8a6e:	0e 94 66 2e 	call	0x5ccc	; 0x5ccc <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,					&g_adcch_io_adc4_conf);
    8a72:	46 e4       	ldi	r20, 0x46	; 70
    8a74:	59 e2       	ldi	r21, 0x29	; 41
    8a76:	62 e0       	ldi	r22, 0x02	; 2
    8a78:	80 e0       	ldi	r24, 0x00	; 0
    8a7a:	92 e0       	ldi	r25, 0x02	; 2
    8a7c:	0e 94 66 2e 	call	0x5ccc	; 0x5ccc <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,					&g_adcch_io_adc5_conf);
    8a80:	42 e4       	ldi	r20, 0x42	; 66
    8a82:	59 e2       	ldi	r21, 0x29	; 41
    8a84:	64 e0       	ldi	r22, 0x04	; 4
    8a86:	80 e0       	ldi	r24, 0x00	; 0
    8a88:	92 e0       	ldi	r25, 0x02	; 2
    8a8a:	0e 94 66 2e 	call	0x5ccc	; 0x5ccc <adcch_read_configuration>
	adcch_read_configuration(&ADC_SILENCE, ADC_SILENCE_CH,					&g_adcch_silence_conf);
    8a8e:	4e e3       	ldi	r20, 0x3E	; 62
    8a90:	59 e2       	ldi	r21, 0x29	; 41
    8a92:	68 e0       	ldi	r22, 0x08	; 8
    8a94:	80 e0       	ldi	r24, 0x00	; 0
    8a96:	92 e0       	ldi	r25, 0x02	; 2
    8a98:	0e 94 66 2e 	call	0x5ccc	; 0x5ccc <adcch_read_configuration>
	adc_read_configuration(&ADC_TEMP,										&g_adc_b_conf);
    8a9c:	67 e3       	ldi	r22, 0x37	; 55
    8a9e:	79 e2       	ldi	r23, 0x29	; 41
    8aa0:	80 e4       	ldi	r24, 0x40	; 64
    8aa2:	92 e0       	ldi	r25, 0x02	; 2
    8aa4:	0e 94 e2 2d 	call	0x5bc4	; 0x5bc4 <adc_read_configuration>
	adcch_read_configuration(&ADC_TEMP, ADC_TEMP_CH,						&g_adcch_temp_conf);
    8aa8:	43 e3       	ldi	r20, 0x33	; 51
    8aaa:	59 e2       	ldi	r21, 0x29	; 41
    8aac:	61 e0       	ldi	r22, 0x01	; 1
    8aae:	80 e4       	ldi	r24, 0x40	; 64
    8ab0:	92 e0       	ldi	r25, 0x02	; 2
    8ab2:	0e 94 66 2e 	call	0x5ccc	; 0x5ccc <adcch_read_configuration>
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    8ab6:	ae e4       	ldi	r26, 0x4E	; 78
    8ab8:	b9 e2       	ldi	r27, 0x29	; 41
    8aba:	83 e0       	ldi	r24, 0x03	; 3
    8abc:	14 96       	adiw	r26, 0x04	; 4
    8abe:	8c 93       	st	X, r24
    8ac0:	14 97       	sbiw	r26, 0x04	; 4
    8ac2:	0f 2e       	mov	r0, r31
    8ac4:	f7 e3       	ldi	r31, 0x37	; 55
    8ac6:	6f 2e       	mov	r6, r31
    8ac8:	f9 e2       	ldi	r31, 0x29	; 41
    8aca:	7f 2e       	mov	r7, r31
    8acc:	f0 2d       	mov	r31, r0
    8ace:	87 e0       	ldi	r24, 0x07	; 7
    8ad0:	f3 01       	movw	r30, r6
    8ad2:	84 83       	std	Z+4, r24	; 0x04
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_disable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl &= ~int_inp;
    8ad4:	12 96       	adiw	r26, 0x02	; 2
    8ad6:	3c 91       	ld	r19, X
    8ad8:	12 97       	sbiw	r26, 0x02	; 2
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
    8ada:	22 81       	ldd	r18, Z+2	; 0x02
 * \note Not all device families feature this setting.
 */
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;
    8adc:	11 96       	adiw	r26, 0x01	; 1
    8ade:	9c 91       	ld	r25, X
    8ae0:	11 97       	sbiw	r26, 0x01	; 1
    8ae2:	81 81       	ldd	r24, Z+1	; 0x01
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    8ae4:	0a e4       	ldi	r16, 0x4A	; 74
    8ae6:	19 e2       	ldi	r17, 0x29	; 41
    8ae8:	41 e0       	ldi	r20, 0x01	; 1
    8aea:	f8 01       	movw	r30, r16
    8aec:	40 83       	st	Z, r20
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    8aee:	58 e0       	ldi	r21, 0x08	; 8
    8af0:	51 83       	std	Z+1, r21	; 0x01
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    8af2:	0f 2e       	mov	r0, r31
    8af4:	f6 e4       	ldi	r31, 0x46	; 70
    8af6:	8f 2e       	mov	r8, r31
    8af8:	f9 e2       	ldi	r31, 0x29	; 41
    8afa:	9f 2e       	mov	r9, r31
    8afc:	f0 2d       	mov	r31, r0
    8afe:	f4 01       	movw	r30, r8
    8b00:	40 83       	st	Z, r20
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    8b02:	60 e2       	ldi	r22, 0x20	; 32
    8b04:	61 83       	std	Z+1, r22	; 0x01
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    8b06:	0f 2e       	mov	r0, r31
    8b08:	f2 e4       	ldi	r31, 0x42	; 66
    8b0a:	af 2e       	mov	r10, r31
    8b0c:	f9 e2       	ldi	r31, 0x29	; 41
    8b0e:	bf 2e       	mov	r11, r31
    8b10:	f0 2d       	mov	r31, r0
    8b12:	f5 01       	movw	r30, r10
    8b14:	40 83       	st	Z, r20
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    8b16:	68 e2       	ldi	r22, 0x28	; 40
    8b18:	61 83       	std	Z+1, r22	; 0x01
	if (pos >= ADCCH_POS_TEMPSENSE) {
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
    8b1a:	0f 2e       	mov	r0, r31
    8b1c:	fe e3       	ldi	r31, 0x3E	; 62
    8b1e:	cf 2e       	mov	r12, r31
    8b20:	f9 e2       	ldi	r31, 0x29	; 41
    8b22:	df 2e       	mov	r13, r31
    8b24:	f0 2d       	mov	r31, r0
    8b26:	f6 01       	movw	r30, r12
    8b28:	10 82       	st	Z, r1
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
    8b2a:	51 83       	std	Z+1, r21	; 0x01
	if (pos >= ADCCH_POS_TEMPSENSE) {
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
    8b2c:	0f 2e       	mov	r0, r31
    8b2e:	f3 e3       	ldi	r31, 0x33	; 51
    8b30:	ef 2e       	mov	r14, r31
    8b32:	f9 e2       	ldi	r31, 0x29	; 41
    8b34:	ff 2e       	mov	r15, r31
    8b36:	f0 2d       	mov	r31, r0
    8b38:	f7 01       	movw	r30, r14
    8b3a:	10 82       	st	Z, r1
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
    8b3c:	11 82       	std	Z+1, r1	; 0x01
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
	conf->refctrl |= ref;
    8b3e:	3e 78       	andi	r19, 0x8E	; 142
    8b40:	32 62       	ori	r19, 0x22	; 34
    8b42:	12 96       	adiw	r26, 0x02	; 2
    8b44:	3c 93       	st	X, r19
    8b46:	12 97       	sbiw	r26, 0x02	; 2
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
    8b48:	2f 78       	andi	r18, 0x8F	; 143
    8b4a:	23 60       	ori	r18, 0x03	; 3
    8b4c:	f3 01       	movw	r30, r6
    8b4e:	22 83       	std	Z+2, r18	; 0x02
{
	Assert(start_offset < 16);
	Assert(max_offset < 16);
	Assert(start_offset <= max_offset);

	ch_conf->scan = max_offset | (start_offset << ADC_CH_OFFSET_gp);
    8b50:	22 e0       	ldi	r18, 0x02	; 2
    8b52:	f8 01       	movw	r30, r16
    8b54:	23 83       	std	Z+3, r18	; 0x03
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = ADC_EVACT_NONE_gc;
		break;

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    8b56:	91 70       	andi	r25, 0x01	; 1
    8b58:	90 64       	ori	r25, 0x40	; 64
    8b5a:	11 96       	adiw	r26, 0x01	; 1
    8b5c:	9c 93       	st	X, r25
    8b5e:	11 97       	sbiw	r26, 0x01	; 1
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
    8b60:	9c e0       	ldi	r25, 0x0C	; 12
    8b62:	13 96       	adiw	r26, 0x03	; 3
    8b64:	9c 93       	st	X, r25
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = ADC_EVACT_NONE_gc;
		break;

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    8b66:	81 70       	andi	r24, 0x01	; 1
    8b68:	80 66       	ori	r24, 0x60	; 96
    8b6a:	d3 01       	movw	r26, r6
    8b6c:	11 96       	adiw	r26, 0x01	; 1
    8b6e:	8c 93       	st	X, r24
    8b70:	11 97       	sbiw	r26, 0x01	; 1
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
    8b72:	13 96       	adiw	r26, 0x03	; 3
    8b74:	4c 93       	st	X, r20
	/* Trigger */
	adc_set_conversion_trigger(&g_adc_a_conf, ADC_TRIG_EVENT_SINGLE, 4, 1);
	adc_set_conversion_trigger(&g_adc_b_conf, ADC_TRIG_EVENT_SINGLE, 1, 0);

	/* Interrupt service routine */
	adc_set_callback(&ADCA, isr_adc_a);
    8b76:	60 e6       	ldi	r22, 0x60	; 96
    8b78:	71 e4       	ldi	r23, 0x41	; 65
    8b7a:	80 e0       	ldi	r24, 0x00	; 0
    8b7c:	92 e0       	ldi	r25, 0x02	; 2
    8b7e:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <adc_set_callback>
	adc_set_callback(&ADCB, isr_adc_b);
    8b82:	66 ed       	ldi	r22, 0xD6	; 214
    8b84:	72 e4       	ldi	r23, 0x42	; 66
    8b86:	80 e4       	ldi	r24, 0x40	; 64
    8b88:	92 e0       	ldi	r25, 0x02	; 2
    8b8a:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <adc_set_callback>
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
    8b8e:	f4 01       	movw	r30, r8
    8b90:	32 81       	ldd	r19, Z+2	; 0x02
    8b92:	d5 01       	movw	r26, r10
    8b94:	12 96       	adiw	r26, 0x02	; 2
    8b96:	2c 91       	ld	r18, X
    8b98:	f6 01       	movw	r30, r12
    8b9a:	92 81       	ldd	r25, Z+2	; 0x02
    8b9c:	d7 01       	movw	r26, r14
    8b9e:	12 96       	adiw	r26, 0x02	; 2
    8ba0:	8c 91       	ld	r24, X
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
    8ba2:	f8 01       	movw	r30, r16
    8ba4:	42 81       	ldd	r20, Z+2	; 0x02
    8ba6:	40 7f       	andi	r20, 0xF0	; 240
    8ba8:	41 60       	ori	r20, 0x01	; 1
    8baa:	42 83       	std	Z+2, r20	; 0x02
    8bac:	30 7f       	andi	r19, 0xF0	; 240
    8bae:	31 60       	ori	r19, 0x01	; 1
    8bb0:	d4 01       	movw	r26, r8
    8bb2:	12 96       	adiw	r26, 0x02	; 2
    8bb4:	3c 93       	st	X, r19
    8bb6:	20 7f       	andi	r18, 0xF0	; 240
    8bb8:	21 60       	ori	r18, 0x01	; 1
    8bba:	f5 01       	movw	r30, r10
    8bbc:	22 83       	std	Z+2, r18	; 0x02
    8bbe:	90 7f       	andi	r25, 0xF0	; 240
    8bc0:	91 60       	ori	r25, 0x01	; 1
    8bc2:	d6 01       	movw	r26, r12
    8bc4:	12 96       	adiw	r26, 0x02	; 2
    8bc6:	9c 93       	st	X, r25
    8bc8:	80 7f       	andi	r24, 0xF0	; 240
    8bca:	81 60       	ori	r24, 0x01	; 1
    8bcc:	f7 01       	movw	r30, r14
    8bce:	82 83       	std	Z+2, r24	; 0x02
	adcch_enable_interrupt(&g_adcch_io_adc5_conf);
	adcch_enable_interrupt(&g_adcch_silence_conf);
	adcch_enable_interrupt(&g_adcch_temp_conf);

	/* Execute the new settings */
	adc_write_configuration(&ADCA,											&g_adc_a_conf);
    8bd0:	6e e4       	ldi	r22, 0x4E	; 78
    8bd2:	79 e2       	ldi	r23, 0x29	; 41
    8bd4:	80 e0       	ldi	r24, 0x00	; 0
    8bd6:	92 e0       	ldi	r25, 0x02	; 2
    8bd8:	0e 94 78 2d 	call	0x5af0	; 0x5af0 <adc_write_configuration>
	adcch_write_configuration(&ADC_VCTCXO_5V0_VBAT,	ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
    8bdc:	a8 01       	movw	r20, r16
    8bde:	61 e0       	ldi	r22, 0x01	; 1
    8be0:	80 e0       	ldi	r24, 0x00	; 0
    8be2:	92 e0       	ldi	r25, 0x02	; 2
    8be4:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC4,			ADC_IO_ADC4_CH,			&g_adcch_io_adc4_conf);
    8be8:	a4 01       	movw	r20, r8
    8bea:	62 e0       	ldi	r22, 0x02	; 2
    8bec:	80 e0       	ldi	r24, 0x00	; 0
    8bee:	92 e0       	ldi	r25, 0x02	; 2
    8bf0:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC5,			ADC_IO_ADC5_CH,			&g_adcch_io_adc5_conf);
    8bf4:	a5 01       	movw	r20, r10
    8bf6:	64 e0       	ldi	r22, 0x04	; 4
    8bf8:	80 e0       	ldi	r24, 0x00	; 0
    8bfa:	92 e0       	ldi	r25, 0x02	; 2
    8bfc:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <adcch_write_configuration>
	adcch_write_configuration(&ADC_SILENCE,			ADC_SILENCE_CH,			&g_adcch_silence_conf);
    8c00:	a6 01       	movw	r20, r12
    8c02:	68 e0       	ldi	r22, 0x08	; 8
    8c04:	80 e0       	ldi	r24, 0x00	; 0
    8c06:	92 e0       	ldi	r25, 0x02	; 2
    8c08:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <adcch_write_configuration>
	adc_write_configuration(&ADCB,											&g_adc_b_conf);
    8c0c:	b3 01       	movw	r22, r6
    8c0e:	80 e4       	ldi	r24, 0x40	; 64
    8c10:	92 e0       	ldi	r25, 0x02	; 2
    8c12:	0e 94 78 2d 	call	0x5af0	; 0x5af0 <adc_write_configuration>
	adcch_write_configuration(&ADC_TEMP,			ADC_TEMP_CH,			&g_adcch_temp_conf);
    8c16:	a7 01       	movw	r20, r14
    8c18:	61 e0       	ldi	r22, 0x01	; 1
    8c1a:	80 e4       	ldi	r24, 0x40	; 64
    8c1c:	92 e0       	ldi	r25, 0x02	; 2
    8c1e:	0e 94 1b 2e 	call	0x5c36	; 0x5c36 <adcch_write_configuration>
    8c22:	61 e2       	ldi	r22, 0x21	; 33
    8c24:	70 e0       	ldi	r23, 0x00	; 0
    8c26:	82 e0       	ldi	r24, 0x02	; 2
    8c28:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    8c2c:	08 2f       	mov	r16, r24
    8c2e:	10 e0       	ldi	r17, 0x00	; 0
		data <<= 8;
    8c30:	10 2f       	mov	r17, r16
    8c32:	00 27       	eor	r16, r16
    8c34:	60 e2       	ldi	r22, 0x20	; 32
    8c36:	70 e0       	ldi	r23, 0x00	; 0
    8c38:	82 e0       	ldi	r24, 0x02	; 2
    8c3a:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
		data |= nvm_read_production_signature_row(ADCACAL0);
    8c3e:	08 2b       	or	r16, r24

	/* Get production signature for calibration */
	ADCA_CAL = adc_get_calibration_data(ADC_CAL_ADCA);
    8c40:	00 93 0c 02 	sts	0x020C, r16	; 0x80020c <__TEXT_REGION_LENGTH__+0x70020c>
    8c44:	10 93 0d 02 	sts	0x020D, r17	; 0x80020d <__TEXT_REGION_LENGTH__+0x70020d>
    8c48:	65 e2       	ldi	r22, 0x25	; 37
    8c4a:	70 e0       	ldi	r23, 0x00	; 0
    8c4c:	82 e0       	ldi	r24, 0x02	; 2
    8c4e:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    8c52:	08 2f       	mov	r16, r24
    8c54:	10 e0       	ldi	r17, 0x00	; 0
		data <<= 8;
    8c56:	10 2f       	mov	r17, r16
    8c58:	00 27       	eor	r16, r16
    8c5a:	64 e2       	ldi	r22, 0x24	; 36
    8c5c:	70 e0       	ldi	r23, 0x00	; 0
    8c5e:	82 e0       	ldi	r24, 0x02	; 2
    8c60:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
		data |= nvm_read_production_signature_row(ADCBCAL0);
    8c64:	08 2b       	or	r16, r24
	ADCB_CAL = adc_get_calibration_data(ADC_CAL_ADCB);
    8c66:	00 93 4c 02 	sts	0x024C, r16	; 0x80024c <__TEXT_REGION_LENGTH__+0x70024c>
    8c6a:	10 93 4d 02 	sts	0x024D, r17	; 0x80024d <__TEXT_REGION_LENGTH__+0x70024d>
	evsys_init();		// Event system
	tc_init();			// Timers
	if (g_adc_enabled) {
		adc_init();		// ADC
	}
	if (g_dac_enabled) {
    8c6e:	80 91 54 20 	lds	r24, 0x2054	; 0x802054 <g_dac_enabled>
    8c72:	88 23       	and	r24, r24
    8c74:	09 f4       	brne	.+2      	; 0x8c78 <main+0x372>
    8c76:	6c c0       	rjmp	.+216    	; 0x8d50 <main+0x44a>
static void isr_dma_dac_ch0_B(enum dma_channel_status status);
static void task_dac(uint32_t now);

static void dac_init(void)
{
	dac_read_configuration(&DAC_DAC, &dac_conf);
    8c78:	6b ec       	ldi	r22, 0xCB	; 203
    8c7a:	78 e2       	ldi	r23, 0x28	; 40
    8c7c:	80 e2       	ldi	r24, 0x20	; 32
    8c7e:	93 e0       	ldi	r25, 0x03	; 3
    8c80:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <dac_read_configuration>
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
    8c84:	eb ec       	ldi	r30, 0xCB	; 203
    8c86:	f8 e2       	ldi	r31, 0x28	; 40
    8c88:	81 e0       	ldi	r24, 0x01	; 1
    8c8a:	82 83       	std	Z+2, r24	; 0x02
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
    8c8c:	8c e0       	ldi	r24, 0x0C	; 12
    8c8e:	80 83       	st	Z, r24
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
    8c90:	81 81       	ldd	r24, Z+1	; 0x01
    8c92:	8c 79       	andi	r24, 0x9C	; 156
    8c94:	83 64       	ori	r24, 0x43	; 67
    8c96:	81 83       	std	Z+1, r24	; 0x01
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
    8c98:	84 e0       	ldi	r24, 0x04	; 4
    8c9a:	83 83       	std	Z+3, r24	; 0x03
	dac_set_conversion_parameters(&dac_conf, DAC_REF_BANDGAP, DAC_ADJ_LEFT);
	dac_set_active_channel(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 0);
	dac_set_conversion_trigger(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 4);
	dac_write_configuration(&DAC_DAC, &dac_conf);
    8c9c:	bf 01       	movw	r22, r30
    8c9e:	80 e2       	ldi	r24, 0x20	; 32
    8ca0:	93 e0       	ldi	r25, 0x03	; 3
    8ca2:	0e 94 fc 2e 	call	0x5df8	; 0x5df8 <dac_write_configuration>
    8ca6:	62 e3       	ldi	r22, 0x32	; 50
    8ca8:	70 e0       	ldi	r23, 0x00	; 0
    8caa:	82 e0       	ldi	r24, 0x02	; 2
    8cac:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>

	/* Get production signature for calibration */
	DACB_CH0OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB0_OFFSET);
    8cb0:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <__TEXT_REGION_LENGTH__+0x700329>
    8cb4:	63 e3       	ldi	r22, 0x33	; 51
    8cb6:	70 e0       	ldi	r23, 0x00	; 0
    8cb8:	82 e0       	ldi	r24, 0x02	; 2
    8cba:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
	DACB_CH0GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB0_GAIN);
    8cbe:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <__TEXT_REGION_LENGTH__+0x700328>
    8cc2:	66 e3       	ldi	r22, 0x36	; 54
    8cc4:	70 e0       	ldi	r23, 0x00	; 0
    8cc6:	82 e0       	ldi	r24, 0x02	; 2
    8cc8:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
	DACB_CH1OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB1_OFFSET);
    8ccc:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <__TEXT_REGION_LENGTH__+0x70032b>
    8cd0:	67 e3       	ldi	r22, 0x37	; 55
    8cd2:	70 e0       	ldi	r23, 0x00	; 0
    8cd4:	82 e0       	ldi	r24, 0x02	; 2
    8cd6:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
	DACB_CH1GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB1_GAIN);
    8cda:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <__TEXT_REGION_LENGTH__+0x70032a>
	}
}

static void dma_init(void)
{
	memset(&dmach_dma0_conf, 0, sizeof(dmach_dma0_conf));	// DACB channel 0 - linked with dma1
    8cde:	a0 ec       	ldi	r26, 0xC0	; 192
    8ce0:	b8 e2       	ldi	r27, 0x28	; 40
    8ce2:	8b e0       	ldi	r24, 0x0B	; 11
    8ce4:	fd 01       	movw	r30, r26
    8ce6:	88 2e       	mov	r8, r24
    8ce8:	11 92       	st	Z+, r1
    8cea:	8a 94       	dec	r8
    8cec:	e9 f7       	brne	.-6      	; 0x8ce8 <main+0x3e2>
	memset(&dmach_dma1_conf, 0, sizeof(dmach_dma1_conf));	// DACB channel 0 - linked with dma0
    8cee:	65 eb       	ldi	r22, 0xB5	; 181
    8cf0:	78 e2       	ldi	r23, 0x28	; 40
    8cf2:	fb 01       	movw	r30, r22
    8cf4:	11 92       	st	Z+, r1
    8cf6:	8a 95       	dec	r24
    8cf8:	e9 f7       	brne	.-6      	; 0x8cf4 <main+0x3ee>
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
	config->trfcnt = count;
    8cfa:	80 e2       	ldi	r24, 0x20	; 32
    8cfc:	90 e0       	ldi	r25, 0x00	; 0
    8cfe:	14 96       	adiw	r26, 0x04	; 4
    8d00:	8d 93       	st	X+, r24
    8d02:	9c 93       	st	X, r25
    8d04:	15 97       	sbiw	r26, 0x05	; 5
    8d06:	fb 01       	movw	r30, r22
    8d08:	84 83       	std	Z+4, r24	; 0x04
    8d0a:	95 83       	std	Z+5, r25	; 0x05
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
	config->srcaddr16 = source;
    8d0c:	89 e6       	ldi	r24, 0x69	; 105
    8d0e:	98 e2       	ldi	r25, 0x28	; 40
    8d10:	17 96       	adiw	r26, 0x07	; 7
    8d12:	8d 93       	st	X+, r24
    8d14:	9c 93       	st	X, r25
    8d16:	18 97       	sbiw	r26, 0x08	; 8
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
	config->addrctrl |= mode;
    8d18:	29 ed       	ldi	r18, 0xD9	; 217
    8d1a:	12 96       	adiw	r26, 0x02	; 2
    8d1c:	2c 93       	st	X, r18
    8d1e:	12 97       	sbiw	r26, 0x02	; 2
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
	config->destaddr16 = destination;
    8d20:	88 e3       	ldi	r24, 0x38	; 56
    8d22:	93 e0       	ldi	r25, 0x03	; 3
    8d24:	19 96       	adiw	r26, 0x09	; 9
    8d26:	8d 93       	st	X+, r24
    8d28:	9c 93       	st	X, r25
    8d2a:	1a 97       	sbiw	r26, 0x0a	; 10
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
	config->srcaddr16 = source;
    8d2c:	49 e8       	ldi	r20, 0x89	; 137
    8d2e:	58 e2       	ldi	r21, 0x28	; 40
    8d30:	47 83       	std	Z+7, r20	; 0x07
    8d32:	50 87       	std	Z+8, r21	; 0x08
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
	config->addrctrl |= mode;
    8d34:	22 83       	std	Z+2, r18	; 0x02
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
	config->destaddr16 = destination;
    8d36:	81 87       	std	Z+9, r24	; 0x09
    8d38:	92 87       	std	Z+10, r25	; 0x0a
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
	config->trigsrc = source;
    8d3a:	95 e2       	ldi	r25, 0x25	; 37
    8d3c:	13 96       	adiw	r26, 0x03	; 3
    8d3e:	9c 93       	st	X, r25
    8d40:	13 97       	sbiw	r26, 0x03	; 3
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
	config->ctrla |= DMA_CH_SINGLE_bm;
    8d42:	86 e0       	ldi	r24, 0x06	; 6
    8d44:	8c 93       	st	X, r24
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
	config->trigsrc = source;
    8d46:	93 83       	std	Z+3, r25	; 0x03
	dma_channel_set_single_shot(&dmach_dma0_conf);

	dma_channel_set_trigger_source(&dmach_dma1_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
	dma_channel_set_single_shot(&dmach_dma1_conf);

	task_dac(rtc_get_time());																		// Calculate DDS increments
    8d48:	80 83       	st	Z, r24
    8d4a:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <rtc_get_time>
		adc_init();		// ADC
	}
	if (g_dac_enabled) {
		dac_init();		// DAC
	}
	twi_init();			// I2C / TWI
    8d4e:	6c dc       	rcall	.-1832   	; 0x8628 <task_dac>
    8d50:	0e 94 ad 19 	call	0x335a	; 0x335a <twi_init>

	board_init();		// Activates all in/out pins not already handled above - transitions from Z to dedicated states
    8d54:	0e 94 5b 2b 	call	0x56b6	; 0x56b6 <board_init>

	nvm_init(INT_FLASH);
    8d58:	80 e0       	ldi	r24, 0x00	; 0
    8d5a:	0e 94 bf 14 	call	0x297e	; 0x297e <nvm_init>
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    8d5e:	78 94       	sei
    8d60:	00 e0       	ldi	r16, 0x00	; 0
    8d62:	18 e0       	ldi	r17, 0x08	; 8
    8d64:	d8 01       	movw	r26, r16
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    8d66:	8c 91       	ld	r24, X
    8d68:	80 7f       	andi	r24, 0xF0	; 240
    8d6a:	81 60       	ori	r24, 0x01	; 1

static void tc_start(void)
{
	/* ADC clock */
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1_gc);							// VCTCXO PWM start, output still is Z-state
	tc_set_overflow_interrupt_callback(&TCC0, isr_tcc0_ovfl);
    8d6c:	8c 93       	st	X, r24
    8d6e:	63 e7       	ldi	r22, 0x73	; 115
    8d70:	73 e4       	ldi	r23, 0x43	; 67
    8d72:	80 e0       	ldi	r24, 0x00	; 0
    8d74:	98 e0       	ldi	r25, 0x08	; 8
    8d76:	0e 94 5a 36 	call	0x6cb4	; 0x6cb4 <tc_set_overflow_interrupt_callback>
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
    8d7a:	f8 01       	movw	r30, r16
    8d7c:	86 81       	ldd	r24, Z+6	; 0x06
    8d7e:	8c 7f       	andi	r24, 0xFC	; 252
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
    8d80:	86 83       	std	Z+6, r24	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
    8d82:	86 81       	ldd	r24, Z+6	; 0x06
    8d84:	81 60       	ori	r24, 0x01	; 1
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    8d86:	86 83       	std	Z+6, r24	; 0x06
    8d88:	e0 e4       	ldi	r30, 0x40	; 64
    8d8a:	fa e0       	ldi	r31, 0x0A	; 10
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    8d8c:	80 81       	ld	r24, Z
    8d8e:	80 7f       	andi	r24, 0xF0	; 240
    8d90:	81 60       	ori	r24, 0x01	; 1
	/* All interrupt sources & PMIC are prepared until here - IRQ activation follows */
	cpu_irq_enable();

	/* Start of sub-modules */
	tc_start();			// All clocks and PWM timers start here
	if (g_dac_enabled) {
    8d92:	80 83       	st	Z, r24
    8d94:	80 91 54 20 	lds	r24, 0x2054	; 0x802054 <g_dac_enabled>
    8d98:	88 23       	and	r24, r24
    8d9a:	09 f4       	brne	.+2      	; 0x8d9e <main+0x498>
	dma_init();
}

static void dac_start(void)
{
	dac_enable(&DACB);
    8d9c:	5d c0       	rjmp	.+186    	; 0x8e58 <main+0x552>
    8d9e:	80 e2       	ldi	r24, 0x20	; 32
    8da0:	93 e0       	ldi	r25, 0x03	; 3
    8da2:	0e 94 d0 2e 	call	0x5da0	; 0x5da0 <dac_enable>
	task_dac(rtc_get_time());																		// Calculate DDS increments
}

static void dma_start(void)
{
	dma_enable();
    8da6:	0e 94 25 15 	call	0x2a4a	; 0x2a4a <dma_enable>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_A, isr_dma_dac_ch0_A);
    8daa:	60 e5       	ldi	r22, 0x50	; 80
    8dac:	74 e4       	ldi	r23, 0x44	; 68
    8dae:	80 e0       	ldi	r24, 0x00	; 0
    8db0:	0e 94 47 15 	call	0x2a8e	; 0x2a8e <dma_set_callback>
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
    8db4:	e0 ec       	ldi	r30, 0xC0	; 192
    8db6:	f8 e2       	ldi	r31, 0x28	; 40
    8db8:	81 81       	ldd	r24, Z+1	; 0x01
    8dba:	80 7f       	andi	r24, 0xF0	; 240
    8dbc:	8a 60       	ori	r24, 0x0A	; 10
	dma_channel_set_interrupt_level(&dmach_dma0_conf, DMA_INT_LVL_MED);

	dma_set_callback(DMA_CHANNEL_DACB_CH0_B, isr_dma_dac_ch0_B);
    8dbe:	81 83       	std	Z+1, r24	; 0x01
    8dc0:	6d e2       	ldi	r22, 0x2D	; 45
    8dc2:	74 e4       	ldi	r23, 0x44	; 68
    8dc4:	81 e0       	ldi	r24, 0x01	; 1
    8dc6:	0e 94 47 15 	call	0x2a8e	; 0x2a8e <dma_set_callback>
    8dca:	e5 eb       	ldi	r30, 0xB5	; 181
    8dcc:	f8 e2       	ldi	r31, 0x28	; 40
    8dce:	81 81       	ldd	r24, Z+1	; 0x01
    8dd0:	80 7f       	andi	r24, 0xF0	; 240
    8dd2:	8a 60       	ori	r24, 0x0A	; 10

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8dd4:	81 83       	std	Z+1, r24	; 0x01
    8dd6:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8dd8:	8c 87       	std	Y+12, r24	; 0x0c
	return flags;
    8dda:	f8 94       	cli
#endif

	iflags = cpu_irq_save();

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_gm) | primode;
    8ddc:	9c 85       	ldd	r25, Y+12	; 0x0c
    8dde:	e0 e0       	ldi	r30, 0x00	; 0
    8de0:	f1 e0       	ldi	r31, 0x01	; 1
    8de2:	80 81       	ld	r24, Z
    8de4:	8c 7f       	andi	r24, 0xFC	; 252
    8de6:	82 60       	ori	r24, 0x02	; 2
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8de8:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8dea:	9f bf       	out	0x3f, r25	; 63
    8dec:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8dee:	8b 87       	std	Y+11, r24	; 0x0b
	return flags;
    8df0:	f8 94       	cli
#endif

	iflags = cpu_irq_save();

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_gm) | dbufmode;
    8df2:	9b 85       	ldd	r25, Y+11	; 0x0b
    8df4:	80 81       	ld	r24, Z
    8df6:	83 7f       	andi	r24, 0xF3	; 243
    8df8:	84 60       	ori	r24, 0x04	; 4
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8dfa:	80 83       	st	Z, r24
	dma_channel_set_interrupt_level(&dmach_dma1_conf, DMA_INT_LVL_MED);

	dma_set_priority_mode(DMA_PRIMODE_CH01RR23_gc);
	dma_set_double_buffer_mode(DMA_DBUFMODE_CH01_gc);

	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_A, &dmach_dma0_conf);
    8dfc:	9f bf       	out	0x3f, r25	; 63
    8dfe:	60 ec       	ldi	r22, 0xC0	; 192
    8e00:	78 e2       	ldi	r23, 0x28	; 40
    8e02:	80 e0       	ldi	r24, 0x00	; 0
    8e04:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <dma_channel_write_config>
	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_B, &dmach_dma1_conf);
    8e08:	65 eb       	ldi	r22, 0xB5	; 181
    8e0a:	78 e2       	ldi	r23, 0x28	; 40
    8e0c:	81 e0       	ldi	r24, 0x01	; 1
    8e0e:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <dma_channel_write_config>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8e12:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8e14:	8e 87       	std	Y+14, r24	; 0x0e
	return flags;
    8e16:	f8 94       	cli
	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();

		/* Prepare DMA blocks */
		calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
    8e18:	fe 84       	ldd	r15, Y+14	; 0x0e
    8e1a:	09 ea       	ldi	r16, 0xA9	; 169
    8e1c:	18 e2       	ldi	r17, 0x28	; 40
    8e1e:	28 e0       	ldi	r18, 0x08	; 8
    8e20:	30 e2       	ldi	r19, 0x20	; 32
    8e22:	41 eb       	ldi	r20, 0xB1	; 177
    8e24:	58 e2       	ldi	r21, 0x28	; 40
    8e26:	6d ea       	ldi	r22, 0xAD	; 173
    8e28:	78 e2       	ldi	r23, 0x28	; 40
    8e2a:	89 e6       	ldi	r24, 0x69	; 105
    8e2c:	98 e2       	ldi	r25, 0x28	; 40
		calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
    8e2e:	bc dc       	rcall	.-1672   	; 0x87a8 <calc_next_frame>
    8e30:	28 e0       	ldi	r18, 0x08	; 8
    8e32:	30 e2       	ldi	r19, 0x20	; 32
    8e34:	41 eb       	ldi	r20, 0xB1	; 177
    8e36:	58 e2       	ldi	r21, 0x28	; 40
    8e38:	6d ea       	ldi	r22, 0xAD	; 173
    8e3a:	78 e2       	ldi	r23, 0x28	; 40
    8e3c:	89 e8       	ldi	r24, 0x89	; 137
    8e3e:	98 e2       	ldi	r25, 0x28	; 40

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8e40:	b3 dc       	rcall	.-1690   	; 0x87a8 <calc_next_frame>
    8e42:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8e44:	8d 87       	std	Y+13, r24	; 0x0d
	return flags;
    8e46:	f8 94       	cli
{
	irqflags_t iflags = cpu_irq_save();
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
    8e48:	9d 85       	ldd	r25, Y+13	; 0x0d
    8e4a:	e0 e1       	ldi	r30, 0x10	; 16
    8e4c:	f1 e0       	ldi	r31, 0x01	; 1
    8e4e:	80 81       	ld	r24, Z
    8e50:	80 68       	ori	r24, 0x80	; 128
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8e52:	80 83       	st	Z, r24
    8e54:	9f bf       	out	0x3f, r25	; 63
	/* Start of sub-modules */
	tc_start();			// All clocks and PWM timers start here
	if (g_dac_enabled) {
		dac_start();	// Start DA convertions
	}
	if (g_adc_enabled) {
    8e56:	ff be       	out	0x3f, r15	; 63
    8e58:	80 91 55 20 	lds	r24, 0x2055	; 0x802055 <g_adc_enabled>
    8e5c:	88 23       	and	r24, r24
}

static void adc_start(void)
{
	/* Power up after configurations are being set */
	adc_enable(&ADCA);
    8e5e:	41 f0       	breq	.+16     	; 0x8e70 <main+0x56a>
    8e60:	80 e0       	ldi	r24, 0x00	; 0
    8e62:	92 e0       	ldi	r25, 0x02	; 2
    8e64:	0e 94 bc 2b 	call	0x5778	; 0x5778 <adc_enable>
	adc_enable(&ADCB);
    8e68:	80 e4       	ldi	r24, 0x40	; 64
    8e6a:	92 e0       	ldi	r25, 0x02	; 2
    8e6c:	0e 94 bc 2b 	call	0x5778	; 0x5778 <adc_enable>
}


static void usb_init(void)
{
	udc_start();
    8e70:	0e 94 5f 53 	call	0xa6be	; 0xa6be <udc_start>

	if (g_usb_stdout_enabled) {
    8e74:	80 91 c5 29 	lds	r24, 0x29C5	; 0x8029c5 <g_usb_stdout_enabled>
    8e78:	88 23       	and	r24, r24
		stdio_usb_init();	// Init and enable stdio_usb
    8e7a:	11 f1       	breq	.+68     	; 0x8ec0 <main+0x5ba>
    8e7c:	0e 94 b3 56 	call	0xad66	; 0xad66 <stdio_usb_init>
		stdio_usb_enable();
		delay_ms(140);
    8e80:	0e 94 af 56 	call	0xad5e	; 0xad5e <stdio_usb_enable>
    8e84:	61 e6       	ldi	r22, 0x61	; 97
    8e86:	7e ea       	ldi	r23, 0xAE	; 174
    8e88:	8a e0       	ldi	r24, 0x0A	; 10
    8e8a:	90 e0       	ldi	r25, 0x00	; 0

		printf("%c\r\n", 0x0c);
    8e8c:	05 da       	rcall	.-3062   	; 0x8298 <__portable_avr_delay_cycles>
    8e8e:	1f 92       	push	r1
    8e90:	8c e0       	ldi	r24, 0x0C	; 12
    8e92:	8f 93       	push	r24
    8e94:	87 e4       	ldi	r24, 0x47	; 71
    8e96:	94 e2       	ldi	r25, 0x24	; 36
    8e98:	9f 93       	push	r25
    8e9a:	8f 93       	push	r24
    8e9c:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
		printf("===============================\r\n");
    8ea0:	8c e4       	ldi	r24, 0x4C	; 76
    8ea2:	94 e2       	ldi	r25, 0x24	; 36
    8ea4:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
		printf("FindMeSAT - USB logging started\r\n");
    8ea8:	8d e6       	ldi	r24, 0x6D	; 109
    8eaa:	94 e2       	ldi	r25, 0x24	; 36
    8eac:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
		printf("===============================\r\n\r\n");
    8eb0:	8e e8       	ldi	r24, 0x8E	; 142
    8eb2:	94 e2       	ldi	r25, 0x24	; 36
    8eb4:	0e 94 2a 5d 	call	0xba54	; 0xba54 <puts>
    8eb8:	0f 90       	pop	r0
    8eba:	0f 90       	pop	r0
    8ebc:	0f 90       	pop	r0

	/* Init of USB system */
	usb_init();			// USB device stack start function to enable stack and start USB

	/* Start TWI channels */
	twi_start();		// Start TWI
    8ebe:	0f 90       	pop	r0
    8ec0:	0e 94 b7 19 	call	0x336e	; 0x336e <twi_start>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8ec4:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8ec6:	88 8b       	std	Y+16, r24	; 0x10
	return flags;
    8ec8:	f8 94       	cli

	/* The application code */
	irqflags_t flags = cpu_irq_save();
	WORKMODE_ENUM_t l_workmode = g_workmode = WORKMODE_RUN;
    8eca:	88 89       	ldd	r24, Y+16	; 0x10
    8ecc:	92 e0       	ldi	r25, 0x02	; 2
    8ece:	90 93 c4 29 	sts	0x29C4, r25	; 0x8029c4 <g_workmode>
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
    8ed2:	8f bf       	out	0x3f, r24	; 63
    8ed4:	0f 2e       	mov	r0, r31
    8ed6:	f8 e4       	ldi	r31, 0x48	; 72
    8ed8:	2f 2e       	mov	r2, r31
    8eda:	31 2c       	mov	r3, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8edc:	f0 2d       	mov	r31, r0
    8ede:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8ee0:	8a 87       	std	Y+10, r24	; 0x0a
	return flags;
    8ee2:	f8 94       	cli
}

static void task(void)
{
	irqflags_t flags = cpu_irq_save();
	WORKMODE_ENUM_t l_workmode = g_workmode;
    8ee4:	9a 85       	ldd	r25, Y+10	; 0x0a
    8ee6:	80 91 c4 29 	lds	r24, 0x29C4	; 0x8029c4 <g_workmode>
	cpu_irq_restore(flags);

	if (l_workmode == WORKMODE_RUN) {
    8eea:	9f bf       	out	0x3f, r25	; 63
    8eec:	82 30       	cpi	r24, 0x02	; 2
		uint32_t now = rtc_get_time();
    8eee:	09 f0       	breq	.+2      	; 0x8ef2 <main+0x5ec>
    8ef0:	69 c6       	rjmp	.+3282   	; 0x9bc4 <main+0x12be>
    8ef2:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <rtc_get_time>

		/* TASK when woken up and all ISRs are done */
		task_dac(now);
    8ef6:	6b 01       	movw	r12, r22
    8ef8:	7c 01       	movw	r14, r24

static void task_adc(uint32_t now)
{	/* Calculations of the ADC values for the presentation layer */
	static uint32_t adc_last = 0;

	if ((now - adc_last) >= 512 || (now < adc_last)) {
    8efa:	96 db       	rcall	.-2260   	; 0x8628 <task_dac>
    8efc:	80 91 55 28 	lds	r24, 0x2855	; 0x802855 <adc_last.7552>
    8f00:	90 91 56 28 	lds	r25, 0x2856	; 0x802856 <adc_last.7552+0x1>
    8f04:	a0 91 57 28 	lds	r26, 0x2857	; 0x802857 <adc_last.7552+0x2>
    8f08:	b0 91 58 28 	lds	r27, 0x2858	; 0x802858 <adc_last.7552+0x3>
    8f0c:	b7 01       	movw	r22, r14
    8f0e:	a6 01       	movw	r20, r12
    8f10:	48 1b       	sub	r20, r24
    8f12:	59 0b       	sbc	r21, r25
    8f14:	6a 0b       	sbc	r22, r26
    8f16:	7b 0b       	sbc	r23, r27
    8f18:	41 15       	cp	r20, r1
    8f1a:	52 40       	sbci	r21, 0x02	; 2
    8f1c:	61 05       	cpc	r22, r1
    8f1e:	71 05       	cpc	r23, r1
    8f20:	30 f4       	brcc	.+12     	; 0x8f2e <main+0x628>
    8f22:	c8 16       	cp	r12, r24
    8f24:	d9 06       	cpc	r13, r25
    8f26:	ea 06       	cpc	r14, r26
    8f28:	fb 06       	cpc	r15, r27
    8f2a:	08 f0       	brcs	.+2      	; 0x8f2e <main+0x628>
		adc_last = now;
    8f2c:	10 c1       	rjmp	.+544    	; 0x914e <main+0x848>
    8f2e:	c0 92 55 28 	sts	0x2855, r12	; 0x802855 <adc_last.7552>
    8f32:	d0 92 56 28 	sts	0x2856, r13	; 0x802856 <adc_last.7552+0x1>
    8f36:	e0 92 57 28 	sts	0x2857, r14	; 0x802857 <adc_last.7552+0x2>
    8f3a:	f0 92 58 28 	sts	0x2858, r15	; 0x802858 <adc_last.7552+0x3>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8f3e:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8f40:	88 87       	std	Y+8, r24	; 0x08
	return flags;
    8f42:	f8 94       	cli

		irqflags_t flags = cpu_irq_save();
		uint32_t l_adc_vctcxo_cur	= g_adc_vctcxo_cur;
    8f44:	68 85       	ldd	r22, Y+8	; 0x08
    8f46:	20 91 2f 29 	lds	r18, 0x292F	; 0x80292f <g_adc_vctcxo_cur>
    8f4a:	30 91 30 29 	lds	r19, 0x2930	; 0x802930 <g_adc_vctcxo_cur+0x1>
    8f4e:	40 91 31 29 	lds	r20, 0x2931	; 0x802931 <g_adc_vctcxo_cur+0x2>
    8f52:	50 91 32 29 	lds	r21, 0x2932	; 0x802932 <g_adc_vctcxo_cur+0x3>
		uint32_t l_adc_5v0_cur		= g_adc_5v0_cur;
    8f56:	40 90 25 29 	lds	r4, 0x2925	; 0x802925 <g_adc_5v0_cur>
    8f5a:	50 90 26 29 	lds	r5, 0x2926	; 0x802926 <g_adc_5v0_cur+0x1>
    8f5e:	60 90 27 29 	lds	r6, 0x2927	; 0x802927 <g_adc_5v0_cur+0x2>
    8f62:	70 90 28 29 	lds	r7, 0x2928	; 0x802928 <g_adc_5v0_cur+0x3>
		uint32_t l_adc_vbat_cur		= g_adc_vbat_cur;
    8f66:	80 90 1b 29 	lds	r8, 0x291B	; 0x80291b <g_adc_vbat_cur>
    8f6a:	90 90 1c 29 	lds	r9, 0x291C	; 0x80291c <g_adc_vbat_cur+0x1>
    8f6e:	a0 90 1d 29 	lds	r10, 0x291D	; 0x80291d <g_adc_vbat_cur+0x2>
    8f72:	b0 90 1e 29 	lds	r11, 0x291E	; 0x80291e <g_adc_vbat_cur+0x3>
		uint32_t l_adc_io_adc4_cur	= g_adc_io_adc4_cur;
    8f76:	80 91 11 29 	lds	r24, 0x2911	; 0x802911 <g_adc_io_adc4_cur>
    8f7a:	90 91 12 29 	lds	r25, 0x2912	; 0x802912 <g_adc_io_adc4_cur+0x1>
    8f7e:	a0 91 13 29 	lds	r26, 0x2913	; 0x802913 <g_adc_io_adc4_cur+0x2>
    8f82:	b0 91 14 29 	lds	r27, 0x2914	; 0x802914 <g_adc_io_adc4_cur+0x3>
    8f86:	89 8b       	std	Y+17, r24	; 0x11
    8f88:	9a 8b       	std	Y+18, r25	; 0x12
    8f8a:	ab 8b       	std	Y+19, r26	; 0x13
		uint32_t l_adc_io_adc5_cur	= g_adc_io_adc5_cur;
    8f8c:	bc 8b       	std	Y+20, r27	; 0x14
    8f8e:	80 91 07 29 	lds	r24, 0x2907	; 0x802907 <g_adc_io_adc5_cur>
    8f92:	90 91 08 29 	lds	r25, 0x2908	; 0x802908 <g_adc_io_adc5_cur+0x1>
    8f96:	a0 91 09 29 	lds	r26, 0x2909	; 0x802909 <g_adc_io_adc5_cur+0x2>
    8f9a:	b0 91 0a 29 	lds	r27, 0x290A	; 0x80290a <g_adc_io_adc5_cur+0x3>
    8f9e:	89 8f       	std	Y+25, r24	; 0x19
    8fa0:	9a 8f       	std	Y+26, r25	; 0x1a
    8fa2:	ab 8f       	std	Y+27, r26	; 0x1b
		uint32_t l_adc_silence_cur	= g_adc_silence_cur;
    8fa4:	bc 8f       	std	Y+28, r27	; 0x1c
    8fa6:	80 91 fd 28 	lds	r24, 0x28FD	; 0x8028fd <g_adc_silence_cur>
    8faa:	90 91 fe 28 	lds	r25, 0x28FE	; 0x8028fe <g_adc_silence_cur+0x1>
    8fae:	a0 91 ff 28 	lds	r26, 0x28FF	; 0x8028ff <g_adc_silence_cur+0x2>
    8fb2:	b0 91 00 29 	lds	r27, 0x2900	; 0x802900 <g_adc_silence_cur+0x3>
    8fb6:	8d 8f       	std	Y+29, r24	; 0x1d
    8fb8:	9e 8f       	std	Y+30, r25	; 0x1e
    8fba:	af 8f       	std	Y+31, r26	; 0x1f
		uint32_t l_adc_temp_cur		= g_adc_temp_cur;
    8fbc:	b8 a3       	std	Y+32, r27	; 0x20
    8fbe:	80 91 f3 28 	lds	r24, 0x28F3	; 0x8028f3 <g_adc_temp_cur>
    8fc2:	90 91 f4 28 	lds	r25, 0x28F4	; 0x8028f4 <g_adc_temp_cur+0x1>
    8fc6:	a0 91 f5 28 	lds	r26, 0x28F5	; 0x8028f5 <g_adc_temp_cur+0x2>
    8fca:	b0 91 f6 28 	lds	r27, 0x28F6	; 0x8028f6 <g_adc_temp_cur+0x3>
    8fce:	8d 8b       	std	Y+21, r24	; 0x15
    8fd0:	9e 8b       	std	Y+22, r25	; 0x16
    8fd2:	af 8b       	std	Y+23, r26	; 0x17
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    8fd4:	b8 8f       	std	Y+24, r27	; 0x18

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    8fd6:	6f bf       	out	0x3f, r22	; 63
    8fd8:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    8fda:	89 83       	std	Y+1, r24	; 0x01
	return flags;
    8fdc:	f8 94       	cli
		int16_t l_adc_io_adc5_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc5_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
		int16_t l_adc_silence_volt_1000	= (int16_t) (((  1000UL * l_adc_silence_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
		int16_t l_adc_temp_deg_100		= (int16_t) ((((  100UL * l_adc_temp_cur                           * C_TEMPSENSE_MULT) / C_ADC_STEPS))  -  100 * C_0DEGC_K);

		flags = cpu_irq_save();
		g_adc_vctcxo_volt_1000	= l_adc_vctcxo_volt_1000;
    8fde:	19 81       	ldd	r17, Y+1	; 0x01
    8fe0:	a8 eb       	ldi	r26, 0xB8	; 184
    8fe2:	bb e0       	ldi	r27, 0x0B	; 11
    8fe4:	0e 94 83 57 	call	0xaf06	; 0xaf06 <__muluhisi3>
    8fe8:	05 2e       	mov	r0, r21
    8fea:	54 e1       	ldi	r21, 0x14	; 20
    8fec:	96 95       	lsr	r25
    8fee:	87 95       	ror	r24
    8ff0:	77 95       	ror	r23
    8ff2:	67 95       	ror	r22
    8ff4:	5a 95       	dec	r21
    8ff6:	d1 f7       	brne	.-12     	; 0x8fec <main+0x6e6>
    8ff8:	50 2d       	mov	r21, r0
    8ffa:	0e 94 f6 59 	call	0xb3ec	; 0xb3ec <__floatunsisf>
    8ffe:	20 e0       	ldi	r18, 0x00	; 0
    9000:	30 e0       	ldi	r19, 0x00	; 0
    9002:	4c e3       	ldi	r20, 0x3C	; 60
    9004:	52 e4       	ldi	r21, 0x42	; 66
    9006:	0e 94 f1 58 	call	0xb1e2	; 0xb1e2 <__subsf3>
    900a:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    900e:	60 93 eb 28 	sts	0x28EB, r22	; 0x8028eb <g_adc_vctcxo_volt_1000>
    9012:	70 93 ec 28 	sts	0x28EC, r23	; 0x8028ec <g_adc_vctcxo_volt_1000+0x1>
		g_adc_5v0_volt_1000		= l_adc_5v0_volt_1000;
    9016:	a8 eb       	ldi	r26, 0xB8	; 184
    9018:	bb e0       	ldi	r27, 0x0B	; 11
    901a:	a3 01       	movw	r20, r6
    901c:	92 01       	movw	r18, r4
    901e:	0e 94 83 57 	call	0xaf06	; 0xaf06 <__muluhisi3>
    9022:	0e 94 f6 59 	call	0xb3ec	; 0xb3ec <__floatunsisf>
    9026:	29 ed       	ldi	r18, 0xD9	; 217
    9028:	38 ed       	ldi	r19, 0xD8	; 216
    902a:	4a e1       	ldi	r20, 0x1A	; 26
    902c:	50 e4       	ldi	r21, 0x40	; 64
    902e:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    9032:	20 e0       	ldi	r18, 0x00	; 0
    9034:	30 e0       	ldi	r19, 0x00	; 0
    9036:	40 e8       	ldi	r20, 0x80	; 128
    9038:	55 e3       	ldi	r21, 0x35	; 53
    903a:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    903e:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    9042:	60 93 e9 28 	sts	0x28E9, r22	; 0x8028e9 <g_adc_5v0_volt_1000>
    9046:	70 93 ea 28 	sts	0x28EA, r23	; 0x8028ea <g_adc_5v0_volt_1000+0x1>
		g_adc_vbat_volt_1000	= l_adc_vbat_volt_1000;
    904a:	a8 eb       	ldi	r26, 0xB8	; 184
    904c:	bb e0       	ldi	r27, 0x0B	; 11
    904e:	a5 01       	movw	r20, r10
    9050:	94 01       	movw	r18, r8
    9052:	0e 94 83 57 	call	0xaf06	; 0xaf06 <__muluhisi3>
    9056:	0e 94 f6 59 	call	0xb3ec	; 0xb3ec <__floatunsisf>
    905a:	23 ee       	ldi	r18, 0xE3	; 227
    905c:	35 e4       	ldi	r19, 0x45	; 69
    905e:	4b e1       	ldi	r20, 0x1B	; 27
    9060:	50 e4       	ldi	r21, 0x40	; 64
    9062:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    9066:	20 e0       	ldi	r18, 0x00	; 0
    9068:	30 e0       	ldi	r19, 0x00	; 0
    906a:	40 e8       	ldi	r20, 0x80	; 128
    906c:	55 e3       	ldi	r21, 0x35	; 53
    906e:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    9072:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    9076:	60 93 e7 28 	sts	0x28E7, r22	; 0x8028e7 <g_adc_vbat_volt_1000>
    907a:	70 93 e8 28 	sts	0x28E8, r23	; 0x8028e8 <g_adc_vbat_volt_1000+0x1>
		g_adc_io_adc4_volt_1000	= l_adc_io_adc4_volt_1000;
    907e:	a8 eb       	ldi	r26, 0xB8	; 184
    9080:	bb e0       	ldi	r27, 0x0B	; 11
    9082:	29 89       	ldd	r18, Y+17	; 0x11
    9084:	3a 89       	ldd	r19, Y+18	; 0x12
    9086:	4b 89       	ldd	r20, Y+19	; 0x13
    9088:	5c 89       	ldd	r21, Y+20	; 0x14
    908a:	0e 94 83 57 	call	0xaf06	; 0xaf06 <__muluhisi3>
    908e:	dc 01       	movw	r26, r24
    9090:	cb 01       	movw	r24, r22
    9092:	07 2e       	mov	r0, r23
    9094:	74 e1       	ldi	r23, 0x14	; 20
    9096:	b6 95       	lsr	r27
    9098:	a7 95       	ror	r26
    909a:	97 95       	ror	r25
    909c:	87 95       	ror	r24
    909e:	7a 95       	dec	r23
    90a0:	d1 f7       	brne	.-12     	; 0x9096 <main+0x790>
    90a2:	70 2d       	mov	r23, r0
    90a4:	80 93 e5 28 	sts	0x28E5, r24	; 0x8028e5 <g_adc_io_adc4_volt_1000>
    90a8:	90 93 e6 28 	sts	0x28E6, r25	; 0x8028e6 <g_adc_io_adc4_volt_1000+0x1>
		g_adc_io_adc5_volt_1000	= l_adc_io_adc5_volt_1000;
    90ac:	a8 eb       	ldi	r26, 0xB8	; 184
    90ae:	bb e0       	ldi	r27, 0x0B	; 11
    90b0:	29 8d       	ldd	r18, Y+25	; 0x19
    90b2:	3a 8d       	ldd	r19, Y+26	; 0x1a
    90b4:	4b 8d       	ldd	r20, Y+27	; 0x1b
    90b6:	5c 8d       	ldd	r21, Y+28	; 0x1c
    90b8:	0e 94 83 57 	call	0xaf06	; 0xaf06 <__muluhisi3>
    90bc:	dc 01       	movw	r26, r24
    90be:	cb 01       	movw	r24, r22
    90c0:	07 2e       	mov	r0, r23
    90c2:	74 e1       	ldi	r23, 0x14	; 20
    90c4:	b6 95       	lsr	r27
    90c6:	a7 95       	ror	r26
    90c8:	97 95       	ror	r25
    90ca:	87 95       	ror	r24
    90cc:	7a 95       	dec	r23
    90ce:	d1 f7       	brne	.-12     	; 0x90c4 <main+0x7be>
    90d0:	70 2d       	mov	r23, r0
    90d2:	80 93 e3 28 	sts	0x28E3, r24	; 0x8028e3 <g_adc_io_adc5_volt_1000>
    90d6:	90 93 e4 28 	sts	0x28E4, r25	; 0x8028e4 <g_adc_io_adc5_volt_1000+0x1>
		g_adc_silence_volt_1000	= l_adc_silence_volt_1000;
    90da:	a8 eb       	ldi	r26, 0xB8	; 184
    90dc:	bb e0       	ldi	r27, 0x0B	; 11
    90de:	2d 8d       	ldd	r18, Y+29	; 0x1d
    90e0:	3e 8d       	ldd	r19, Y+30	; 0x1e
    90e2:	4f 8d       	ldd	r20, Y+31	; 0x1f
    90e4:	58 a1       	ldd	r21, Y+32	; 0x20
    90e6:	0e 94 83 57 	call	0xaf06	; 0xaf06 <__muluhisi3>
    90ea:	dc 01       	movw	r26, r24
    90ec:	cb 01       	movw	r24, r22
    90ee:	07 2e       	mov	r0, r23
    90f0:	74 e1       	ldi	r23, 0x14	; 20
    90f2:	b6 95       	lsr	r27
    90f4:	a7 95       	ror	r26
    90f6:	97 95       	ror	r25
    90f8:	87 95       	ror	r24
    90fa:	7a 95       	dec	r23
    90fc:	d1 f7       	brne	.-12     	; 0x90f2 <main+0x7ec>
    90fe:	70 2d       	mov	r23, r0
    9100:	80 93 e1 28 	sts	0x28E1, r24	; 0x8028e1 <g_adc_silence_volt_1000>
    9104:	90 93 e2 28 	sts	0x28E2, r25	; 0x8028e2 <g_adc_silence_volt_1000+0x1>
		g_adc_temp_deg_100		= l_adc_temp_deg_100;
    9108:	a4 e6       	ldi	r26, 0x64	; 100
    910a:	b0 e0       	ldi	r27, 0x00	; 0
    910c:	2d 89       	ldd	r18, Y+21	; 0x15
    910e:	3e 89       	ldd	r19, Y+22	; 0x16
    9110:	4f 89       	ldd	r20, Y+23	; 0x17
    9112:	58 8d       	ldd	r21, Y+24	; 0x18
    9114:	0e 94 83 57 	call	0xaf06	; 0xaf06 <__muluhisi3>
    9118:	0e 94 f6 59 	call	0xb3ec	; 0xb3ec <__floatunsisf>
    911c:	2d ec       	ldi	r18, 0xCD	; 205
    911e:	3c e4       	ldi	r19, 0x4C	; 76
    9120:	4d e1       	ldi	r20, 0x1D	; 29
    9122:	54 e4       	ldi	r21, 0x44	; 68
    9124:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    9128:	20 e0       	ldi	r18, 0x00	; 0
    912a:	30 e0       	ldi	r19, 0x00	; 0
    912c:	40 e8       	ldi	r20, 0x80	; 128
    912e:	55 e3       	ldi	r21, 0x35	; 53
    9130:	0e 94 e5 5a 	call	0xb5ca	; 0xb5ca <__mulsf3>
    9134:	20 e0       	ldi	r18, 0x00	; 0
    9136:	36 e6       	ldi	r19, 0x66	; 102
    9138:	45 ed       	ldi	r20, 0xD5	; 213
    913a:	56 e4       	ldi	r21, 0x46	; 70
    913c:	0e 94 f1 58 	call	0xb1e2	; 0xb1e2 <__subsf3>
    9140:	0e 94 c5 59 	call	0xb38a	; 0xb38a <__fixsfsi>
    9144:	60 93 df 28 	sts	0x28DF, r22	; 0x8028df <g_adc_temp_deg_100>
    9148:	70 93 e0 28 	sts	0x28E0, r23	; 0x8028e0 <g_adc_temp_deg_100+0x1>

static void task_twi(uint32_t now)
{	/* Calculations for the presentation layer and display */

	/* TWI1 - SIM808, Hygro, Gyro, Baro devices */
	task_twi1_onboard(now);
    914c:	1f bf       	out	0x3f, r17	; 63
    914e:	c7 01       	movw	r24, r14
    9150:	b6 01       	movw	r22, r12
    9152:	0e 94 30 1f 	call	0x3e60	; 0x3e60 <task_twi1_onboard>

	/* TWI2 - LCD Port */
	task_twi2_lcd(now);
    9156:	c7 01       	movw	r24, r14
    9158:	b6 01       	movw	r22, r12
    915a:	0e 94 80 24 	call	0x4900	; 0x4900 <task_twi2_lcd>
}

static void task_usb(uint32_t now)
{
	if (usb_cdc_transfers_autorized) {
    915e:	80 91 c3 29 	lds	r24, 0x29C3	; 0x8029c3 <usb_cdc_transfers_autorized>
    9162:	88 23       	and	r24, r24
    9164:	09 f4       	brne	.+2      	; 0x9168 <main+0x862>
		// stdio_usb_init();
		// stdio_usb_enable();
#endif

		/* Monitoring at the USB serial terminal */
		if (((now - usb_last) >= 512) || (now < usb_last)) {
    9166:	2e c5       	rjmp	.+2652   	; 0x9bc4 <main+0x12be>
    9168:	80 91 51 28 	lds	r24, 0x2851	; 0x802851 <usb_last.7574>
    916c:	90 91 52 28 	lds	r25, 0x2852	; 0x802852 <usb_last.7574+0x1>
    9170:	a0 91 53 28 	lds	r26, 0x2853	; 0x802853 <usb_last.7574+0x2>
    9174:	b0 91 54 28 	lds	r27, 0x2854	; 0x802854 <usb_last.7574+0x3>
    9178:	b7 01       	movw	r22, r14
    917a:	a6 01       	movw	r20, r12
    917c:	48 1b       	sub	r20, r24
    917e:	59 0b       	sbc	r21, r25
    9180:	6a 0b       	sbc	r22, r26
    9182:	7b 0b       	sbc	r23, r27
    9184:	41 15       	cp	r20, r1
    9186:	52 40       	sbci	r21, 0x02	; 2
    9188:	61 05       	cpc	r22, r1
    918a:	71 05       	cpc	r23, r1
    918c:	30 f4       	brcc	.+12     	; 0x919a <main+0x894>
    918e:	c8 16       	cp	r12, r24
    9190:	d9 06       	cpc	r13, r25
    9192:	ea 06       	cpc	r14, r26
    9194:	fb 06       	cpc	r15, r27
    9196:	08 f0       	brcs	.+2      	; 0x919a <main+0x894>
			usb_last = now;
    9198:	15 c5       	rjmp	.+2602   	; 0x9bc4 <main+0x12be>
    919a:	c0 92 51 28 	sts	0x2851, r12	; 0x802851 <usb_last.7574>
    919e:	d0 92 52 28 	sts	0x2852, r13	; 0x802852 <usb_last.7574+0x1>
    91a2:	e0 92 53 28 	sts	0x2853, r14	; 0x802853 <usb_last.7574+0x2>
    91a6:	f0 92 54 28 	sts	0x2854, r15	; 0x802854 <usb_last.7574+0x3>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    91aa:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    91ac:	89 87       	std	Y+9, r24	; 0x09
	return flags;
    91ae:	f8 94       	cli

			flags = cpu_irq_save();
			int16_t l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    91b0:	49 85       	ldd	r20, Y+9	; 0x09
    91b2:	80 90 eb 28 	lds	r8, 0x28EB	; 0x8028eb <g_adc_vctcxo_volt_1000>
    91b6:	89 ae       	std	Y+57, r8	; 0x39
    91b8:	90 90 ec 28 	lds	r9, 0x28EC	; 0x8028ec <g_adc_vctcxo_volt_1000+0x1>
			int16_t l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    91bc:	9a ae       	std	Y+58, r9	; 0x3a
    91be:	a0 90 e9 28 	lds	r10, 0x28E9	; 0x8028e9 <g_adc_5v0_volt_1000>
    91c2:	ab ae       	std	Y+59, r10	; 0x3b
    91c4:	b0 90 ea 28 	lds	r11, 0x28EA	; 0x8028ea <g_adc_5v0_volt_1000+0x1>
			int16_t l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    91c8:	bc ae       	std	Y+60, r11	; 0x3c
    91ca:	80 90 e7 28 	lds	r8, 0x28E7	; 0x8028e7 <g_adc_vbat_volt_1000>
    91ce:	8d ae       	std	Y+61, r8	; 0x3d
    91d0:	90 90 e8 28 	lds	r9, 0x28E8	; 0x8028e8 <g_adc_vbat_volt_1000+0x1>
			int16_t l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    91d4:	9e ae       	std	Y+62, r9	; 0x3e
    91d6:	a0 90 e5 28 	lds	r10, 0x28E5	; 0x8028e5 <g_adc_io_adc4_volt_1000>
    91da:	af ae       	std	Y+63, r10	; 0x3f
    91dc:	b0 90 e6 28 	lds	r11, 0x28E6	; 0x8028e6 <g_adc_io_adc4_volt_1000+0x1>
    91e0:	21 96       	adiw	r28, 0x01	; 1
    91e2:	bf ae       	std	Y+63, r11	; 0x3f
			int16_t l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    91e4:	21 97       	sbiw	r28, 0x01	; 1
    91e6:	80 90 e3 28 	lds	r8, 0x28E3	; 0x8028e3 <g_adc_io_adc5_volt_1000>
    91ea:	22 96       	adiw	r28, 0x02	; 2
    91ec:	8f ae       	std	Y+63, r8	; 0x3f
    91ee:	22 97       	sbiw	r28, 0x02	; 2
    91f0:	90 90 e4 28 	lds	r9, 0x28E4	; 0x8028e4 <g_adc_io_adc5_volt_1000+0x1>
    91f4:	23 96       	adiw	r28, 0x03	; 3
    91f6:	9f ae       	std	Y+63, r9	; 0x3f
			int16_t l_adc_silence_volt_1000		= g_adc_silence_volt_1000;
    91f8:	23 97       	sbiw	r28, 0x03	; 3
    91fa:	a0 90 e1 28 	lds	r10, 0x28E1	; 0x8028e1 <g_adc_silence_volt_1000>
    91fe:	24 96       	adiw	r28, 0x04	; 4
    9200:	af ae       	std	Y+63, r10	; 0x3f
    9202:	24 97       	sbiw	r28, 0x04	; 4
    9204:	b0 90 e2 28 	lds	r11, 0x28E2	; 0x8028e2 <g_adc_silence_volt_1000+0x1>
    9208:	25 96       	adiw	r28, 0x05	; 5
    920a:	bf ae       	std	Y+63, r11	; 0x3f
			int16_t l_adc_temp_deg_100			= g_adc_temp_deg_100;
    920c:	25 97       	sbiw	r28, 0x05	; 5
    920e:	80 90 df 28 	lds	r8, 0x28DF	; 0x8028df <g_adc_temp_deg_100>
    9212:	90 90 e0 28 	lds	r9, 0x28E0	; 0x8028e0 <g_adc_temp_deg_100+0x1>
    9216:	89 8a       	std	Y+17, r8	; 0x11
			int32_t l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    9218:	9a 8a       	std	Y+18, r9	; 0x12
    921a:	40 90 64 29 	lds	r4, 0x2964	; 0x802964 <g_twi1_baro_temp_100>
    921e:	50 90 65 29 	lds	r5, 0x2965	; 0x802965 <g_twi1_baro_temp_100+0x1>
    9222:	60 90 66 29 	lds	r6, 0x2966	; 0x802966 <g_twi1_baro_temp_100+0x2>
    9226:	70 90 67 29 	lds	r7, 0x2967	; 0x802967 <g_twi1_baro_temp_100+0x3>
			int32_t l_twi1_baro_p_100			= g_twi1_baro_p_100;
    922a:	00 91 60 29 	lds	r16, 0x2960	; 0x802960 <g_twi1_baro_p_100>
    922e:	10 91 61 29 	lds	r17, 0x2961	; 0x802961 <g_twi1_baro_p_100+0x1>
    9232:	20 91 62 29 	lds	r18, 0x2962	; 0x802962 <g_twi1_baro_p_100+0x2>
    9236:	30 91 63 29 	lds	r19, 0x2963	; 0x802963 <g_twi1_baro_p_100+0x3>
			int16_t l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    923a:	e0 91 58 29 	lds	r30, 0x2958	; 0x802958 <g_twi1_hygro_T_100>
    923e:	f0 91 59 29 	lds	r31, 0x2959	; 0x802959 <g_twi1_hygro_T_100+0x1>
			int16_t l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    9242:	80 91 56 29 	lds	r24, 0x2956	; 0x802956 <g_twi1_hygro_RH_100>
    9246:	90 91 57 29 	lds	r25, 0x2957	; 0x802957 <g_twi1_hygro_RH_100+0x1>
			int16_t	l_twi1_gyro_1_accel_x		= g_twi1_gyro_1_accel_x;
    924a:	90 90 b5 29 	lds	r9, 0x29B5	; 0x8029b5 <g_twi1_gyro_1_accel_x>
    924e:	69 96       	adiw	r28, 0x19	; 25
    9250:	9f ae       	std	Y+63, r9	; 0x3f
    9252:	69 97       	sbiw	r28, 0x19	; 25
    9254:	a0 90 b6 29 	lds	r10, 0x29B6	; 0x8029b6 <g_twi1_gyro_1_accel_x+0x1>
    9258:	6a 96       	adiw	r28, 0x1a	; 26
    925a:	af ae       	std	Y+63, r10	; 0x3f
			int16_t	l_twi1_gyro_1_accel_y		= g_twi1_gyro_1_accel_y;
    925c:	6a 97       	sbiw	r28, 0x1a	; 26
    925e:	b0 90 b3 29 	lds	r11, 0x29B3	; 0x8029b3 <g_twi1_gyro_1_accel_y>
    9262:	6b 96       	adiw	r28, 0x1b	; 27
    9264:	bf ae       	std	Y+63, r11	; 0x3f
    9266:	6b 97       	sbiw	r28, 0x1b	; 27
    9268:	80 90 b4 29 	lds	r8, 0x29B4	; 0x8029b4 <g_twi1_gyro_1_accel_y+0x1>
    926c:	6c 96       	adiw	r28, 0x1c	; 28
    926e:	8f ae       	std	Y+63, r8	; 0x3f
			int16_t	l_twi1_gyro_1_accel_z		= g_twi1_gyro_1_accel_z;
    9270:	6c 97       	sbiw	r28, 0x1c	; 28
    9272:	90 90 b1 29 	lds	r9, 0x29B1	; 0x8029b1 <g_twi1_gyro_1_accel_z>
    9276:	6d 96       	adiw	r28, 0x1d	; 29
    9278:	9f ae       	std	Y+63, r9	; 0x3f
    927a:	6d 97       	sbiw	r28, 0x1d	; 29
    927c:	a0 90 b2 29 	lds	r10, 0x29B2	; 0x8029b2 <g_twi1_gyro_1_accel_z+0x1>
    9280:	6e 96       	adiw	r28, 0x1e	; 30
    9282:	af ae       	std	Y+63, r10	; 0x3f
			int16_t	l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    9284:	6e 97       	sbiw	r28, 0x1e	; 30
    9286:	80 90 af 29 	lds	r8, 0x29AF	; 0x8029af <g_twi1_gyro_1_accel_x_mg>
    928a:	90 90 b0 29 	lds	r9, 0x29B0	; 0x8029b0 <g_twi1_gyro_1_accel_x_mg+0x1>
    928e:	89 8e       	std	Y+25, r8	; 0x19
			int16_t	l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    9290:	9a 8e       	std	Y+26, r9	; 0x1a
    9292:	a0 90 ad 29 	lds	r10, 0x29AD	; 0x8029ad <g_twi1_gyro_1_accel_y_mg>
    9296:	b0 90 ae 29 	lds	r11, 0x29AE	; 0x8029ae <g_twi1_gyro_1_accel_y_mg+0x1>
    929a:	ad 8e       	std	Y+29, r10	; 0x1d
			int16_t	l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    929c:	be 8e       	std	Y+30, r11	; 0x1e
    929e:	80 90 ab 29 	lds	r8, 0x29AB	; 0x8029ab <g_twi1_gyro_1_accel_z_mg>
    92a2:	90 90 ac 29 	lds	r9, 0x29AC	; 0x8029ac <g_twi1_gyro_1_accel_z_mg+0x1>
    92a6:	8d 8a       	std	Y+21, r8	; 0x15
			int16_t l_twi1_gyro_1_gyro_x		= g_twi1_gyro_1_gyro_x;
    92a8:	9e 8a       	std	Y+22, r9	; 0x16
    92aa:	90 90 a9 29 	lds	r9, 0x29A9	; 0x8029a9 <g_twi1_gyro_1_gyro_x>
    92ae:	6f 96       	adiw	r28, 0x1f	; 31
    92b0:	9f ae       	std	Y+63, r9	; 0x3f
    92b2:	6f 97       	sbiw	r28, 0x1f	; 31
    92b4:	a0 90 aa 29 	lds	r10, 0x29AA	; 0x8029aa <g_twi1_gyro_1_gyro_x+0x1>
    92b8:	a0 96       	adiw	r28, 0x20	; 32
    92ba:	af ae       	std	Y+63, r10	; 0x3f
			int16_t l_twi1_gyro_1_gyro_y		= g_twi1_gyro_1_gyro_y;
    92bc:	a0 97       	sbiw	r28, 0x20	; 32
    92be:	b0 90 a7 29 	lds	r11, 0x29A7	; 0x8029a7 <g_twi1_gyro_1_gyro_y>
    92c2:	a1 96       	adiw	r28, 0x21	; 33
    92c4:	bf ae       	std	Y+63, r11	; 0x3f
    92c6:	a1 97       	sbiw	r28, 0x21	; 33
    92c8:	80 90 a8 29 	lds	r8, 0x29A8	; 0x8029a8 <g_twi1_gyro_1_gyro_y+0x1>
    92cc:	a2 96       	adiw	r28, 0x22	; 34
    92ce:	8f ae       	std	Y+63, r8	; 0x3f
			int16_t l_twi1_gyro_1_gyro_z		= g_twi1_gyro_1_gyro_z;
    92d0:	a2 97       	sbiw	r28, 0x22	; 34
    92d2:	90 90 a5 29 	lds	r9, 0x29A5	; 0x8029a5 <g_twi1_gyro_1_gyro_z>
    92d6:	a3 96       	adiw	r28, 0x23	; 35
    92d8:	9f ae       	std	Y+63, r9	; 0x3f
    92da:	a3 97       	sbiw	r28, 0x23	; 35
    92dc:	a0 90 a6 29 	lds	r10, 0x29A6	; 0x8029a6 <g_twi1_gyro_1_gyro_z+0x1>
    92e0:	a4 96       	adiw	r28, 0x24	; 36
    92e2:	af ae       	std	Y+63, r10	; 0x3f
			int32_t	l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    92e4:	a4 97       	sbiw	r28, 0x24	; 36
    92e6:	80 90 a1 29 	lds	r8, 0x29A1	; 0x8029a1 <g_twi1_gyro_1_gyro_x_mdps>
    92ea:	90 90 a2 29 	lds	r9, 0x29A2	; 0x8029a2 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    92ee:	a0 90 a3 29 	lds	r10, 0x29A3	; 0x8029a3 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    92f2:	b0 90 a4 29 	lds	r11, 0x29A4	; 0x8029a4 <g_twi1_gyro_1_gyro_x_mdps+0x3>
    92f6:	89 a2       	std	Y+33, r8	; 0x21
    92f8:	9a a2       	std	Y+34, r9	; 0x22
    92fa:	ab a2       	std	Y+35, r10	; 0x23
			int32_t	l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    92fc:	bc a2       	std	Y+36, r11	; 0x24
    92fe:	80 90 9d 29 	lds	r8, 0x299D	; 0x80299d <g_twi1_gyro_1_gyro_y_mdps>
    9302:	90 90 9e 29 	lds	r9, 0x299E	; 0x80299e <g_twi1_gyro_1_gyro_y_mdps+0x1>
    9306:	a0 90 9f 29 	lds	r10, 0x299F	; 0x80299f <g_twi1_gyro_1_gyro_y_mdps+0x2>
    930a:	b0 90 a0 29 	lds	r11, 0x29A0	; 0x8029a0 <g_twi1_gyro_1_gyro_y_mdps+0x3>
    930e:	8d a2       	std	Y+37, r8	; 0x25
    9310:	9e a2       	std	Y+38, r9	; 0x26
    9312:	af a2       	std	Y+39, r10	; 0x27
			int32_t	l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    9314:	b8 a6       	std	Y+40, r11	; 0x28
    9316:	80 90 99 29 	lds	r8, 0x2999	; 0x802999 <g_twi1_gyro_1_gyro_z_mdps>
    931a:	90 90 9a 29 	lds	r9, 0x299A	; 0x80299a <g_twi1_gyro_1_gyro_z_mdps+0x1>
    931e:	a0 90 9b 29 	lds	r10, 0x299B	; 0x80299b <g_twi1_gyro_1_gyro_z_mdps+0x2>
    9322:	b0 90 9c 29 	lds	r11, 0x299C	; 0x80299c <g_twi1_gyro_1_gyro_z_mdps+0x3>
    9326:	89 a6       	std	Y+41, r8	; 0x29
    9328:	9a a6       	std	Y+42, r9	; 0x2a
    932a:	ab a6       	std	Y+43, r10	; 0x2b
			int16_t	l_twi1_gyro_1_temp			= g_twi1_gyro_1_temp;
    932c:	bc a6       	std	Y+44, r11	; 0x2c
    932e:	90 90 bb 29 	lds	r9, 0x29BB	; 0x8029bb <g_twi1_gyro_1_temp>
    9332:	a5 96       	adiw	r28, 0x25	; 37
    9334:	9f ae       	std	Y+63, r9	; 0x3f
    9336:	a5 97       	sbiw	r28, 0x25	; 37
    9338:	a0 90 bc 29 	lds	r10, 0x29BC	; 0x8029bc <g_twi1_gyro_1_temp+0x1>
    933c:	a6 96       	adiw	r28, 0x26	; 38
    933e:	af ae       	std	Y+63, r10	; 0x3f
			int16_t	l_twi1_gyro_1_temp_deg_100	= g_twi1_gyro_1_temp_deg_100;
    9340:	a6 97       	sbiw	r28, 0x26	; 38
    9342:	80 90 b7 29 	lds	r8, 0x29B7	; 0x8029b7 <g_twi1_gyro_1_temp_deg_100>
    9346:	90 90 b8 29 	lds	r9, 0x29B8	; 0x8029b8 <g_twi1_gyro_1_temp_deg_100+0x1>
    934a:	8d a6       	std	Y+45, r8	; 0x2d
			int16_t l_twi1_gyro_2_mag_x			= g_twi1_gyro_2_mag_x;
    934c:	9e a6       	std	Y+46, r9	; 0x2e
    934e:	90 90 93 29 	lds	r9, 0x2993	; 0x802993 <g_twi1_gyro_2_mag_x>
    9352:	a7 96       	adiw	r28, 0x27	; 39
    9354:	9f ae       	std	Y+63, r9	; 0x3f
    9356:	a7 97       	sbiw	r28, 0x27	; 39
    9358:	a0 90 94 29 	lds	r10, 0x2994	; 0x802994 <g_twi1_gyro_2_mag_x+0x1>
    935c:	a8 96       	adiw	r28, 0x28	; 40
    935e:	af ae       	std	Y+63, r10	; 0x3f
			int16_t l_twi1_gyro_2_mag_y			= g_twi1_gyro_2_mag_y;
    9360:	a8 97       	sbiw	r28, 0x28	; 40
    9362:	b0 90 91 29 	lds	r11, 0x2991	; 0x802991 <g_twi1_gyro_2_mag_y>
    9366:	a9 96       	adiw	r28, 0x29	; 41
    9368:	bf ae       	std	Y+63, r11	; 0x3f
    936a:	a9 97       	sbiw	r28, 0x29	; 41
    936c:	80 90 92 29 	lds	r8, 0x2992	; 0x802992 <g_twi1_gyro_2_mag_y+0x1>
    9370:	aa 96       	adiw	r28, 0x2a	; 42
    9372:	8f ae       	std	Y+63, r8	; 0x3f
			int16_t l_twi1_gyro_2_mag_z			= g_twi1_gyro_2_mag_z;
    9374:	aa 97       	sbiw	r28, 0x2a	; 42
    9376:	90 90 8f 29 	lds	r9, 0x298F	; 0x80298f <g_twi1_gyro_2_mag_z>
    937a:	ab 96       	adiw	r28, 0x2b	; 43
    937c:	9f ae       	std	Y+63, r9	; 0x3f
    937e:	ab 97       	sbiw	r28, 0x2b	; 43
    9380:	a0 90 90 29 	lds	r10, 0x2990	; 0x802990 <g_twi1_gyro_2_mag_z+0x1>
    9384:	ac 96       	adiw	r28, 0x2c	; 44
    9386:	af ae       	std	Y+63, r10	; 0x3f
			int32_t	l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    9388:	ac 97       	sbiw	r28, 0x2c	; 44
    938a:	80 90 8b 29 	lds	r8, 0x298B	; 0x80298b <g_twi1_gyro_2_mag_x_nT>
    938e:	90 90 8c 29 	lds	r9, 0x298C	; 0x80298c <g_twi1_gyro_2_mag_x_nT+0x1>
    9392:	a0 90 8d 29 	lds	r10, 0x298D	; 0x80298d <g_twi1_gyro_2_mag_x_nT+0x2>
    9396:	b0 90 8e 29 	lds	r11, 0x298E	; 0x80298e <g_twi1_gyro_2_mag_x_nT+0x3>
    939a:	8f a6       	std	Y+47, r8	; 0x2f
    939c:	98 aa       	std	Y+48, r9	; 0x30
    939e:	a9 aa       	std	Y+49, r10	; 0x31
			int32_t	l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    93a0:	ba aa       	std	Y+50, r11	; 0x32
    93a2:	80 90 87 29 	lds	r8, 0x2987	; 0x802987 <g_twi1_gyro_2_mag_y_nT>
    93a6:	90 90 88 29 	lds	r9, 0x2988	; 0x802988 <g_twi1_gyro_2_mag_y_nT+0x1>
    93aa:	a0 90 89 29 	lds	r10, 0x2989	; 0x802989 <g_twi1_gyro_2_mag_y_nT+0x2>
    93ae:	b0 90 8a 29 	lds	r11, 0x298A	; 0x80298a <g_twi1_gyro_2_mag_y_nT+0x3>
    93b2:	8b aa       	std	Y+51, r8	; 0x33
    93b4:	9c aa       	std	Y+52, r9	; 0x34
    93b6:	ad aa       	std	Y+53, r10	; 0x35
			int32_t	l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    93b8:	be aa       	std	Y+54, r11	; 0x36
    93ba:	80 90 83 29 	lds	r8, 0x2983	; 0x802983 <g_twi1_gyro_2_mag_z_nT>
    93be:	90 90 84 29 	lds	r9, 0x2984	; 0x802984 <g_twi1_gyro_2_mag_z_nT+0x1>
    93c2:	a0 90 85 29 	lds	r10, 0x2985	; 0x802985 <g_twi1_gyro_2_mag_z_nT+0x2>
    93c6:	b0 90 86 29 	lds	r11, 0x2986	; 0x802986 <g_twi1_gyro_2_mag_z_nT+0x3>
			cpu_irq_restore(flags);

			printf("Time = %06ld: Uvco=%4d mV, U5v=%4d mV, Ubat=%4d mV, Uadc4=%4d mV, Uadc5=%4d mV, Usil=%4d mV, mP_Temp=%c%02d.%02dC\t \t" \
    93ca:	4f bf       	out	0x3f, r20	; 63
    93cc:	64 e6       	ldi	r22, 0x64	; 100
    93ce:	70 e0       	ldi	r23, 0x00	; 0
    93d0:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    93d4:	28 96       	adiw	r28, 0x08	; 8
    93d6:	6f af       	std	Y+63, r22	; 0x3f
    93d8:	28 97       	sbiw	r28, 0x08	; 8
    93da:	29 96       	adiw	r28, 0x09	; 9
    93dc:	7f af       	std	Y+63, r23	; 0x3f
    93de:	29 97       	sbiw	r28, 0x09	; 9
    93e0:	26 96       	adiw	r28, 0x06	; 6
    93e2:	8f af       	std	Y+63, r24	; 0x3f
    93e4:	26 97       	sbiw	r28, 0x06	; 6
    93e6:	27 96       	adiw	r28, 0x07	; 7
    93e8:	9f af       	std	Y+63, r25	; 0x3f
    93ea:	27 97       	sbiw	r28, 0x07	; 7
    93ec:	cf 01       	movw	r24, r30
    93ee:	ff 23       	and	r31, r31
    93f0:	24 f4       	brge	.+8      	; 0x93fa <main+0xaf4>
    93f2:	88 27       	eor	r24, r24
    93f4:	99 27       	eor	r25, r25
    93f6:	8e 1b       	sub	r24, r30
    93f8:	9f 0b       	sbc	r25, r31
    93fa:	64 e6       	ldi	r22, 0x64	; 100
    93fc:	70 e0       	ldi	r23, 0x00	; 0
    93fe:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    9402:	2c 96       	adiw	r28, 0x0c	; 12
    9404:	6f af       	std	Y+63, r22	; 0x3f
    9406:	2c 97       	sbiw	r28, 0x0c	; 12
    9408:	2d 96       	adiw	r28, 0x0d	; 13
    940a:	7f af       	std	Y+63, r23	; 0x3f
    940c:	2d 97       	sbiw	r28, 0x0d	; 13
    940e:	2a 96       	adiw	r28, 0x0a	; 10
    9410:	8f af       	std	Y+63, r24	; 0x3f
    9412:	2a 97       	sbiw	r28, 0x0a	; 10
    9414:	2b 96       	adiw	r28, 0x0b	; 11
    9416:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    9418:	2b 97       	sbiw	r28, 0x0b	; 11
    941a:	ff 23       	and	r31, r31
    941c:	14 f4       	brge	.+4      	; 0x9422 <main+0xb1c>
    941e:	8d e2       	ldi	r24, 0x2D	; 45
    9420:	01 c0       	rjmp	.+2      	; 0x9424 <main+0xb1e>
			int32_t	l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
			int32_t	l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
			int32_t	l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
			cpu_irq_restore(flags);

			printf("Time = %06ld: Uvco=%4d mV, U5v=%4d mV, Ubat=%4d mV, Uadc4=%4d mV, Uadc5=%4d mV, Usil=%4d mV, mP_Temp=%c%02d.%02dC\t \t" \
    9422:	8b e2       	ldi	r24, 0x2B	; 43
    9424:	48 2f       	mov	r20, r24
    9426:	88 0f       	add	r24, r24
    9428:	55 0b       	sbc	r21, r21
    942a:	4f ab       	std	Y+55, r20	; 0x37
    942c:	58 af       	std	Y+56, r21	; 0x38
    942e:	c9 01       	movw	r24, r18
    9430:	b8 01       	movw	r22, r16
    9432:	24 e6       	ldi	r18, 0x64	; 100
    9434:	30 e0       	ldi	r19, 0x00	; 0
    9436:	40 e0       	ldi	r20, 0x00	; 0
    9438:	50 e0       	ldi	r21, 0x00	; 0
    943a:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    943e:	60 96       	adiw	r28, 0x10	; 16
    9440:	2f af       	std	Y+63, r18	; 0x3f
    9442:	60 97       	sbiw	r28, 0x10	; 16
    9444:	61 96       	adiw	r28, 0x11	; 17
    9446:	3f af       	std	Y+63, r19	; 0x3f
    9448:	61 97       	sbiw	r28, 0x11	; 17
    944a:	62 96       	adiw	r28, 0x12	; 18
    944c:	4f af       	std	Y+63, r20	; 0x3f
    944e:	62 97       	sbiw	r28, 0x12	; 18
    9450:	63 96       	adiw	r28, 0x13	; 19
    9452:	5f af       	std	Y+63, r21	; 0x3f
    9454:	63 97       	sbiw	r28, 0x13	; 19
    9456:	2e 96       	adiw	r28, 0x0e	; 14
    9458:	6f af       	std	Y+63, r22	; 0x3f
    945a:	2e 97       	sbiw	r28, 0x0e	; 14
    945c:	2f 96       	adiw	r28, 0x0f	; 15
    945e:	7f af       	std	Y+63, r23	; 0x3f
    9460:	2f 97       	sbiw	r28, 0x0f	; 15
    9462:	08 2f       	mov	r16, r24
    9464:	19 2f       	mov	r17, r25
    9466:	c3 01       	movw	r24, r6
    9468:	b2 01       	movw	r22, r4
    946a:	77 20       	and	r7, r7
    946c:	3c f4       	brge	.+14     	; 0x947c <main+0xb76>
    946e:	66 27       	eor	r22, r22
    9470:	77 27       	eor	r23, r23
    9472:	cb 01       	movw	r24, r22
    9474:	64 19       	sub	r22, r4
    9476:	75 09       	sbc	r23, r5
    9478:	86 09       	sbc	r24, r6
    947a:	97 09       	sbc	r25, r7
    947c:	24 e6       	ldi	r18, 0x64	; 100
    947e:	30 e0       	ldi	r19, 0x00	; 0
    9480:	40 e0       	ldi	r20, 0x00	; 0
    9482:	50 e0       	ldi	r21, 0x00	; 0
    9484:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    9488:	66 96       	adiw	r28, 0x16	; 22
    948a:	2f af       	std	Y+63, r18	; 0x3f
    948c:	66 97       	sbiw	r28, 0x16	; 22
    948e:	67 96       	adiw	r28, 0x17	; 23
    9490:	3f af       	std	Y+63, r19	; 0x3f
    9492:	67 97       	sbiw	r28, 0x17	; 23
    9494:	68 96       	adiw	r28, 0x18	; 24
    9496:	5f af       	std	Y+63, r21	; 0x3f
    9498:	68 97       	sbiw	r28, 0x18	; 24
    949a:	64 96       	adiw	r28, 0x14	; 20
    949c:	6f af       	std	Y+63, r22	; 0x3f
    949e:	64 97       	sbiw	r28, 0x14	; 20
    94a0:	f7 2f       	mov	r31, r23
    94a2:	e8 2f       	mov	r30, r24
    94a4:	65 96       	adiw	r28, 0x15	; 21
    94a6:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    94a8:	65 97       	sbiw	r28, 0x15	; 21
    94aa:	77 20       	and	r7, r7
    94ac:	14 f4       	brge	.+4      	; 0x94b2 <main+0xbac>
    94ae:	2d e2       	ldi	r18, 0x2D	; 45
    94b0:	01 c0       	rjmp	.+2      	; 0x94b4 <main+0xbae>
			int32_t	l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
			int32_t	l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
			int32_t	l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
			cpu_irq_restore(flags);

			printf("Time = %06ld: Uvco=%4d mV, U5v=%4d mV, Ubat=%4d mV, Uadc4=%4d mV, Uadc5=%4d mV, Usil=%4d mV, mP_Temp=%c%02d.%02dC\t \t" \
    94b2:	2b e2       	ldi	r18, 0x2B	; 43
    94b4:	02 2e       	mov	r0, r18
    94b6:	00 0c       	add	r0, r0
    94b8:	33 0b       	sbc	r19, r19
    94ba:	89 89       	ldd	r24, Y+17	; 0x11
    94bc:	9a 89       	ldd	r25, Y+18	; 0x12
    94be:	99 23       	and	r25, r25
    94c0:	1c f4       	brge	.+6      	; 0x94c8 <main+0xbc2>
    94c2:	91 95       	neg	r25
    94c4:	81 95       	neg	r24
    94c6:	91 09       	sbc	r25, r1
    94c8:	64 e6       	ldi	r22, 0x64	; 100
    94ca:	70 e0       	ldi	r23, 0x00	; 0
    94cc:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    94d0:	a9 89       	ldd	r26, Y+17	; 0x11
    94d2:	ba 89       	ldd	r27, Y+18	; 0x12
    94d4:	bb 23       	and	r27, r27
    94d6:	14 f4       	brge	.+4      	; 0x94dc <main+0xbd6>
    94d8:	5d e2       	ldi	r21, 0x2D	; 45
    94da:	01 c0       	rjmp	.+2      	; 0x94de <main+0xbd8>
			int32_t	l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
			int32_t	l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
			int32_t	l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
			cpu_irq_restore(flags);

			printf("Time = %06ld: Uvco=%4d mV, U5v=%4d mV, Ubat=%4d mV, Uadc4=%4d mV, Uadc5=%4d mV, Usil=%4d mV, mP_Temp=%c%02d.%02dC\t \t" \
    94dc:	5b e2       	ldi	r21, 0x2B	; 43
    94de:	27 96       	adiw	r28, 0x07	; 7
    94e0:	bf ad       	ldd	r27, Y+63	; 0x3f
    94e2:	27 97       	sbiw	r28, 0x07	; 7
    94e4:	bf 93       	push	r27
    94e6:	26 96       	adiw	r28, 0x06	; 6
    94e8:	af ad       	ldd	r26, Y+63	; 0x3f
    94ea:	26 97       	sbiw	r28, 0x06	; 6
    94ec:	af 93       	push	r26
    94ee:	29 96       	adiw	r28, 0x09	; 9
    94f0:	bf ad       	ldd	r27, Y+63	; 0x3f
    94f2:	29 97       	sbiw	r28, 0x09	; 9
    94f4:	bf 93       	push	r27
    94f6:	28 96       	adiw	r28, 0x08	; 8
    94f8:	af ad       	ldd	r26, Y+63	; 0x3f
    94fa:	28 97       	sbiw	r28, 0x08	; 8
    94fc:	af 93       	push	r26
    94fe:	2b 96       	adiw	r28, 0x0b	; 11
    9500:	bf ad       	ldd	r27, Y+63	; 0x3f
    9502:	2b 97       	sbiw	r28, 0x0b	; 11
    9504:	bf 93       	push	r27
    9506:	2a 96       	adiw	r28, 0x0a	; 10
    9508:	af ad       	ldd	r26, Y+63	; 0x3f
    950a:	2a 97       	sbiw	r28, 0x0a	; 10
    950c:	af 93       	push	r26
    950e:	2d 96       	adiw	r28, 0x0d	; 13
    9510:	bf ad       	ldd	r27, Y+63	; 0x3f
    9512:	2d 97       	sbiw	r28, 0x0d	; 13
    9514:	bf 93       	push	r27
    9516:	2c 96       	adiw	r28, 0x0c	; 12
    9518:	af ad       	ldd	r26, Y+63	; 0x3f
    951a:	2c 97       	sbiw	r28, 0x0c	; 12
    951c:	af 93       	push	r26
    951e:	b8 ad       	ldd	r27, Y+56	; 0x38
    9520:	bf 93       	push	r27
    9522:	af a9       	ldd	r26, Y+55	; 0x37
    9524:	af 93       	push	r26
    9526:	1f 93       	push	r17
    9528:	0f 93       	push	r16
    952a:	2f 96       	adiw	r28, 0x0f	; 15
    952c:	bf ad       	ldd	r27, Y+63	; 0x3f
    952e:	2f 97       	sbiw	r28, 0x0f	; 15
    9530:	bf 93       	push	r27
    9532:	2e 96       	adiw	r28, 0x0e	; 14
    9534:	af ad       	ldd	r26, Y+63	; 0x3f
    9536:	2e 97       	sbiw	r28, 0x0e	; 14
    9538:	af 93       	push	r26
    953a:	63 96       	adiw	r28, 0x13	; 19
    953c:	bf ad       	ldd	r27, Y+63	; 0x3f
    953e:	63 97       	sbiw	r28, 0x13	; 19
    9540:	bf 93       	push	r27
    9542:	62 96       	adiw	r28, 0x12	; 18
    9544:	af ad       	ldd	r26, Y+63	; 0x3f
    9546:	62 97       	sbiw	r28, 0x12	; 18
    9548:	af 93       	push	r26
    954a:	61 96       	adiw	r28, 0x11	; 17
    954c:	bf ad       	ldd	r27, Y+63	; 0x3f
    954e:	61 97       	sbiw	r28, 0x11	; 17
    9550:	bf 93       	push	r27
    9552:	60 96       	adiw	r28, 0x10	; 16
    9554:	af ad       	ldd	r26, Y+63	; 0x3f
    9556:	60 97       	sbiw	r28, 0x10	; 16
    9558:	af 93       	push	r26
    955a:	65 96       	adiw	r28, 0x15	; 21
    955c:	bf ad       	ldd	r27, Y+63	; 0x3f
    955e:	65 97       	sbiw	r28, 0x15	; 21
    9560:	bf 93       	push	r27
    9562:	ef 93       	push	r30
    9564:	ff 93       	push	r31
    9566:	64 96       	adiw	r28, 0x14	; 20
    9568:	ef ad       	ldd	r30, Y+63	; 0x3f
    956a:	64 97       	sbiw	r28, 0x14	; 20
    956c:	ef 93       	push	r30
    956e:	68 96       	adiw	r28, 0x18	; 24
    9570:	ff ad       	ldd	r31, Y+63	; 0x3f
    9572:	68 97       	sbiw	r28, 0x18	; 24
    9574:	ff 93       	push	r31
    9576:	4f 93       	push	r20
    9578:	67 96       	adiw	r28, 0x17	; 23
    957a:	ef ad       	ldd	r30, Y+63	; 0x3f
    957c:	67 97       	sbiw	r28, 0x17	; 23
    957e:	ef 93       	push	r30
    9580:	66 96       	adiw	r28, 0x16	; 22
    9582:	ff ad       	ldd	r31, Y+63	; 0x3f
    9584:	66 97       	sbiw	r28, 0x16	; 22
    9586:	ff 93       	push	r31
    9588:	3f 93       	push	r19
    958a:	2f 93       	push	r18
    958c:	9f 93       	push	r25
    958e:	8f 93       	push	r24
    9590:	7f 93       	push	r23
    9592:	6f 93       	push	r22
    9594:	85 2f       	mov	r24, r21
    9596:	05 2e       	mov	r0, r21
    9598:	00 0c       	add	r0, r0
    959a:	99 0b       	sbc	r25, r25
    959c:	9f 93       	push	r25
    959e:	5f 93       	push	r21
    95a0:	25 96       	adiw	r28, 0x05	; 5
    95a2:	2f ad       	ldd	r18, Y+63	; 0x3f
    95a4:	25 97       	sbiw	r28, 0x05	; 5
    95a6:	2f 93       	push	r18
    95a8:	24 96       	adiw	r28, 0x04	; 4
    95aa:	3f ad       	ldd	r19, Y+63	; 0x3f
    95ac:	24 97       	sbiw	r28, 0x04	; 4
    95ae:	3f 93       	push	r19
    95b0:	23 96       	adiw	r28, 0x03	; 3
    95b2:	4f ad       	ldd	r20, Y+63	; 0x3f
    95b4:	23 97       	sbiw	r28, 0x03	; 3
    95b6:	4f 93       	push	r20
    95b8:	22 96       	adiw	r28, 0x02	; 2
    95ba:	5f ad       	ldd	r21, Y+63	; 0x3f
    95bc:	22 97       	sbiw	r28, 0x02	; 2
    95be:	5f 93       	push	r21
    95c0:	21 96       	adiw	r28, 0x01	; 1
    95c2:	6f ad       	ldd	r22, Y+63	; 0x3f
    95c4:	21 97       	sbiw	r28, 0x01	; 1
    95c6:	6f 93       	push	r22
    95c8:	7f ad       	ldd	r23, Y+63	; 0x3f
    95ca:	7f 93       	push	r23
    95cc:	8e ad       	ldd	r24, Y+62	; 0x3e
    95ce:	8f 93       	push	r24
    95d0:	9d ad       	ldd	r25, Y+61	; 0x3d
    95d2:	9f 93       	push	r25
    95d4:	ac ad       	ldd	r26, Y+60	; 0x3c
    95d6:	af 93       	push	r26
    95d8:	bb ad       	ldd	r27, Y+59	; 0x3b
    95da:	bf 93       	push	r27
    95dc:	ea ad       	ldd	r30, Y+58	; 0x3a
    95de:	ef 93       	push	r30
    95e0:	f9 ad       	ldd	r31, Y+57	; 0x39
    95e2:	ff 93       	push	r31
    95e4:	0b 2e       	mov	r0, r27
    95e6:	ba e0       	ldi	r27, 0x0A	; 10
    95e8:	f6 94       	lsr	r15
    95ea:	e7 94       	ror	r14
    95ec:	d7 94       	ror	r13
    95ee:	c7 94       	ror	r12
    95f0:	ba 95       	dec	r27
    95f2:	d1 f7       	brne	.-12     	; 0x95e8 <main+0xce2>
    95f4:	b0 2d       	mov	r27, r0
    95f6:	ff 92       	push	r15
    95f8:	ef 92       	push	r14
    95fa:	df 92       	push	r13
    95fc:	cf 92       	push	r12
    95fe:	21 eb       	ldi	r18, 0xB1	; 177
    9600:	34 e2       	ldi	r19, 0x24	; 36
    9602:	3f 93       	push	r19
    9604:	2f 93       	push	r18
    9606:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
    960a:	8d a5       	ldd	r24, Y+45	; 0x2d
    960c:	9e a5       	ldd	r25, Y+46	; 0x2e
    960e:	99 23       	and	r25, r25
    9610:	1c f4       	brge	.+6      	; 0x9618 <main+0xd12>
    9612:	91 95       	neg	r25
    9614:	81 95       	neg	r24
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    9616:	91 09       	sbc	r25, r1
    9618:	64 e6       	ldi	r22, 0x64	; 100
    961a:	70 e0       	ldi	r23, 0x00	; 0
    961c:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    9620:	69 af       	std	Y+57, r22	; 0x39
    9622:	7a af       	std	Y+58, r23	; 0x3a
    9624:	89 8b       	std	Y+17, r24	; 0x11


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    9626:	9f ab       	std	Y+55, r25	; 0x37
    9628:	cd bf       	out	0x3d, r28	; 61
    962a:	de bf       	out	0x3e, r29	; 62
    962c:	8d a5       	ldd	r24, Y+45	; 0x2d
    962e:	9e a5       	ldd	r25, Y+46	; 0x2e
    9630:	99 23       	and	r25, r25
    9632:	14 f4       	brge	.+4      	; 0x9638 <main+0xd32>
    9634:	0d e2       	ldi	r16, 0x2D	; 45
    9636:	01 c0       	rjmp	.+2      	; 0x963a <main+0xd34>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    9638:	0b e2       	ldi	r16, 0x2B	; 43
    963a:	00 2e       	mov	r0, r16
    963c:	00 0c       	add	r0, r0
    963e:	11 0b       	sbc	r17, r17
    9640:	c5 01       	movw	r24, r10
    9642:	b4 01       	movw	r22, r8
    9644:	bb 20       	and	r11, r11
    9646:	3c f4       	brge	.+14     	; 0x9656 <main+0xd50>
    9648:	66 27       	eor	r22, r22
    964a:	77 27       	eor	r23, r23
    964c:	cb 01       	movw	r24, r22
    964e:	68 19       	sub	r22, r8
    9650:	79 09       	sbc	r23, r9
    9652:	8a 09       	sbc	r24, r10
    9654:	9b 09       	sbc	r25, r11
    9656:	28 ee       	ldi	r18, 0xE8	; 232
    9658:	33 e0       	ldi	r19, 0x03	; 3
    965a:	40 e0       	ldi	r20, 0x00	; 0
    965c:	50 e0       	ldi	r21, 0x00	; 0
    965e:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    9662:	2e af       	std	Y+62, r18	; 0x3e
    9664:	3f af       	std	Y+63, r19	; 0x3f
    9666:	21 96       	adiw	r28, 0x01	; 1
    9668:	4f af       	std	Y+63, r20	; 0x3f
    966a:	21 97       	sbiw	r28, 0x01	; 1
    966c:	22 96       	adiw	r28, 0x02	; 2
    966e:	5f af       	std	Y+63, r21	; 0x3f
    9670:	22 97       	sbiw	r28, 0x02	; 2
    9672:	6d a7       	std	Y+45, r22	; 0x2d
    9674:	7b af       	std	Y+59, r23	; 0x3b
    9676:	8c af       	std	Y+60, r24	; 0x3c


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    9678:	9d af       	std	Y+61, r25	; 0x3d
    967a:	bb 20       	and	r11, r11
    967c:	14 f4       	brge	.+4      	; 0x9682 <main+0xd7c>
    967e:	8d e2       	ldi	r24, 0x2D	; 45
    9680:	01 c0       	rjmp	.+2      	; 0x9684 <main+0xd7e>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    9682:	8b e2       	ldi	r24, 0x2B	; 43
    9684:	e8 2e       	mov	r14, r24
    9686:	88 0f       	add	r24, r24
    9688:	ff 08       	sbc	r15, r15
    968a:	6b a9       	ldd	r22, Y+51	; 0x33
    968c:	7c a9       	ldd	r23, Y+52	; 0x34
    968e:	8d a9       	ldd	r24, Y+53	; 0x35
    9690:	9e a9       	ldd	r25, Y+54	; 0x36
    9692:	99 23       	and	r25, r25
    9694:	3c f4       	brge	.+14     	; 0x96a4 <main+0xd9e>
    9696:	90 95       	com	r25
    9698:	80 95       	com	r24
    969a:	70 95       	com	r23
    969c:	61 95       	neg	r22
    969e:	7f 4f       	sbci	r23, 0xFF	; 255
    96a0:	8f 4f       	sbci	r24, 0xFF	; 255
    96a2:	9f 4f       	sbci	r25, 0xFF	; 255
    96a4:	28 ee       	ldi	r18, 0xE8	; 232
    96a6:	33 e0       	ldi	r19, 0x03	; 3
    96a8:	40 e0       	ldi	r20, 0x00	; 0
    96aa:	50 e0       	ldi	r21, 0x00	; 0
    96ac:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    96b0:	27 96       	adiw	r28, 0x07	; 7
    96b2:	2f af       	std	Y+63, r18	; 0x3f
    96b4:	27 97       	sbiw	r28, 0x07	; 7
    96b6:	28 96       	adiw	r28, 0x08	; 8
    96b8:	3f af       	std	Y+63, r19	; 0x3f
    96ba:	28 97       	sbiw	r28, 0x08	; 8
    96bc:	29 96       	adiw	r28, 0x09	; 9
    96be:	4f af       	std	Y+63, r20	; 0x3f
    96c0:	29 97       	sbiw	r28, 0x09	; 9
    96c2:	2a 96       	adiw	r28, 0x0a	; 10
    96c4:	5f af       	std	Y+63, r21	; 0x3f
    96c6:	2a 97       	sbiw	r28, 0x0a	; 10
    96c8:	23 96       	adiw	r28, 0x03	; 3
    96ca:	6f af       	std	Y+63, r22	; 0x3f
    96cc:	23 97       	sbiw	r28, 0x03	; 3
    96ce:	24 96       	adiw	r28, 0x04	; 4
    96d0:	7f af       	std	Y+63, r23	; 0x3f
    96d2:	24 97       	sbiw	r28, 0x04	; 4
    96d4:	25 96       	adiw	r28, 0x05	; 5
    96d6:	8f af       	std	Y+63, r24	; 0x3f
    96d8:	25 97       	sbiw	r28, 0x05	; 5
    96da:	26 96       	adiw	r28, 0x06	; 6
    96dc:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    96de:	26 97       	sbiw	r28, 0x06	; 6
    96e0:	8b a8       	ldd	r8, Y+51	; 0x33
    96e2:	9c a8       	ldd	r9, Y+52	; 0x34
    96e4:	ad a8       	ldd	r10, Y+53	; 0x35
    96e6:	be a8       	ldd	r11, Y+54	; 0x36
    96e8:	bb 20       	and	r11, r11
    96ea:	14 f4       	brge	.+4      	; 0x96f0 <main+0xdea>
    96ec:	8d e2       	ldi	r24, 0x2D	; 45
    96ee:	01 c0       	rjmp	.+2      	; 0x96f2 <main+0xdec>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    96f0:	8b e2       	ldi	r24, 0x2B	; 43
    96f2:	c8 2e       	mov	r12, r24
    96f4:	88 0f       	add	r24, r24
    96f6:	dd 08       	sbc	r13, r13
    96f8:	6f a5       	ldd	r22, Y+47	; 0x2f
    96fa:	78 a9       	ldd	r23, Y+48	; 0x30
    96fc:	89 a9       	ldd	r24, Y+49	; 0x31
    96fe:	9a a9       	ldd	r25, Y+50	; 0x32
    9700:	99 23       	and	r25, r25
    9702:	3c f4       	brge	.+14     	; 0x9712 <main+0xe0c>
    9704:	90 95       	com	r25
    9706:	80 95       	com	r24
    9708:	70 95       	com	r23
    970a:	61 95       	neg	r22
    970c:	7f 4f       	sbci	r23, 0xFF	; 255
    970e:	8f 4f       	sbci	r24, 0xFF	; 255
    9710:	9f 4f       	sbci	r25, 0xFF	; 255
    9712:	28 ee       	ldi	r18, 0xE8	; 232
    9714:	33 e0       	ldi	r19, 0x03	; 3
    9716:	40 e0       	ldi	r20, 0x00	; 0
    9718:	50 e0       	ldi	r21, 0x00	; 0
    971a:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    971e:	2e 96       	adiw	r28, 0x0e	; 14
    9720:	2f af       	std	Y+63, r18	; 0x3f
    9722:	2e 97       	sbiw	r28, 0x0e	; 14
    9724:	2f 96       	adiw	r28, 0x0f	; 15
    9726:	3f af       	std	Y+63, r19	; 0x3f
    9728:	2f 97       	sbiw	r28, 0x0f	; 15
    972a:	60 96       	adiw	r28, 0x10	; 16
    972c:	4f af       	std	Y+63, r20	; 0x3f
    972e:	60 97       	sbiw	r28, 0x10	; 16
    9730:	61 96       	adiw	r28, 0x11	; 17
    9732:	5f af       	std	Y+63, r21	; 0x3f
    9734:	61 97       	sbiw	r28, 0x11	; 17
    9736:	6b ab       	std	Y+51, r22	; 0x33
    9738:	2b 96       	adiw	r28, 0x0b	; 11
    973a:	7f af       	std	Y+63, r23	; 0x3f
    973c:	2b 97       	sbiw	r28, 0x0b	; 11
    973e:	2c 96       	adiw	r28, 0x0c	; 12
    9740:	8f af       	std	Y+63, r24	; 0x3f
    9742:	2c 97       	sbiw	r28, 0x0c	; 12
    9744:	2d 96       	adiw	r28, 0x0d	; 13
    9746:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    9748:	2d 97       	sbiw	r28, 0x0d	; 13
    974a:	8f a4       	ldd	r8, Y+47	; 0x2f
    974c:	98 a8       	ldd	r9, Y+48	; 0x30
    974e:	a9 a8       	ldd	r10, Y+49	; 0x31
    9750:	ba a8       	ldd	r11, Y+50	; 0x32
    9752:	bb 20       	and	r11, r11
    9754:	14 f4       	brge	.+4      	; 0x975a <main+0xe54>
    9756:	8d e2       	ldi	r24, 0x2D	; 45
    9758:	01 c0       	rjmp	.+2      	; 0x975c <main+0xe56>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    975a:	8b e2       	ldi	r24, 0x2B	; 43
    975c:	a8 2e       	mov	r10, r24
    975e:	88 0f       	add	r24, r24
    9760:	bb 08       	sbc	r11, r11
    9762:	69 a5       	ldd	r22, Y+41	; 0x29
    9764:	7a a5       	ldd	r23, Y+42	; 0x2a
    9766:	8b a5       	ldd	r24, Y+43	; 0x2b
    9768:	9c a5       	ldd	r25, Y+44	; 0x2c
    976a:	99 23       	and	r25, r25
    976c:	3c f4       	brge	.+14     	; 0x977c <main+0xe76>
    976e:	90 95       	com	r25
    9770:	80 95       	com	r24
    9772:	70 95       	com	r23
    9774:	61 95       	neg	r22
    9776:	7f 4f       	sbci	r23, 0xFF	; 255
    9778:	8f 4f       	sbci	r24, 0xFF	; 255
    977a:	9f 4f       	sbci	r25, 0xFF	; 255
    977c:	28 ee       	ldi	r18, 0xE8	; 232
    977e:	33 e0       	ldi	r19, 0x03	; 3
    9780:	40 e0       	ldi	r20, 0x00	; 0
    9782:	50 e0       	ldi	r21, 0x00	; 0
    9784:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    9788:	65 96       	adiw	r28, 0x15	; 21
    978a:	2f af       	std	Y+63, r18	; 0x3f
    978c:	65 97       	sbiw	r28, 0x15	; 21
    978e:	66 96       	adiw	r28, 0x16	; 22
    9790:	3f af       	std	Y+63, r19	; 0x3f
    9792:	66 97       	sbiw	r28, 0x16	; 22
    9794:	67 96       	adiw	r28, 0x17	; 23
    9796:	4f af       	std	Y+63, r20	; 0x3f
    9798:	67 97       	sbiw	r28, 0x17	; 23
    979a:	68 96       	adiw	r28, 0x18	; 24
    979c:	5f af       	std	Y+63, r21	; 0x3f
    979e:	68 97       	sbiw	r28, 0x18	; 24
    97a0:	6f a7       	std	Y+47, r22	; 0x2f
    97a2:	62 96       	adiw	r28, 0x12	; 18
    97a4:	7f af       	std	Y+63, r23	; 0x3f
    97a6:	62 97       	sbiw	r28, 0x12	; 18
    97a8:	63 96       	adiw	r28, 0x13	; 19
    97aa:	8f af       	std	Y+63, r24	; 0x3f
    97ac:	63 97       	sbiw	r28, 0x13	; 19
    97ae:	64 96       	adiw	r28, 0x14	; 20
    97b0:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    97b2:	64 97       	sbiw	r28, 0x14	; 20
    97b4:	29 a5       	ldd	r18, Y+41	; 0x29
    97b6:	3a a5       	ldd	r19, Y+42	; 0x2a
    97b8:	4b a5       	ldd	r20, Y+43	; 0x2b
    97ba:	5c a5       	ldd	r21, Y+44	; 0x2c
    97bc:	55 23       	and	r21, r21
    97be:	14 f4       	brge	.+4      	; 0x97c4 <main+0xebe>
    97c0:	8d e2       	ldi	r24, 0x2D	; 45
    97c2:	01 c0       	rjmp	.+2      	; 0x97c6 <main+0xec0>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    97c4:	8b e2       	ldi	r24, 0x2B	; 43
    97c6:	88 2e       	mov	r8, r24
    97c8:	88 0f       	add	r24, r24
    97ca:	99 08       	sbc	r9, r9
    97cc:	6d a1       	ldd	r22, Y+37	; 0x25
    97ce:	7e a1       	ldd	r23, Y+38	; 0x26
    97d0:	8f a1       	ldd	r24, Y+39	; 0x27
    97d2:	98 a5       	ldd	r25, Y+40	; 0x28
    97d4:	99 23       	and	r25, r25
    97d6:	3c f4       	brge	.+14     	; 0x97e6 <main+0xee0>
    97d8:	90 95       	com	r25
    97da:	80 95       	com	r24
    97dc:	70 95       	com	r23
    97de:	61 95       	neg	r22
    97e0:	7f 4f       	sbci	r23, 0xFF	; 255
    97e2:	8f 4f       	sbci	r24, 0xFF	; 255
    97e4:	9f 4f       	sbci	r25, 0xFF	; 255
    97e6:	28 ee       	ldi	r18, 0xE8	; 232
    97e8:	33 e0       	ldi	r19, 0x03	; 3
    97ea:	40 e0       	ldi	r20, 0x00	; 0
    97ec:	50 e0       	ldi	r21, 0x00	; 0
    97ee:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    97f2:	e0 96       	adiw	r28, 0x30	; 48
    97f4:	2f af       	std	Y+63, r18	; 0x3f
    97f6:	e0 97       	sbiw	r28, 0x30	; 48
    97f8:	e1 96       	adiw	r28, 0x31	; 49
    97fa:	3f af       	std	Y+63, r19	; 0x3f
    97fc:	e1 97       	sbiw	r28, 0x31	; 49
    97fe:	e2 96       	adiw	r28, 0x32	; 50
    9800:	4f af       	std	Y+63, r20	; 0x3f
    9802:	e2 97       	sbiw	r28, 0x32	; 50
    9804:	e3 96       	adiw	r28, 0x33	; 51
    9806:	5f af       	std	Y+63, r21	; 0x3f
    9808:	e3 97       	sbiw	r28, 0x33	; 51
    980a:	69 a7       	std	Y+41, r22	; 0x29
    980c:	ad 96       	adiw	r28, 0x2d	; 45
    980e:	7f af       	std	Y+63, r23	; 0x3f
    9810:	ad 97       	sbiw	r28, 0x2d	; 45
    9812:	ae 96       	adiw	r28, 0x2e	; 46
    9814:	8f af       	std	Y+63, r24	; 0x3f
    9816:	ae 97       	sbiw	r28, 0x2e	; 46
    9818:	af 96       	adiw	r28, 0x2f	; 47
    981a:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    981c:	af 97       	sbiw	r28, 0x2f	; 47
    981e:	4d a1       	ldd	r20, Y+37	; 0x25
    9820:	5e a1       	ldd	r21, Y+38	; 0x26
    9822:	6f a1       	ldd	r22, Y+39	; 0x27
    9824:	78 a5       	ldd	r23, Y+40	; 0x28
    9826:	77 23       	and	r23, r23
    9828:	14 f4       	brge	.+4      	; 0x982e <main+0xf28>
    982a:	8d e2       	ldi	r24, 0x2D	; 45
    982c:	01 c0       	rjmp	.+2      	; 0x9830 <main+0xf2a>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    982e:	8b e2       	ldi	r24, 0x2B	; 43
    9830:	68 2e       	mov	r6, r24
    9832:	88 0f       	add	r24, r24
    9834:	77 08       	sbc	r7, r7
    9836:	69 a1       	ldd	r22, Y+33	; 0x21
    9838:	7a a1       	ldd	r23, Y+34	; 0x22
    983a:	8b a1       	ldd	r24, Y+35	; 0x23
    983c:	9c a1       	ldd	r25, Y+36	; 0x24
    983e:	99 23       	and	r25, r25
    9840:	3c f4       	brge	.+14     	; 0x9850 <main+0xf4a>
    9842:	90 95       	com	r25
    9844:	80 95       	com	r24
    9846:	70 95       	com	r23
    9848:	61 95       	neg	r22
    984a:	7f 4f       	sbci	r23, 0xFF	; 255
    984c:	8f 4f       	sbci	r24, 0xFF	; 255
    984e:	9f 4f       	sbci	r25, 0xFF	; 255
    9850:	28 ee       	ldi	r18, 0xE8	; 232
    9852:	33 e0       	ldi	r19, 0x03	; 3
    9854:	40 e0       	ldi	r20, 0x00	; 0
    9856:	50 e0       	ldi	r21, 0x00	; 0
    9858:	0e 94 44 57 	call	0xae88	; 0xae88 <__divmodsi4>
    985c:	e7 96       	adiw	r28, 0x37	; 55
    985e:	2f af       	std	Y+63, r18	; 0x3f
    9860:	e7 97       	sbiw	r28, 0x37	; 55
    9862:	e8 96       	adiw	r28, 0x38	; 56
    9864:	3f af       	std	Y+63, r19	; 0x3f
    9866:	e8 97       	sbiw	r28, 0x38	; 56
    9868:	e9 96       	adiw	r28, 0x39	; 57
    986a:	5f af       	std	Y+63, r21	; 0x3f
    986c:	e9 97       	sbiw	r28, 0x39	; 57
    986e:	6d a3       	std	Y+37, r22	; 0x25
    9870:	e4 96       	adiw	r28, 0x34	; 52
    9872:	7f af       	std	Y+63, r23	; 0x3f
    9874:	e4 97       	sbiw	r28, 0x34	; 52
    9876:	e5 96       	adiw	r28, 0x35	; 53
    9878:	8f af       	std	Y+63, r24	; 0x3f
    987a:	e5 97       	sbiw	r28, 0x35	; 53
    987c:	e6 96       	adiw	r28, 0x36	; 54
    987e:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    9880:	e6 97       	sbiw	r28, 0x36	; 54
    9882:	69 a1       	ldd	r22, Y+33	; 0x21
    9884:	7a a1       	ldd	r23, Y+34	; 0x22
    9886:	8b a1       	ldd	r24, Y+35	; 0x23
    9888:	9c a1       	ldd	r25, Y+36	; 0x24
    988a:	99 23       	and	r25, r25
    988c:	14 f4       	brge	.+4      	; 0x9892 <main+0xf8c>
    988e:	2d e2       	ldi	r18, 0x2D	; 45
    9890:	01 c0       	rjmp	.+2      	; 0x9894 <main+0xf8e>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    9892:	2b e2       	ldi	r18, 0x2B	; 43
    9894:	02 2e       	mov	r0, r18
    9896:	00 0c       	add	r0, r0
    9898:	33 0b       	sbc	r19, r19
    989a:	8d 89       	ldd	r24, Y+21	; 0x15
    989c:	9e 89       	ldd	r25, Y+22	; 0x16
    989e:	99 23       	and	r25, r25
    98a0:	1c f4       	brge	.+6      	; 0x98a8 <main+0xfa2>
    98a2:	91 95       	neg	r25
    98a4:	81 95       	neg	r24
    98a6:	91 09       	sbc	r25, r1
    98a8:	68 ee       	ldi	r22, 0xE8	; 232
    98aa:	73 e0       	ldi	r23, 0x03	; 3
    98ac:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    98b0:	eb 96       	adiw	r28, 0x3b	; 59
    98b2:	6f af       	std	Y+63, r22	; 0x3f
    98b4:	eb 97       	sbiw	r28, 0x3b	; 59
    98b6:	ec 96       	adiw	r28, 0x3c	; 60
    98b8:	7f af       	std	Y+63, r23	; 0x3f
    98ba:	ec 97       	sbiw	r28, 0x3c	; 60
    98bc:	89 a3       	std	Y+33, r24	; 0x21
    98be:	ea 96       	adiw	r28, 0x3a	; 58
    98c0:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    98c2:	ea 97       	sbiw	r28, 0x3a	; 58
    98c4:	8d 89       	ldd	r24, Y+21	; 0x15
    98c6:	9e 89       	ldd	r25, Y+22	; 0x16
    98c8:	99 23       	and	r25, r25
    98ca:	14 f4       	brge	.+4      	; 0x98d0 <main+0xfca>
    98cc:	ed e2       	ldi	r30, 0x2D	; 45
    98ce:	01 c0       	rjmp	.+2      	; 0x98d2 <main+0xfcc>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    98d0:	eb e2       	ldi	r30, 0x2B	; 43
    98d2:	0e 2e       	mov	r0, r30
    98d4:	00 0c       	add	r0, r0
    98d6:	ff 0b       	sbc	r31, r31
    98d8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    98da:	9e 8d       	ldd	r25, Y+30	; 0x1e
    98dc:	99 23       	and	r25, r25
    98de:	1c f4       	brge	.+6      	; 0x98e6 <main+0xfe0>
    98e0:	91 95       	neg	r25
    98e2:	81 95       	neg	r24
    98e4:	91 09       	sbc	r25, r1
    98e6:	68 ee       	ldi	r22, 0xE8	; 232
    98e8:	73 e0       	ldi	r23, 0x03	; 3
    98ea:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>
    98ee:	ee 96       	adiw	r28, 0x3e	; 62
    98f0:	6f af       	std	Y+63, r22	; 0x3f
    98f2:	ee 97       	sbiw	r28, 0x3e	; 62
    98f4:	ef 96       	adiw	r28, 0x3f	; 63
    98f6:	7f af       	std	Y+63, r23	; 0x3f
    98f8:	ef 97       	sbiw	r28, 0x3f	; 63
    98fa:	8d 8b       	std	Y+21, r24	; 0x15
    98fc:	ed 96       	adiw	r28, 0x3d	; 61
    98fe:	9f af       	std	Y+63, r25	; 0x3f


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    9900:	ed 97       	sbiw	r28, 0x3d	; 61
    9902:	ad 8d       	ldd	r26, Y+29	; 0x1d
    9904:	be 8d       	ldd	r27, Y+30	; 0x1e
    9906:	bb 23       	and	r27, r27
    9908:	14 f4       	brge	.+4      	; 0x990e <main+0x1008>
    990a:	8d e2       	ldi	r24, 0x2D	; 45
    990c:	01 c0       	rjmp	.+2      	; 0x9910 <main+0x100a>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    990e:	8b e2       	ldi	r24, 0x2B	; 43
    9910:	48 2e       	mov	r4, r24
    9912:	88 0f       	add	r24, r24
    9914:	55 08       	sbc	r5, r5
    9916:	89 8d       	ldd	r24, Y+25	; 0x19
    9918:	9a 8d       	ldd	r25, Y+26	; 0x1a
    991a:	99 23       	and	r25, r25
    991c:	1c f4       	brge	.+6      	; 0x9924 <main+0x101e>
    991e:	91 95       	neg	r25
    9920:	81 95       	neg	r24
    9922:	91 09       	sbc	r25, r1
    9924:	68 ee       	ldi	r22, 0xE8	; 232
    9926:	73 e0       	ldi	r23, 0x03	; 3
    9928:	0e 94 0f 57 	call	0xae1e	; 0xae1e <__divmodhi4>


/* UTILS section */

static char sgn_of(long x) {
	return x >= 0 ?  '+' : '-';
    992c:	a9 8d       	ldd	r26, Y+25	; 0x19
    992e:	ba 8d       	ldd	r27, Y+26	; 0x1a
    9930:	bb 23       	and	r27, r27
    9932:	14 f4       	brge	.+4      	; 0x9938 <main+0x1032>
    9934:	5d e2       	ldi	r21, 0x2D	; 45
    9936:	01 c0       	rjmp	.+2      	; 0x993a <main+0x1034>
			now >> 10,
			l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000, l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000, sgn_of(l_adc_temp_deg_100), abs_int16(l_adc_temp_deg_100) / 100, abs_int16(l_adc_temp_deg_100) % 100,
			sgn_of(l_twi1_baro_temp_100), abs_int32(l_twi1_baro_temp_100) / 100, abs_int32(l_twi1_baro_temp_100) % 100, l_twi1_baro_p_100 / 100, l_twi1_baro_p_100 % 100,
			sgn_of(l_twi1_hygro_T_100), abs_int16(l_twi1_hygro_T_100) / 100, abs_int16(l_twi1_hygro_T_100) % 100, l_twi1_hygro_RH_100 / 100, l_twi1_hygro_RH_100 % 100);

			printf("\tAx=%c%01d.%03dg (%+06d), Ay=%c%01d.%03dg (%+06d), Az=%c%01d.%03dg (%+06d)\t \t" \
    9938:	5b e2       	ldi	r21, 0x2B	; 43
    993a:	a6 96       	adiw	r28, 0x26	; 38
    993c:	bf ad       	ldd	r27, Y+63	; 0x3f
    993e:	a6 97       	sbiw	r28, 0x26	; 38
    9940:	bf 93       	push	r27
    9942:	a5 96       	adiw	r28, 0x25	; 37
    9944:	af ad       	ldd	r26, Y+63	; 0x3f
    9946:	a5 97       	sbiw	r28, 0x25	; 37
    9948:	af 93       	push	r26
    994a:	bf a9       	ldd	r27, Y+55	; 0x37
    994c:	bf 93       	push	r27
    994e:	a9 89       	ldd	r26, Y+17	; 0x11
    9950:	af 93       	push	r26
    9952:	ba ad       	ldd	r27, Y+58	; 0x3a
    9954:	bf 93       	push	r27
    9956:	a9 ad       	ldd	r26, Y+57	; 0x39
    9958:	af 93       	push	r26
    995a:	1f 93       	push	r17
    995c:	0f 93       	push	r16
    995e:	ac 96       	adiw	r28, 0x2c	; 44
    9960:	bf ad       	ldd	r27, Y+63	; 0x3f
    9962:	ac 97       	sbiw	r28, 0x2c	; 44
    9964:	bf 93       	push	r27
    9966:	ab 96       	adiw	r28, 0x2b	; 43
    9968:	af ad       	ldd	r26, Y+63	; 0x3f
    996a:	ab 97       	sbiw	r28, 0x2b	; 43
    996c:	af 93       	push	r26
    996e:	bd ad       	ldd	r27, Y+61	; 0x3d
    9970:	bf 93       	push	r27
    9972:	ac ad       	ldd	r26, Y+60	; 0x3c
    9974:	af 93       	push	r26
    9976:	bb ad       	ldd	r27, Y+59	; 0x3b
    9978:	bf 93       	push	r27
    997a:	ad a5       	ldd	r26, Y+45	; 0x2d
    997c:	af 93       	push	r26
    997e:	22 96       	adiw	r28, 0x02	; 2
    9980:	bf ad       	ldd	r27, Y+63	; 0x3f
    9982:	22 97       	sbiw	r28, 0x02	; 2
    9984:	bf 93       	push	r27
    9986:	21 96       	adiw	r28, 0x01	; 1
    9988:	af ad       	ldd	r26, Y+63	; 0x3f
    998a:	21 97       	sbiw	r28, 0x01	; 1
    998c:	af 93       	push	r26
    998e:	bf ad       	ldd	r27, Y+63	; 0x3f
    9990:	bf 93       	push	r27
    9992:	ae ad       	ldd	r26, Y+62	; 0x3e
    9994:	af 93       	push	r26
    9996:	ff 92       	push	r15
    9998:	ef 92       	push	r14
    999a:	aa 96       	adiw	r28, 0x2a	; 42
    999c:	bf ad       	ldd	r27, Y+63	; 0x3f
    999e:	aa 97       	sbiw	r28, 0x2a	; 42
    99a0:	bf 93       	push	r27
    99a2:	a9 96       	adiw	r28, 0x29	; 41
    99a4:	af ad       	ldd	r26, Y+63	; 0x3f
    99a6:	a9 97       	sbiw	r28, 0x29	; 41
    99a8:	af 93       	push	r26
    99aa:	26 96       	adiw	r28, 0x06	; 6
    99ac:	bf ad       	ldd	r27, Y+63	; 0x3f
    99ae:	26 97       	sbiw	r28, 0x06	; 6
    99b0:	bf 93       	push	r27
    99b2:	25 96       	adiw	r28, 0x05	; 5
    99b4:	af ad       	ldd	r26, Y+63	; 0x3f
    99b6:	25 97       	sbiw	r28, 0x05	; 5
    99b8:	af 93       	push	r26
    99ba:	24 96       	adiw	r28, 0x04	; 4
    99bc:	bf ad       	ldd	r27, Y+63	; 0x3f
    99be:	24 97       	sbiw	r28, 0x04	; 4
    99c0:	bf 93       	push	r27
    99c2:	23 96       	adiw	r28, 0x03	; 3
    99c4:	af ad       	ldd	r26, Y+63	; 0x3f
    99c6:	23 97       	sbiw	r28, 0x03	; 3
    99c8:	af 93       	push	r26
    99ca:	2a 96       	adiw	r28, 0x0a	; 10
    99cc:	bf ad       	ldd	r27, Y+63	; 0x3f
    99ce:	2a 97       	sbiw	r28, 0x0a	; 10
    99d0:	bf 93       	push	r27
    99d2:	29 96       	adiw	r28, 0x09	; 9
    99d4:	af ad       	ldd	r26, Y+63	; 0x3f
    99d6:	29 97       	sbiw	r28, 0x09	; 9
    99d8:	af 93       	push	r26
    99da:	28 96       	adiw	r28, 0x08	; 8
    99dc:	bf ad       	ldd	r27, Y+63	; 0x3f
    99de:	28 97       	sbiw	r28, 0x08	; 8
    99e0:	bf 93       	push	r27
    99e2:	27 96       	adiw	r28, 0x07	; 7
    99e4:	af ad       	ldd	r26, Y+63	; 0x3f
    99e6:	27 97       	sbiw	r28, 0x07	; 7
    99e8:	af 93       	push	r26
    99ea:	df 92       	push	r13
    99ec:	cf 92       	push	r12
    99ee:	a8 96       	adiw	r28, 0x28	; 40
    99f0:	bf ad       	ldd	r27, Y+63	; 0x3f
    99f2:	a8 97       	sbiw	r28, 0x28	; 40
    99f4:	bf 93       	push	r27
    99f6:	a7 96       	adiw	r28, 0x27	; 39
    99f8:	af ad       	ldd	r26, Y+63	; 0x3f
    99fa:	a7 97       	sbiw	r28, 0x27	; 39
    99fc:	af 93       	push	r26
    99fe:	2d 96       	adiw	r28, 0x0d	; 13
    9a00:	bf ad       	ldd	r27, Y+63	; 0x3f
    9a02:	2d 97       	sbiw	r28, 0x0d	; 13
    9a04:	bf 93       	push	r27
    9a06:	2c 96       	adiw	r28, 0x0c	; 12
    9a08:	af ad       	ldd	r26, Y+63	; 0x3f
    9a0a:	2c 97       	sbiw	r28, 0x0c	; 12
    9a0c:	af 93       	push	r26
    9a0e:	2b 96       	adiw	r28, 0x0b	; 11
    9a10:	bf ad       	ldd	r27, Y+63	; 0x3f
    9a12:	2b 97       	sbiw	r28, 0x0b	; 11
    9a14:	bf 93       	push	r27
    9a16:	ab a9       	ldd	r26, Y+51	; 0x33
    9a18:	af 93       	push	r26
    9a1a:	61 96       	adiw	r28, 0x11	; 17
    9a1c:	bf ad       	ldd	r27, Y+63	; 0x3f
    9a1e:	61 97       	sbiw	r28, 0x11	; 17
    9a20:	bf 93       	push	r27
    9a22:	60 96       	adiw	r28, 0x10	; 16
    9a24:	af ad       	ldd	r26, Y+63	; 0x3f
    9a26:	60 97       	sbiw	r28, 0x10	; 16
    9a28:	af 93       	push	r26
    9a2a:	2f 96       	adiw	r28, 0x0f	; 15
    9a2c:	bf ad       	ldd	r27, Y+63	; 0x3f
    9a2e:	2f 97       	sbiw	r28, 0x0f	; 15
    9a30:	bf 93       	push	r27
    9a32:	2e 96       	adiw	r28, 0x0e	; 14
    9a34:	af ad       	ldd	r26, Y+63	; 0x3f
    9a36:	2e 97       	sbiw	r28, 0x0e	; 14
    9a38:	af 93       	push	r26
    9a3a:	bf 92       	push	r11
    9a3c:	af 92       	push	r10
    9a3e:	a4 96       	adiw	r28, 0x24	; 36
    9a40:	af ac       	ldd	r10, Y+63	; 0x3f
    9a42:	a4 97       	sbiw	r28, 0x24	; 36
    9a44:	af 92       	push	r10
    9a46:	a3 96       	adiw	r28, 0x23	; 35
    9a48:	bf ac       	ldd	r11, Y+63	; 0x3f
    9a4a:	a3 97       	sbiw	r28, 0x23	; 35
    9a4c:	bf 92       	push	r11
    9a4e:	64 96       	adiw	r28, 0x14	; 20
    9a50:	af ac       	ldd	r10, Y+63	; 0x3f
    9a52:	64 97       	sbiw	r28, 0x14	; 20
    9a54:	af 92       	push	r10
    9a56:	63 96       	adiw	r28, 0x13	; 19
    9a58:	bf ac       	ldd	r11, Y+63	; 0x3f
    9a5a:	63 97       	sbiw	r28, 0x13	; 19
    9a5c:	bf 92       	push	r11
    9a5e:	62 96       	adiw	r28, 0x12	; 18
    9a60:	af ac       	ldd	r10, Y+63	; 0x3f
    9a62:	62 97       	sbiw	r28, 0x12	; 18
    9a64:	af 92       	push	r10
    9a66:	bf a4       	ldd	r11, Y+47	; 0x2f
    9a68:	bf 92       	push	r11
    9a6a:	68 96       	adiw	r28, 0x18	; 24
    9a6c:	af ac       	ldd	r10, Y+63	; 0x3f
    9a6e:	68 97       	sbiw	r28, 0x18	; 24
    9a70:	af 92       	push	r10
    9a72:	67 96       	adiw	r28, 0x17	; 23
    9a74:	bf ac       	ldd	r11, Y+63	; 0x3f
    9a76:	67 97       	sbiw	r28, 0x17	; 23
    9a78:	bf 92       	push	r11
    9a7a:	66 96       	adiw	r28, 0x16	; 22
    9a7c:	af ac       	ldd	r10, Y+63	; 0x3f
    9a7e:	66 97       	sbiw	r28, 0x16	; 22
    9a80:	af 92       	push	r10
    9a82:	65 96       	adiw	r28, 0x15	; 21
    9a84:	bf ac       	ldd	r11, Y+63	; 0x3f
    9a86:	65 97       	sbiw	r28, 0x15	; 21
    9a88:	bf 92       	push	r11
    9a8a:	9f 92       	push	r9
    9a8c:	8f 92       	push	r8
    9a8e:	a2 96       	adiw	r28, 0x22	; 34
    9a90:	8f ac       	ldd	r8, Y+63	; 0x3f
    9a92:	a2 97       	sbiw	r28, 0x22	; 34
    9a94:	8f 92       	push	r8
    9a96:	a1 96       	adiw	r28, 0x21	; 33
    9a98:	9f ac       	ldd	r9, Y+63	; 0x3f
    9a9a:	a1 97       	sbiw	r28, 0x21	; 33
    9a9c:	9f 92       	push	r9
    9a9e:	af 96       	adiw	r28, 0x2f	; 47
    9aa0:	af ac       	ldd	r10, Y+63	; 0x3f
    9aa2:	af 97       	sbiw	r28, 0x2f	; 47
    9aa4:	af 92       	push	r10
    9aa6:	ae 96       	adiw	r28, 0x2e	; 46
    9aa8:	bf ac       	ldd	r11, Y+63	; 0x3f
    9aaa:	ae 97       	sbiw	r28, 0x2e	; 46
    9aac:	bf 92       	push	r11
    9aae:	ad 96       	adiw	r28, 0x2d	; 45
    9ab0:	8f ac       	ldd	r8, Y+63	; 0x3f
    9ab2:	ad 97       	sbiw	r28, 0x2d	; 45
    9ab4:	8f 92       	push	r8
    9ab6:	99 a4       	ldd	r9, Y+41	; 0x29
    9ab8:	9f 92       	push	r9
    9aba:	e3 96       	adiw	r28, 0x33	; 51
    9abc:	af ac       	ldd	r10, Y+63	; 0x3f
    9abe:	e3 97       	sbiw	r28, 0x33	; 51
    9ac0:	af 92       	push	r10
    9ac2:	e2 96       	adiw	r28, 0x32	; 50
    9ac4:	bf ac       	ldd	r11, Y+63	; 0x3f
    9ac6:	e2 97       	sbiw	r28, 0x32	; 50
    9ac8:	bf 92       	push	r11
    9aca:	e1 96       	adiw	r28, 0x31	; 49
    9acc:	8f ac       	ldd	r8, Y+63	; 0x3f
    9ace:	e1 97       	sbiw	r28, 0x31	; 49
    9ad0:	8f 92       	push	r8
    9ad2:	e0 96       	adiw	r28, 0x30	; 48
    9ad4:	9f ac       	ldd	r9, Y+63	; 0x3f
    9ad6:	e0 97       	sbiw	r28, 0x30	; 48
    9ad8:	9f 92       	push	r9
    9ada:	7f 92       	push	r7
    9adc:	6f 92       	push	r6
    9ade:	a0 96       	adiw	r28, 0x20	; 32
    9ae0:	af ac       	ldd	r10, Y+63	; 0x3f
    9ae2:	a0 97       	sbiw	r28, 0x20	; 32
    9ae4:	af 92       	push	r10
    9ae6:	6f 96       	adiw	r28, 0x1f	; 31
    9ae8:	bf ac       	ldd	r11, Y+63	; 0x3f
    9aea:	6f 97       	sbiw	r28, 0x1f	; 31
    9aec:	bf 92       	push	r11
    9aee:	e6 96       	adiw	r28, 0x36	; 54
    9af0:	8f ac       	ldd	r8, Y+63	; 0x3f
    9af2:	e6 97       	sbiw	r28, 0x36	; 54
    9af4:	8f 92       	push	r8
    9af6:	e5 96       	adiw	r28, 0x35	; 53
    9af8:	9f ac       	ldd	r9, Y+63	; 0x3f
    9afa:	e5 97       	sbiw	r28, 0x35	; 53
    9afc:	9f 92       	push	r9
    9afe:	e4 96       	adiw	r28, 0x34	; 52
    9b00:	af ac       	ldd	r10, Y+63	; 0x3f
    9b02:	e4 97       	sbiw	r28, 0x34	; 52
    9b04:	af 92       	push	r10
    9b06:	bd a0       	ldd	r11, Y+37	; 0x25
    9b08:	bf 92       	push	r11
    9b0a:	e9 96       	adiw	r28, 0x39	; 57
    9b0c:	8f ac       	ldd	r8, Y+63	; 0x3f
    9b0e:	e9 97       	sbiw	r28, 0x39	; 57
    9b10:	8f 92       	push	r8
    9b12:	4f 93       	push	r20
    9b14:	e8 96       	adiw	r28, 0x38	; 56
    9b16:	9f ac       	ldd	r9, Y+63	; 0x3f
    9b18:	e8 97       	sbiw	r28, 0x38	; 56
    9b1a:	9f 92       	push	r9
    9b1c:	e7 96       	adiw	r28, 0x37	; 55
    9b1e:	af ac       	ldd	r10, Y+63	; 0x3f
    9b20:	e7 97       	sbiw	r28, 0x37	; 55
    9b22:	af 92       	push	r10
    9b24:	3f 93       	push	r19
    9b26:	2f 93       	push	r18
    9b28:	6e 96       	adiw	r28, 0x1e	; 30
    9b2a:	bf ac       	ldd	r11, Y+63	; 0x3f
    9b2c:	6e 97       	sbiw	r28, 0x1e	; 30
    9b2e:	bf 92       	push	r11
    9b30:	6d 96       	adiw	r28, 0x1d	; 29
    9b32:	8f ac       	ldd	r8, Y+63	; 0x3f
    9b34:	6d 97       	sbiw	r28, 0x1d	; 29
    9b36:	8f 92       	push	r8
    9b38:	ea 96       	adiw	r28, 0x3a	; 58
    9b3a:	9f ac       	ldd	r9, Y+63	; 0x3f
    9b3c:	ea 97       	sbiw	r28, 0x3a	; 58
    9b3e:	9f 92       	push	r9
    9b40:	a9 a0       	ldd	r10, Y+33	; 0x21
    9b42:	af 92       	push	r10
    9b44:	ec 96       	adiw	r28, 0x3c	; 60
    9b46:	bf ac       	ldd	r11, Y+63	; 0x3f
    9b48:	ec 97       	sbiw	r28, 0x3c	; 60
    9b4a:	bf 92       	push	r11
    9b4c:	eb 96       	adiw	r28, 0x3b	; 59
    9b4e:	2f ad       	ldd	r18, Y+63	; 0x3f
    9b50:	eb 97       	sbiw	r28, 0x3b	; 59
    9b52:	2f 93       	push	r18
    9b54:	ff 93       	push	r31
    9b56:	ef 93       	push	r30
    9b58:	6c 96       	adiw	r28, 0x1c	; 28
    9b5a:	8f ac       	ldd	r8, Y+63	; 0x3f
    9b5c:	6c 97       	sbiw	r28, 0x1c	; 28
    9b5e:	8f 92       	push	r8
    9b60:	6b 96       	adiw	r28, 0x1b	; 27
    9b62:	9f ac       	ldd	r9, Y+63	; 0x3f
    9b64:	6b 97       	sbiw	r28, 0x1b	; 27
    9b66:	9f 92       	push	r9
    9b68:	ed 96       	adiw	r28, 0x3d	; 61
    9b6a:	af ac       	ldd	r10, Y+63	; 0x3f
    9b6c:	ed 97       	sbiw	r28, 0x3d	; 61
    9b6e:	af 92       	push	r10
    9b70:	bd 88       	ldd	r11, Y+21	; 0x15
    9b72:	bf 92       	push	r11
    9b74:	ef 96       	adiw	r28, 0x3f	; 63
    9b76:	2f ad       	ldd	r18, Y+63	; 0x3f
    9b78:	ef 97       	sbiw	r28, 0x3f	; 63
    9b7a:	2f 93       	push	r18
    9b7c:	ee 96       	adiw	r28, 0x3e	; 62
    9b7e:	3f ad       	ldd	r19, Y+63	; 0x3f
    9b80:	ee 97       	sbiw	r28, 0x3e	; 62
    9b82:	3f 93       	push	r19
    9b84:	5f 92       	push	r5
    9b86:	4f 92       	push	r4
    9b88:	6a 96       	adiw	r28, 0x1a	; 26
    9b8a:	8f ac       	ldd	r8, Y+63	; 0x3f
    9b8c:	6a 97       	sbiw	r28, 0x1a	; 26
    9b8e:	8f 92       	push	r8
    9b90:	69 96       	adiw	r28, 0x19	; 25
    9b92:	9f ac       	ldd	r9, Y+63	; 0x3f
    9b94:	69 97       	sbiw	r28, 0x19	; 25
    9b96:	9f 92       	push	r9
    9b98:	9f 93       	push	r25
    9b9a:	8f 93       	push	r24
    9b9c:	7f 93       	push	r23
    9b9e:	6f 93       	push	r22
    9ba0:	85 2f       	mov	r24, r21
    9ba2:	05 2e       	mov	r0, r21
    9ba4:	00 0c       	add	r0, r0
    9ba6:	99 0b       	sbc	r25, r25
    9ba8:	9f 93       	push	r25
    9baa:	5f 93       	push	r21
    9bac:	0f 2e       	mov	r0, r31
    9bae:	f8 e8       	ldi	r31, 0x88	; 136
    9bb0:	af 2e       	mov	r10, r31
    9bb2:	f5 e2       	ldi	r31, 0x25	; 37
    9bb4:	bf 2e       	mov	r11, r31
    9bb6:	f0 2d       	mov	r31, r0
    9bb8:	bf 92       	push	r11
    9bba:	af 92       	push	r10
    9bbc:	0e 94 17 5d 	call	0xba2e	; 0xba2e <printf>
    9bc0:	cd bf       	out	0x3d, r28	; 61
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    9bc2:	de bf       	out	0x3e, r29	; 62

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    9bc4:	f8 94       	cli
    9bc6:	ad e1       	ldi	r26, 0x1D	; 29
    9bc8:	bb e2       	ldi	r27, 0x2B	; 43
    9bca:	8c 91       	ld	r24, X
    9bcc:	81 11       	cpse	r24, r1
    9bce:	09 c0       	rjmp	.+18     	; 0x9be2 <main+0x12dc>
    9bd0:	ae e1       	ldi	r26, 0x1E	; 30
    9bd2:	bb e2       	ldi	r27, 0x2B	; 43
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    9bd4:	e0 e0       	ldi	r30, 0x00	; 0

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    9bd6:	ef 5f       	subi	r30, 0xFF	; 255
    9bd8:	8d 91       	ld	r24, X+
    9bda:	88 23       	and	r24, r24
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    9bdc:	e1 f3       	breq	.-8      	; 0x9bd6 <main+0x12d0>
    9bde:	e1 11       	cpse	r30, r1
		cpu_irq_enable();
    9be0:	02 c0       	rjmp	.+4      	; 0x9be6 <main+0x12e0>
    9be2:	78 94       	sei
    9be4:	12 c0       	rjmp	.+36     	; 0x9c0a <main+0x1304>
    9be6:	d1 01       	movw	r26, r2

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
    9be8:	8c 91       	ld	r24, X
    9bea:	f0 e0       	ldi	r31, 0x00	; 0
    9bec:	eb 5a       	subi	r30, 0xAB	; 171
    9bee:	ff 4d       	sbci	r31, 0xDF	; 223
    9bf0:	81 7f       	andi	r24, 0xF1	; 241
    9bf2:	90 81       	ld	r25, Z
    9bf4:	89 2b       	or	r24, r25
	sleep_enable();
    9bf6:	8c 93       	st	X, r24
    9bf8:	8c 91       	ld	r24, X
    9bfa:	81 60       	ori	r24, 0x01	; 1

	cpu_irq_enable();
    9bfc:	8c 93       	st	X, r24
	sleep_enter();
    9bfe:	78 94       	sei

	sleep_disable();
    9c00:	88 95       	sleep
    9c02:	f1 01       	movw	r30, r2
    9c04:	80 81       	ld	r24, Z
    9c06:	8e 7f       	andi	r24, 0xFE	; 254

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9c08:	80 83       	st	Z, r24
    9c0a:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    9c0c:	8f 87       	std	Y+15, r24	; 0x0f
	return flags;
    9c0e:	f8 94       	cli
    while (l_workmode) {
		task();
		sleepmgr_enter_sleep();

		flags = cpu_irq_save();
		l_workmode = g_workmode;
    9c10:	9f 85       	ldd	r25, Y+15	; 0x0f
    9c12:	80 91 c4 29 	lds	r24, 0x29C4	; 0x8029c4 <g_workmode>
	/* The application code */
	irqflags_t flags = cpu_irq_save();
	WORKMODE_ENUM_t l_workmode = g_workmode = WORKMODE_RUN;
	cpu_irq_restore(flags);

    while (l_workmode) {
    9c16:	9f bf       	out	0x3f, r25	; 63
    9c18:	81 11       	cpse	r24, r1
		flags = cpu_irq_save();
		l_workmode = g_workmode;
		cpu_irq_restore(flags);
    }

	cpu_irq_disable();
    9c1a:	61 c9       	rjmp	.-3390   	; 0x8ede <main+0x5d8>
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
    9c1c:	f8 94       	cli

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    9c1e:	f8 94       	cli
    9c20:	80 91 1d 2b 	lds	r24, 0x2B1D	; 0x802b1d <sleepmgr_locks>
    9c24:	81 11       	cpse	r24, r1
    9c26:	09 c0       	rjmp	.+18     	; 0x9c3a <main+0x1334>
    9c28:	ae e1       	ldi	r26, 0x1E	; 30
    9c2a:	bb e2       	ldi	r27, 0x2B	; 43
		lock_ptr++;
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
    9c2c:	e0 e0       	ldi	r30, 0x00	; 0

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
    9c2e:	ef 5f       	subi	r30, 0xFF	; 255
    9c30:	8d 91       	ld	r24, X+
    9c32:	88 23       	and	r24, r24
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
    9c34:	e1 f3       	breq	.-8      	; 0x9c2e <main+0x1328>
    9c36:	e1 11       	cpse	r30, r1
		cpu_irq_enable();
    9c38:	02 c0       	rjmp	.+4      	; 0x9c3e <main+0x1338>
    9c3a:	78 94       	sei
    9c3c:	13 c0       	rjmp	.+38     	; 0x9c64 <main+0x135e>
    9c3e:	a8 e4       	ldi	r26, 0x48	; 72
    9c40:	b0 e0       	ldi	r27, 0x00	; 0

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
    9c42:	8c 91       	ld	r24, X
    9c44:	f0 e0       	ldi	r31, 0x00	; 0
    9c46:	eb 5a       	subi	r30, 0xAB	; 171
    9c48:	ff 4d       	sbci	r31, 0xDF	; 223
    9c4a:	98 2f       	mov	r25, r24
    9c4c:	91 7f       	andi	r25, 0xF1	; 241
    9c4e:	80 81       	ld	r24, Z
    9c50:	89 2b       	or	r24, r25
	sleep_enable();
    9c52:	8c 93       	st	X, r24
    9c54:	8c 91       	ld	r24, X
    9c56:	81 60       	ori	r24, 0x01	; 1

	cpu_irq_enable();
    9c58:	8c 93       	st	X, r24
	sleep_enter();
    9c5a:	78 94       	sei

	sleep_disable();
    9c5c:	88 95       	sleep
    9c5e:	8c 91       	ld	r24, X
    9c60:	8e 7f       	andi	r24, 0xFE	; 254
	sleepmgr_enter_sleep();

	return retcode;
}
    9c62:	8c 93       	st	X, r24
    9c64:	80 e0       	ldi	r24, 0x00	; 0
    9c66:	90 e0       	ldi	r25, 0x00	; 0
    9c68:	c2 58       	subi	r28, 0x82	; 130
    9c6a:	df 4f       	sbci	r29, 0xFF	; 255
    9c6c:	cd bf       	out	0x3d, r28	; 61
    9c6e:	de bf       	out	0x3e, r29	; 62
    9c70:	df 91       	pop	r29
    9c72:	cf 91       	pop	r28
    9c74:	1f 91       	pop	r17
    9c76:	0f 91       	pop	r16
    9c78:	ff 90       	pop	r15
    9c7a:	ef 90       	pop	r14
    9c7c:	df 90       	pop	r13
    9c7e:	cf 90       	pop	r12
    9c80:	bf 90       	pop	r11
    9c82:	af 90       	pop	r10
    9c84:	9f 90       	pop	r9
    9c86:	8f 90       	pop	r8
    9c88:	7f 90       	pop	r7
    9c8a:	6f 90       	pop	r6
    9c8c:	5f 90       	pop	r5
    9c8e:	4f 90       	pop	r4
    9c90:	3f 90       	pop	r3
    9c92:	2f 90       	pop	r2
    9c94:	08 95       	ret

00009c96 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    9c96:	cf 93       	push	r28
    9c98:	df 93       	push	r29
    9c9a:	cd b7       	in	r28, 0x3d	; 61
    9c9c:	de b7       	in	r29, 0x3e	; 62
    9c9e:	28 97       	sbiw	r28, 0x08	; 8
    9ca0:	cd bf       	out	0x3d, r28	; 61
    9ca2:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    9ca4:	8f ef       	ldi	r24, 0xFF	; 255
    9ca6:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    9caa:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    9cae:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    9cb2:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    9cb6:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    9cba:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    9cbe:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    9cc2:	61 e0       	ldi	r22, 0x01	; 1
    9cc4:	81 e4       	ldi	r24, 0x41	; 65
    9cc6:	90 e0       	ldi	r25, 0x00	; 0
    9cc8:	0e 94 e6 56 	call	0xadcc	; 0xadcc <ccp_write_io>
    9ccc:	6c e1       	ldi	r22, 0x1C	; 28
    9cce:	70 e0       	ldi	r23, 0x00	; 0
    9cd0:	82 e0       	ldi	r24, 0x02	; 2
    9cd2:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    9cd6:	8a 83       	std	Y+2, r24	; 0x02
    9cd8:	6d e1       	ldi	r22, 0x1D	; 29
    9cda:	70 e0       	ldi	r23, 0x00	; 0
    9cdc:	82 e0       	ldi	r24, 0x02	; 2
    9cde:	0e 94 dc 56 	call	0xadb8	; 0xadb8 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    9ce2:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    9ce4:	89 81       	ldd	r24, Y+1	; 0x01
    9ce6:	9a 81       	ldd	r25, Y+2	; 0x02
    9ce8:	01 96       	adiw	r24, 0x01	; 1
    9cea:	21 f4       	brne	.+8      	; 0x9cf4 <sysclk_init+0x5e>
		cal = 0x2340;
    9cec:	80 e4       	ldi	r24, 0x40	; 64
    9cee:	93 e2       	ldi	r25, 0x23	; 35
    9cf0:	89 83       	std	Y+1, r24	; 0x01
    9cf2:	9a 83       	std	Y+2, r25	; 0x02
    9cf4:	89 81       	ldd	r24, Y+1	; 0x01
    9cf6:	9a 81       	ldd	r25, Y+2	; 0x02
    9cf8:	8b 83       	std	Y+3, r24	; 0x03
    9cfa:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    9cfc:	e0 e6       	ldi	r30, 0x60	; 96
    9cfe:	f0 e0       	ldi	r31, 0x00	; 0
    9d00:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    9d02:	8c 81       	ldd	r24, Y+4	; 0x04
    9d04:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    9d06:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
    9d0a:	84 fd       	sbrc	r24, 4
    9d0c:	21 c0       	rjmp	.+66     	; 0x9d50 <sysclk_init+0xba>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    9d0e:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
#endif
		}
		break;

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
    9d12:	83 fd       	sbrc	r24, 3
    9d14:	0e c0       	rjmp	.+28     	; 0x9d32 <sysclk_init+0x9c>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    9d16:	e0 e5       	ldi	r30, 0x50	; 80
    9d18:	f0 e0       	ldi	r31, 0x00	; 0
    9d1a:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9d1c:	8f b7       	in	r24, 0x3f	; 63
    9d1e:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    9d20:	f8 94       	cli
	return flags;
    9d22:	9d 81       	ldd	r25, Y+5	; 0x05
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    9d24:	80 81       	ld	r24, Z
    9d26:	88 60       	ori	r24, 0x08	; 8
    9d28:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9d2a:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    9d2c:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    9d2e:	83 ff       	sbrs	r24, 3
    9d30:	fd cf       	rjmp	.-6      	; 0x9d2c <sysclk_init+0x96>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9d32:	8f b7       	in	r24, 0x3f	; 63
    9d34:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    9d36:	f8 94       	cli
	return flags;
    9d38:	9e 81       	ldd	r25, Y+6	; 0x06
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
    9d3a:	e0 e5       	ldi	r30, 0x50	; 80
    9d3c:	f0 e0       	ldi	r31, 0x00	; 0
    9d3e:	83 ec       	ldi	r24, 0xC3	; 195
    9d40:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
    9d42:	80 81       	ld	r24, Z
    9d44:	80 61       	ori	r24, 0x10	; 16
    9d46:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9d48:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    9d4a:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
    9d4c:	84 ff       	sbrs	r24, 4
    9d4e:	fd cf       	rjmp	.-6      	; 0x9d4a <sysclk_init+0xb4>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    9d50:	64 e0       	ldi	r22, 0x04	; 4
    9d52:	80 e4       	ldi	r24, 0x40	; 64
    9d54:	90 e0       	ldi	r25, 0x00	; 0
    9d56:	0e 94 e6 56 	call	0xadcc	; 0xadcc <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9d5a:	8f b7       	in	r24, 0x3f	; 63
    9d5c:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    9d5e:	f8 94       	cli
	return flags;
    9d60:	98 85       	ldd	r25, Y+8	; 0x08
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    9d62:	e0 e5       	ldi	r30, 0x50	; 80
    9d64:	f0 e0       	ldi	r31, 0x00	; 0
    9d66:	80 81       	ld	r24, Z
    9d68:	8e 7f       	andi	r24, 0xFE	; 254
    9d6a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9d6c:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    9d6e:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9d70:	8f b7       	in	r24, 0x3f	; 63
    9d72:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    9d74:	f8 94       	cli
	return flags;
    9d76:	9f 81       	ldd	r25, Y+7	; 0x07
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    9d78:	80 81       	ld	r24, Z
    9d7a:	88 60       	ori	r24, 0x08	; 8
    9d7c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9d7e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    9d80:	81 81       	ldd	r24, Z+1	; 0x01
    9d82:	83 ff       	sbrs	r24, 3
    9d84:	fd cf       	rjmp	.-6      	; 0x9d80 <sysclk_init+0xea>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    9d86:	8b e0       	ldi	r24, 0x0B	; 11
    9d88:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    9d8c:	28 96       	adiw	r28, 0x08	; 8
    9d8e:	cd bf       	out	0x3d, r28	; 61
    9d90:	de bf       	out	0x3e, r29	; 62
    9d92:	df 91       	pop	r29
    9d94:	cf 91       	pop	r28
    9d96:	08 95       	ret

00009d98 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    9d98:	cf 93       	push	r28
    9d9a:	df 93       	push	r29
    9d9c:	1f 92       	push	r1
    9d9e:	cd b7       	in	r28, 0x3d	; 61
    9da0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9da2:	9f b7       	in	r25, 0x3f	; 63
    9da4:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    9da6:	f8 94       	cli
	return flags;
    9da8:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    9daa:	e8 2f       	mov	r30, r24
    9dac:	f0 e0       	ldi	r31, 0x00	; 0
    9dae:	e0 59       	subi	r30, 0x90	; 144
    9db0:	ff 4f       	sbci	r31, 0xFF	; 255
    9db2:	60 95       	com	r22
    9db4:	80 81       	ld	r24, Z
    9db6:	68 23       	and	r22, r24
    9db8:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9dba:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    9dbc:	0f 90       	pop	r0
    9dbe:	df 91       	pop	r29
    9dc0:	cf 91       	pop	r28
    9dc2:	08 95       	ret

00009dc4 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    9dc4:	cf 93       	push	r28
    9dc6:	df 93       	push	r29
    9dc8:	1f 92       	push	r1
    9dca:	cd b7       	in	r28, 0x3d	; 61
    9dcc:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9dce:	9f b7       	in	r25, 0x3f	; 63
    9dd0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    9dd2:	f8 94       	cli
	return flags;
    9dd4:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    9dd6:	e8 2f       	mov	r30, r24
    9dd8:	f0 e0       	ldi	r31, 0x00	; 0
    9dda:	e0 59       	subi	r30, 0x90	; 144
    9ddc:	ff 4f       	sbci	r31, 0xFF	; 255
    9dde:	80 81       	ld	r24, Z
    9de0:	68 2b       	or	r22, r24
    9de2:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9de4:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    9de6:	0f 90       	pop	r0
    9de8:	df 91       	pop	r29
    9dea:	cf 91       	pop	r28
    9dec:	08 95       	ret

00009dee <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    9dee:	cf 93       	push	r28
    9df0:	df 93       	push	r29
    9df2:	1f 92       	push	r1
    9df4:	1f 92       	push	r1
    9df6:	cd b7       	in	r28, 0x3d	; 61
    9df8:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    9dfa:	86 30       	cpi	r24, 0x06	; 6
    9dfc:	11 f0       	breq	.+4      	; 0x9e02 <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    9dfe:	60 e0       	ldi	r22, 0x00	; 0
    9e00:	01 c0       	rjmp	.+2      	; 0x9e04 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    9e02:	68 e1       	ldi	r22, 0x18	; 24
    9e04:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    9e08:	81 fd       	sbrc	r24, 1
    9e0a:	2a c0       	rjmp	.+84     	; 0x9e60 <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9e0c:	8f b7       	in	r24, 0x3f	; 63
    9e0e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    9e10:	f8 94       	cli
	return flags;
    9e12:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    9e14:	e0 e5       	ldi	r30, 0x50	; 80
    9e16:	f0 e0       	ldi	r31, 0x00	; 0
    9e18:	80 81       	ld	r24, Z
    9e1a:	82 60       	ori	r24, 0x02	; 2
    9e1c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9e1e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    9e20:	81 81       	ldd	r24, Z+1	; 0x01
    9e22:	81 ff       	sbrs	r24, 1
    9e24:	fd cf       	rjmp	.-6      	; 0x9e20 <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    9e26:	8f b7       	in	r24, 0x3f	; 63
    9e28:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    9e2a:	f8 94       	cli
	return flags;
    9e2c:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    9e2e:	a0 e5       	ldi	r26, 0x50	; 80
    9e30:	b0 e0       	ldi	r27, 0x00	; 0
    9e32:	16 96       	adiw	r26, 0x06	; 6
    9e34:	8c 91       	ld	r24, X
    9e36:	16 97       	sbiw	r26, 0x06	; 6
    9e38:	89 7f       	andi	r24, 0xF9	; 249
    9e3a:	16 96       	adiw	r26, 0x06	; 6
    9e3c:	8c 93       	st	X, r24
    9e3e:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    9e40:	e0 e6       	ldi	r30, 0x60	; 96
    9e42:	f0 e0       	ldi	r31, 0x00	; 0
    9e44:	80 e8       	ldi	r24, 0x80	; 128
    9e46:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    9e48:	8b eb       	ldi	r24, 0xBB	; 187
    9e4a:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    9e4c:	16 96       	adiw	r26, 0x06	; 6
    9e4e:	8c 91       	ld	r24, X
    9e50:	16 97       	sbiw	r26, 0x06	; 6
    9e52:	84 60       	ori	r24, 0x04	; 4
    9e54:	16 96       	adiw	r26, 0x06	; 6
    9e56:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    9e58:	80 81       	ld	r24, Z
    9e5a:	81 60       	ori	r24, 0x01	; 1
    9e5c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    9e5e:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    9e60:	63 60       	ori	r22, 0x03	; 3
    9e62:	84 e4       	ldi	r24, 0x44	; 68
    9e64:	90 e0       	ldi	r25, 0x00	; 0
    9e66:	b2 d7       	rcall	.+3940   	; 0xadcc <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    9e68:	60 e4       	ldi	r22, 0x40	; 64
    9e6a:	80 e0       	ldi	r24, 0x00	; 0
    9e6c:	95 df       	rcall	.-214    	; 0x9d98 <sysclk_enable_module>
}
    9e6e:	0f 90       	pop	r0
    9e70:	0f 90       	pop	r0
    9e72:	df 91       	pop	r29
    9e74:	cf 91       	pop	r28
    9e76:	08 95       	ret

00009e78 <udi_cdc_comm_disable>:
}

iram_size_t udi_cdc_get_free_tx_buffer(void)
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}
    9e78:	80 91 dc 2a 	lds	r24, 0x2ADC	; 0x802adc <udi_cdc_nb_comm_enabled>
    9e7c:	81 50       	subi	r24, 0x01	; 1
    9e7e:	80 93 dc 2a 	sts	0x2ADC, r24	; 0x802adc <udi_cdc_nb_comm_enabled>
    9e82:	08 95       	ret

00009e84 <udi_cdc_data_setup>:
    9e84:	80 e0       	ldi	r24, 0x00	; 0
    9e86:	08 95       	ret

00009e88 <udi_cdc_getsetting>:
    9e88:	80 e0       	ldi	r24, 0x00	; 0
    9e8a:	08 95       	ret

00009e8c <udi_cdc_line_coding_received>:
    9e8c:	6a ee       	ldi	r22, 0xEA	; 234
    9e8e:	7a e2       	ldi	r23, 0x2A	; 42
    9e90:	80 e0       	ldi	r24, 0x00	; 0
    9e92:	0c 94 7e 44 	jmp	0x88fc	; 0x88fc <usb_callback_config>
    9e96:	08 95       	ret

00009e98 <udi_cdc_comm_enable>:
    9e98:	10 92 dc 2a 	sts	0x2ADC, r1	; 0x802adc <udi_cdc_nb_comm_enabled>
    9e9c:	10 92 e8 2a 	sts	0x2AE8, r1	; 0x802ae8 <udi_cdc_state>
    9ea0:	10 92 e9 2a 	sts	0x2AE9, r1	; 0x802ae9 <udi_cdc_state+0x1>
    9ea4:	ee ed       	ldi	r30, 0xDE	; 222
    9ea6:	fa e2       	ldi	r31, 0x2A	; 42
    9ea8:	81 ea       	ldi	r24, 0xA1	; 161
    9eaa:	80 83       	st	Z, r24
    9eac:	80 e2       	ldi	r24, 0x20	; 32
    9eae:	81 83       	std	Z+1, r24	; 0x01
    9eb0:	12 82       	std	Z+2, r1	; 0x02
    9eb2:	13 82       	std	Z+3, r1	; 0x03
    9eb4:	14 82       	std	Z+4, r1	; 0x04
    9eb6:	15 82       	std	Z+5, r1	; 0x05
    9eb8:	82 e0       	ldi	r24, 0x02	; 2
    9eba:	90 e0       	ldi	r25, 0x00	; 0
    9ebc:	86 83       	std	Z+6, r24	; 0x06
    9ebe:	97 83       	std	Z+7, r25	; 0x07
    9ec0:	10 86       	std	Z+8, r1	; 0x08
    9ec2:	11 86       	std	Z+9, r1	; 0x09
    9ec4:	ea ee       	ldi	r30, 0xEA	; 234
    9ec6:	fa e2       	ldi	r31, 0x2A	; 42
    9ec8:	80 e0       	ldi	r24, 0x00	; 0
    9eca:	92 ec       	ldi	r25, 0xC2	; 194
    9ecc:	a1 e0       	ldi	r26, 0x01	; 1
    9ece:	b0 e0       	ldi	r27, 0x00	; 0
    9ed0:	80 83       	st	Z, r24
    9ed2:	91 83       	std	Z+1, r25	; 0x01
    9ed4:	a2 83       	std	Z+2, r26	; 0x02
    9ed6:	b3 83       	std	Z+3, r27	; 0x03
    9ed8:	14 82       	std	Z+4, r1	; 0x04
    9eda:	15 82       	std	Z+5, r1	; 0x05
    9edc:	88 e0       	ldi	r24, 0x08	; 8
    9ede:	86 83       	std	Z+6, r24	; 0x06
    9ee0:	bf 01       	movw	r22, r30
    9ee2:	80 e0       	ldi	r24, 0x00	; 0
    9ee4:	0e 94 7e 44 	call	0x88fc	; 0x88fc <usb_callback_config>
    9ee8:	0e 94 77 44 	call	0x88ee	; 0x88ee <usb_callback_cdc_enable>
    9eec:	88 23       	and	r24, r24
    9eee:	29 f0       	breq	.+10     	; 0x9efa <udi_cdc_comm_enable+0x62>
    9ef0:	90 91 dc 2a 	lds	r25, 0x2ADC	; 0x802adc <udi_cdc_nb_comm_enabled>
    9ef4:	9f 5f       	subi	r25, 0xFF	; 255
    9ef6:	90 93 dc 2a 	sts	0x2ADC, r25	; 0x802adc <udi_cdc_nb_comm_enabled>
    9efa:	08 95       	ret

00009efc <udi_cdc_tx_send>:
    9efc:	ff 92       	push	r15
    9efe:	0f 93       	push	r16
    9f00:	1f 93       	push	r17
    9f02:	cf 93       	push	r28
    9f04:	df 93       	push	r29
    9f06:	1f 92       	push	r1
    9f08:	cd b7       	in	r28, 0x3d	; 61
    9f0a:	de b7       	in	r29, 0x3e	; 62
    9f0c:	80 91 c9 29 	lds	r24, 0x29C9	; 0x8029c9 <udi_cdc_tx_trans_ongoing>
    9f10:	81 11       	cpse	r24, r1
    9f12:	9f c0       	rjmp	.+318    	; 0xa052 <udi_cdc_tx_send+0x156>
    9f14:	0e 94 cf 3b 	call	0x779e	; 0x779e <udd_is_high_speed>
    9f18:	88 23       	and	r24, r24
    9f1a:	51 f0       	breq	.+20     	; 0x9f30 <udi_cdc_tx_send+0x34>
    9f1c:	00 91 ca 29 	lds	r16, 0x29CA	; 0x8029ca <udi_cdc_tx_sof_num>
    9f20:	10 91 cb 29 	lds	r17, 0x29CB	; 0x8029cb <udi_cdc_tx_sof_num+0x1>
    9f24:	0e 94 dc 3b 	call	0x77b8	; 0x77b8 <udd_get_micro_frame_number>
    9f28:	08 17       	cp	r16, r24
    9f2a:	19 07       	cpc	r17, r25
    9f2c:	59 f4       	brne	.+22     	; 0x9f44 <udi_cdc_tx_send+0x48>
    9f2e:	91 c0       	rjmp	.+290    	; 0xa052 <udi_cdc_tx_send+0x156>
    9f30:	00 91 ca 29 	lds	r16, 0x29CA	; 0x8029ca <udi_cdc_tx_sof_num>
    9f34:	10 91 cb 29 	lds	r17, 0x29CB	; 0x8029cb <udi_cdc_tx_sof_num+0x1>
    9f38:	0e 94 d7 3b 	call	0x77ae	; 0x77ae <udd_get_frame_number>
    9f3c:	08 17       	cp	r16, r24
    9f3e:	19 07       	cpc	r17, r25
    9f40:	09 f4       	brne	.+2      	; 0x9f44 <udi_cdc_tx_send+0x48>
    9f42:	87 c0       	rjmp	.+270    	; 0xa052 <udi_cdc_tx_send+0x156>
    9f44:	8f b7       	in	r24, 0x3f	; 63
    9f46:	89 83       	std	Y+1, r24	; 0x01
    9f48:	f8 94       	cli
    9f4a:	19 81       	ldd	r17, Y+1	; 0x01
    9f4c:	00 91 cc 29 	lds	r16, 0x29CC	; 0x8029cc <udi_cdc_tx_buf_sel>
    9f50:	e0 2f       	mov	r30, r16
    9f52:	f0 e0       	ldi	r31, 0x00	; 0
    9f54:	ee 0f       	add	r30, r30
    9f56:	ff 1f       	adc	r31, r31
    9f58:	e3 53       	subi	r30, 0x33	; 51
    9f5a:	f6 4d       	sbci	r31, 0xD6	; 214
    9f5c:	80 81       	ld	r24, Z
    9f5e:	91 81       	ldd	r25, Z+1	; 0x01
    9f60:	89 2b       	or	r24, r25
    9f62:	09 f5       	brne	.+66     	; 0x9fa6 <udi_cdc_tx_send+0xaa>
    9f64:	80 91 c6 29 	lds	r24, 0x29C6	; 0x8029c6 <sof_zlp_counter.5059>
    9f68:	90 91 c7 29 	lds	r25, 0x29C7	; 0x8029c7 <sof_zlp_counter.5059+0x1>
    9f6c:	01 96       	adiw	r24, 0x01	; 1
    9f6e:	80 93 c6 29 	sts	0x29C6, r24	; 0x8029c6 <sof_zlp_counter.5059>
    9f72:	90 93 c7 29 	sts	0x29C7, r25	; 0x8029c7 <sof_zlp_counter.5059+0x1>
    9f76:	0e 94 cf 3b 	call	0x779e	; 0x779e <udd_is_high_speed>
    9f7a:	81 11       	cpse	r24, r1
    9f7c:	07 c0       	rjmp	.+14     	; 0x9f8c <udi_cdc_tx_send+0x90>
    9f7e:	80 91 c6 29 	lds	r24, 0x29C6	; 0x8029c6 <sof_zlp_counter.5059>
    9f82:	90 91 c7 29 	lds	r25, 0x29C7	; 0x8029c7 <sof_zlp_counter.5059+0x1>
    9f86:	84 36       	cpi	r24, 0x64	; 100
    9f88:	91 05       	cpc	r25, r1
    9f8a:	58 f0       	brcs	.+22     	; 0x9fa2 <udi_cdc_tx_send+0xa6>
    9f8c:	0e 94 cf 3b 	call	0x779e	; 0x779e <udd_is_high_speed>
    9f90:	88 23       	and	r24, r24
    9f92:	49 f0       	breq	.+18     	; 0x9fa6 <udi_cdc_tx_send+0xaa>
    9f94:	80 91 c6 29 	lds	r24, 0x29C6	; 0x8029c6 <sof_zlp_counter.5059>
    9f98:	90 91 c7 29 	lds	r25, 0x29C7	; 0x8029c7 <sof_zlp_counter.5059+0x1>
    9f9c:	80 32       	cpi	r24, 0x20	; 32
    9f9e:	93 40       	sbci	r25, 0x03	; 3
    9fa0:	10 f4       	brcc	.+4      	; 0x9fa6 <udi_cdc_tx_send+0xaa>
    9fa2:	1f bf       	out	0x3f, r17	; 63
    9fa4:	56 c0       	rjmp	.+172    	; 0xa052 <udi_cdc_tx_send+0x156>
    9fa6:	10 92 c6 29 	sts	0x29C6, r1	; 0x8029c6 <sof_zlp_counter.5059>
    9faa:	10 92 c7 29 	sts	0x29C7, r1	; 0x8029c7 <sof_zlp_counter.5059+0x1>
    9fae:	80 91 c8 29 	lds	r24, 0x29C8	; 0x8029c8 <udi_cdc_tx_both_buf_to_send>
    9fb2:	81 11       	cpse	r24, r1
    9fb4:	06 c0       	rjmp	.+12     	; 0x9fc2 <udi_cdc_tx_send+0xc6>
    9fb6:	81 e0       	ldi	r24, 0x01	; 1
    9fb8:	01 11       	cpse	r16, r1
    9fba:	80 e0       	ldi	r24, 0x00	; 0
    9fbc:	80 93 cc 29 	sts	0x29CC, r24	; 0x8029cc <udi_cdc_tx_buf_sel>
    9fc0:	04 c0       	rjmp	.+8      	; 0x9fca <udi_cdc_tx_send+0xce>
    9fc2:	81 e0       	ldi	r24, 0x01	; 1
    9fc4:	01 11       	cpse	r16, r1
    9fc6:	80 e0       	ldi	r24, 0x00	; 0
    9fc8:	08 2f       	mov	r16, r24
    9fca:	81 e0       	ldi	r24, 0x01	; 1
    9fcc:	80 93 c9 29 	sts	0x29C9, r24	; 0x8029c9 <udi_cdc_tx_trans_ongoing>
    9fd0:	1f bf       	out	0x3f, r17	; 63
    9fd2:	10 e0       	ldi	r17, 0x00	; 0
    9fd4:	f8 01       	movw	r30, r16
    9fd6:	ee 0f       	add	r30, r30
    9fd8:	ff 1f       	adc	r31, r31
    9fda:	e3 53       	subi	r30, 0x33	; 51
    9fdc:	f6 4d       	sbci	r31, 0xD6	; 214
    9fde:	80 81       	ld	r24, Z
    9fe0:	91 81       	ldd	r25, Z+1	; 0x01
    9fe2:	ff 24       	eor	r15, r15
    9fe4:	f3 94       	inc	r15
    9fe6:	80 34       	cpi	r24, 0x40	; 64
    9fe8:	91 05       	cpc	r25, r1
    9fea:	09 f4       	brne	.+2      	; 0x9fee <udi_cdc_tx_send+0xf2>
    9fec:	f1 2c       	mov	r15, r1
    9fee:	80 34       	cpi	r24, 0x40	; 64
    9ff0:	91 05       	cpc	r25, r1
    9ff2:	91 f0       	breq	.+36     	; 0xa018 <udi_cdc_tx_send+0x11c>
    9ff4:	0e 94 cf 3b 	call	0x779e	; 0x779e <udd_is_high_speed>
    9ff8:	88 23       	and	r24, r24
    9ffa:	39 f0       	breq	.+14     	; 0xa00a <udi_cdc_tx_send+0x10e>
    9ffc:	0e 94 dc 3b 	call	0x77b8	; 0x77b8 <udd_get_micro_frame_number>
    a000:	80 93 ca 29 	sts	0x29CA, r24	; 0x8029ca <udi_cdc_tx_sof_num>
    a004:	90 93 cb 29 	sts	0x29CB, r25	; 0x8029cb <udi_cdc_tx_sof_num+0x1>
    a008:	0b c0       	rjmp	.+22     	; 0xa020 <udi_cdc_tx_send+0x124>
    a00a:	0e 94 d7 3b 	call	0x77ae	; 0x77ae <udd_get_frame_number>
    a00e:	80 93 ca 29 	sts	0x29CA, r24	; 0x8029ca <udi_cdc_tx_sof_num>
    a012:	90 93 cb 29 	sts	0x29CB, r25	; 0x8029cb <udi_cdc_tx_sof_num+0x1>
    a016:	04 c0       	rjmp	.+8      	; 0xa020 <udi_cdc_tx_send+0x124>
    a018:	10 92 ca 29 	sts	0x29CA, r1	; 0x8029ca <udi_cdc_tx_sof_num>
    a01c:	10 92 cb 29 	sts	0x29CB, r1	; 0x8029cb <udi_cdc_tx_sof_num+0x1>
    a020:	f8 01       	movw	r30, r16
    a022:	ee 0f       	add	r30, r30
    a024:	ff 1f       	adc	r31, r31
    a026:	e3 53       	subi	r30, 0x33	; 51
    a028:	f6 4d       	sbci	r31, 0xD6	; 214
    a02a:	20 81       	ld	r18, Z
    a02c:	31 81       	ldd	r19, Z+1	; 0x01
    a02e:	a8 01       	movw	r20, r16
    a030:	00 24       	eor	r0, r0
    a032:	56 95       	lsr	r21
    a034:	47 95       	ror	r20
    a036:	07 94       	ror	r0
    a038:	56 95       	lsr	r21
    a03a:	47 95       	ror	r20
    a03c:	07 94       	ror	r0
    a03e:	54 2f       	mov	r21, r20
    a040:	40 2d       	mov	r20, r0
    a042:	4e 52       	subi	r20, 0x2E	; 46
    a044:	56 4d       	sbci	r21, 0xD6	; 214
    a046:	03 e3       	ldi	r16, 0x33	; 51
    a048:	10 e5       	ldi	r17, 0x50	; 80
    a04a:	6f 2d       	mov	r22, r15
    a04c:	81 e8       	ldi	r24, 0x81	; 129
    a04e:	0e 94 c0 3c 	call	0x7980	; 0x7980 <udd_ep_run>
    a052:	0f 90       	pop	r0
    a054:	df 91       	pop	r29
    a056:	cf 91       	pop	r28
    a058:	1f 91       	pop	r17
    a05a:	0f 91       	pop	r16
    a05c:	ff 90       	pop	r15
    a05e:	08 95       	ret

0000a060 <udi_cdc_data_sof_notify>:
    a060:	80 e0       	ldi	r24, 0x00	; 0
    a062:	4c cf       	rjmp	.-360    	; 0x9efc <udi_cdc_tx_send>
    a064:	08 95       	ret

0000a066 <udi_cdc_data_sent>:
    a066:	81 11       	cpse	r24, r1
    a068:	1a c0       	rjmp	.+52     	; 0xa09e <udi_cdc_data_sent+0x38>
    a06a:	20 91 cc 29 	lds	r18, 0x29CC	; 0x8029cc <udi_cdc_tx_buf_sel>
    a06e:	81 e0       	ldi	r24, 0x01	; 1
    a070:	90 e0       	ldi	r25, 0x00	; 0
    a072:	22 23       	and	r18, r18
    a074:	11 f0       	breq	.+4      	; 0xa07a <udi_cdc_data_sent+0x14>
    a076:	80 e0       	ldi	r24, 0x00	; 0
    a078:	90 e0       	ldi	r25, 0x00	; 0
    a07a:	88 0f       	add	r24, r24
    a07c:	99 1f       	adc	r25, r25
    a07e:	fc 01       	movw	r30, r24
    a080:	e3 53       	subi	r30, 0x33	; 51
    a082:	f6 4d       	sbci	r31, 0xD6	; 214
    a084:	10 82       	st	Z, r1
    a086:	11 82       	std	Z+1, r1	; 0x01
    a088:	10 92 c8 29 	sts	0x29C8, r1	; 0x8029c8 <udi_cdc_tx_both_buf_to_send>
    a08c:	10 92 c9 29 	sts	0x29C9, r1	; 0x8029c9 <udi_cdc_tx_trans_ongoing>
    a090:	67 2b       	or	r22, r23
    a092:	19 f0       	breq	.+6      	; 0xa09a <udi_cdc_data_sent+0x34>
    a094:	80 e0       	ldi	r24, 0x00	; 0
    a096:	0e 94 82 44 	call	0x8904	; 0x8904 <usb_callback_tx_empty_notify>
    a09a:	80 e0       	ldi	r24, 0x00	; 0
    a09c:	2f cf       	rjmp	.-418    	; 0x9efc <udi_cdc_tx_send>
    a09e:	08 95       	ret

0000a0a0 <udi_cdc_data_disable>:
    a0a0:	80 91 db 2a 	lds	r24, 0x2ADB	; 0x802adb <udi_cdc_nb_data_enabled>
    a0a4:	81 50       	subi	r24, 0x01	; 1
    a0a6:	80 93 db 2a 	sts	0x2ADB, r24	; 0x802adb <udi_cdc_nb_data_enabled>
    a0aa:	80 91 db 2a 	lds	r24, 0x2ADB	; 0x802adb <udi_cdc_nb_data_enabled>
    a0ae:	0e 94 7b 44 	call	0x88f6	; 0x88f6 <usb_callback_cdc_disable>
    a0b2:	10 92 da 2a 	sts	0x2ADA, r1	; 0x802ada <udi_cdc_data_running>
    a0b6:	08 95       	ret

0000a0b8 <udi_cdc_comm_setup>:
    a0b8:	cf 93       	push	r28
    a0ba:	df 93       	push	r29
    a0bc:	80 91 0d 2b 	lds	r24, 0x2B0D	; 0x802b0d <udd_g_ctrlreq>
    a0c0:	88 23       	and	r24, r24
    a0c2:	e4 f4       	brge	.+56     	; 0xa0fc <udi_cdc_comm_setup+0x44>
    a0c4:	80 76       	andi	r24, 0x60	; 96
    a0c6:	80 32       	cpi	r24, 0x20	; 32
    a0c8:	09 f0       	breq	.+2      	; 0xa0cc <udi_cdc_comm_setup+0x14>
    a0ca:	49 c0       	rjmp	.+146    	; 0xa15e <udi_cdc_comm_setup+0xa6>
    a0cc:	80 91 0e 2b 	lds	r24, 0x2B0E	; 0x802b0e <udd_g_ctrlreq+0x1>
    a0d0:	81 32       	cpi	r24, 0x21	; 33
    a0d2:	09 f0       	breq	.+2      	; 0xa0d6 <udi_cdc_comm_setup+0x1e>
    a0d4:	46 c0       	rjmp	.+140    	; 0xa162 <udi_cdc_comm_setup+0xaa>
    a0d6:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    a0da:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    a0de:	07 97       	sbiw	r24, 0x07	; 7
    a0e0:	09 f0       	breq	.+2      	; 0xa0e4 <udi_cdc_comm_setup+0x2c>
    a0e2:	41 c0       	rjmp	.+130    	; 0xa166 <udi_cdc_comm_setup+0xae>
    a0e4:	ed e0       	ldi	r30, 0x0D	; 13
    a0e6:	fb e2       	ldi	r31, 0x2B	; 43
    a0e8:	8a ee       	ldi	r24, 0xEA	; 234
    a0ea:	9a e2       	ldi	r25, 0x2A	; 42
    a0ec:	80 87       	std	Z+8, r24	; 0x08
    a0ee:	91 87       	std	Z+9, r25	; 0x09
    a0f0:	87 e0       	ldi	r24, 0x07	; 7
    a0f2:	90 e0       	ldi	r25, 0x00	; 0
    a0f4:	82 87       	std	Z+10, r24	; 0x0a
    a0f6:	93 87       	std	Z+11, r25	; 0x0b
    a0f8:	81 e0       	ldi	r24, 0x01	; 1
    a0fa:	3c c0       	rjmp	.+120    	; 0xa174 <udi_cdc_comm_setup+0xbc>
    a0fc:	80 76       	andi	r24, 0x60	; 96
    a0fe:	80 32       	cpi	r24, 0x20	; 32
    a100:	a1 f5       	brne	.+104    	; 0xa16a <udi_cdc_comm_setup+0xb2>
    a102:	80 91 0e 2b 	lds	r24, 0x2B0E	; 0x802b0e <udd_g_ctrlreq+0x1>
    a106:	80 32       	cpi	r24, 0x20	; 32
    a108:	19 f0       	breq	.+6      	; 0xa110 <udi_cdc_comm_setup+0x58>
    a10a:	82 32       	cpi	r24, 0x22	; 34
    a10c:	b9 f0       	breq	.+46     	; 0xa13c <udi_cdc_comm_setup+0x84>
    a10e:	2f c0       	rjmp	.+94     	; 0xa16e <udi_cdc_comm_setup+0xb6>
    a110:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    a114:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    a118:	07 97       	sbiw	r24, 0x07	; 7
    a11a:	59 f5       	brne	.+86     	; 0xa172 <udi_cdc_comm_setup+0xba>
    a11c:	ed e0       	ldi	r30, 0x0D	; 13
    a11e:	fb e2       	ldi	r31, 0x2B	; 43
    a120:	86 e4       	ldi	r24, 0x46	; 70
    a122:	9f e4       	ldi	r25, 0x4F	; 79
    a124:	84 87       	std	Z+12, r24	; 0x0c
    a126:	95 87       	std	Z+13, r25	; 0x0d
    a128:	8a ee       	ldi	r24, 0xEA	; 234
    a12a:	9a e2       	ldi	r25, 0x2A	; 42
    a12c:	80 87       	std	Z+8, r24	; 0x08
    a12e:	91 87       	std	Z+9, r25	; 0x09
    a130:	87 e0       	ldi	r24, 0x07	; 7
    a132:	90 e0       	ldi	r25, 0x00	; 0
    a134:	82 87       	std	Z+10, r24	; 0x0a
    a136:	93 87       	std	Z+11, r25	; 0x0b
    a138:	81 e0       	ldi	r24, 0x01	; 1
    a13a:	1c c0       	rjmp	.+56     	; 0xa174 <udi_cdc_comm_setup+0xbc>
    a13c:	cd e0       	ldi	r28, 0x0D	; 13
    a13e:	db e2       	ldi	r29, 0x2B	; 43
    a140:	6a 81       	ldd	r22, Y+2	; 0x02
    a142:	61 70       	andi	r22, 0x01	; 1
    a144:	80 e0       	ldi	r24, 0x00	; 0
    a146:	0e 94 7f 44 	call	0x88fe	; 0x88fe <usb_callback_cdc_set_dtr>
    a14a:	6a 81       	ldd	r22, Y+2	; 0x02
    a14c:	7b 81       	ldd	r23, Y+3	; 0x03
    a14e:	76 95       	lsr	r23
    a150:	67 95       	ror	r22
    a152:	61 70       	andi	r22, 0x01	; 1
    a154:	80 e0       	ldi	r24, 0x00	; 0
    a156:	0e 94 80 44 	call	0x8900	; 0x8900 <usb_callback_cdc_set_rts>
    a15a:	81 e0       	ldi	r24, 0x01	; 1
    a15c:	0b c0       	rjmp	.+22     	; 0xa174 <udi_cdc_comm_setup+0xbc>
    a15e:	80 e0       	ldi	r24, 0x00	; 0
    a160:	09 c0       	rjmp	.+18     	; 0xa174 <udi_cdc_comm_setup+0xbc>
    a162:	80 e0       	ldi	r24, 0x00	; 0
    a164:	07 c0       	rjmp	.+14     	; 0xa174 <udi_cdc_comm_setup+0xbc>
    a166:	80 e0       	ldi	r24, 0x00	; 0
    a168:	05 c0       	rjmp	.+10     	; 0xa174 <udi_cdc_comm_setup+0xbc>
    a16a:	80 e0       	ldi	r24, 0x00	; 0
    a16c:	03 c0       	rjmp	.+6      	; 0xa174 <udi_cdc_comm_setup+0xbc>
    a16e:	80 e0       	ldi	r24, 0x00	; 0
    a170:	01 c0       	rjmp	.+2      	; 0xa174 <udi_cdc_comm_setup+0xbc>
    a172:	80 e0       	ldi	r24, 0x00	; 0
    a174:	df 91       	pop	r29
    a176:	cf 91       	pop	r28
    a178:	08 95       	ret

0000a17a <udi_cdc_multi_get_nb_received_data>:
    a17a:	cf 93       	push	r28
    a17c:	df 93       	push	r29
    a17e:	1f 92       	push	r1
    a180:	cd b7       	in	r28, 0x3d	; 61
    a182:	de b7       	in	r29, 0x3e	; 62
    a184:	8f b7       	in	r24, 0x3f	; 63
    a186:	89 83       	std	Y+1, r24	; 0x01
    a188:	f8 94       	cli
    a18a:	49 81       	ldd	r20, Y+1	; 0x01
    a18c:	20 91 53 2a 	lds	r18, 0x2A53	; 0x802a53 <udi_cdc_rx_pos>
    a190:	30 91 54 2a 	lds	r19, 0x2A54	; 0x802a54 <udi_cdc_rx_pos+0x1>
    a194:	e0 91 55 2a 	lds	r30, 0x2A55	; 0x802a55 <udi_cdc_rx_buf_sel>
    a198:	f0 e0       	ldi	r31, 0x00	; 0
    a19a:	ee 0f       	add	r30, r30
    a19c:	ff 1f       	adc	r31, r31
    a19e:	ea 5a       	subi	r30, 0xAA	; 170
    a1a0:	f5 4d       	sbci	r31, 0xD5	; 213
    a1a2:	80 81       	ld	r24, Z
    a1a4:	91 81       	ldd	r25, Z+1	; 0x01
    a1a6:	4f bf       	out	0x3f, r20	; 63
    a1a8:	82 1b       	sub	r24, r18
    a1aa:	93 0b       	sbc	r25, r19
    a1ac:	0f 90       	pop	r0
    a1ae:	df 91       	pop	r29
    a1b0:	cf 91       	pop	r28
    a1b2:	08 95       	ret

0000a1b4 <udi_cdc_multi_is_rx_ready>:
    a1b4:	e2 df       	rcall	.-60     	; 0xa17a <udi_cdc_multi_get_nb_received_data>
    a1b6:	21 e0       	ldi	r18, 0x01	; 1
    a1b8:	89 2b       	or	r24, r25
    a1ba:	09 f4       	brne	.+2      	; 0xa1be <udi_cdc_multi_is_rx_ready+0xa>
    a1bc:	20 e0       	ldi	r18, 0x00	; 0
    a1be:	82 2f       	mov	r24, r18
    a1c0:	08 95       	ret

0000a1c2 <udi_cdc_rx_start>:
    a1c2:	0f 93       	push	r16
    a1c4:	1f 93       	push	r17
    a1c6:	cf 93       	push	r28
    a1c8:	df 93       	push	r29
    a1ca:	1f 92       	push	r1
    a1cc:	cd b7       	in	r28, 0x3d	; 61
    a1ce:	de b7       	in	r29, 0x3e	; 62
    a1d0:	8f b7       	in	r24, 0x3f	; 63
    a1d2:	89 83       	std	Y+1, r24	; 0x01
    a1d4:	f8 94       	cli
    a1d6:	99 81       	ldd	r25, Y+1	; 0x01
    a1d8:	20 91 55 2a 	lds	r18, 0x2A55	; 0x802a55 <udi_cdc_rx_buf_sel>
    a1dc:	80 91 52 2a 	lds	r24, 0x2A52	; 0x802a52 <udi_cdc_rx_trans_ongoing>
    a1e0:	81 11       	cpse	r24, r1
    a1e2:	10 c0       	rjmp	.+32     	; 0xa204 <udi_cdc_rx_start+0x42>
    a1e4:	60 91 53 2a 	lds	r22, 0x2A53	; 0x802a53 <udi_cdc_rx_pos>
    a1e8:	70 91 54 2a 	lds	r23, 0x2A54	; 0x802a54 <udi_cdc_rx_pos+0x1>
    a1ec:	02 2f       	mov	r16, r18
    a1ee:	10 e0       	ldi	r17, 0x00	; 0
    a1f0:	f8 01       	movw	r30, r16
    a1f2:	ee 0f       	add	r30, r30
    a1f4:	ff 1f       	adc	r31, r31
    a1f6:	ea 5a       	subi	r30, 0xAA	; 170
    a1f8:	f5 4d       	sbci	r31, 0xD5	; 213
    a1fa:	40 81       	ld	r20, Z
    a1fc:	51 81       	ldd	r21, Z+1	; 0x01
    a1fe:	64 17       	cp	r22, r20
    a200:	75 07       	cpc	r23, r21
    a202:	18 f4       	brcc	.+6      	; 0xa20a <udi_cdc_rx_start+0x48>
    a204:	9f bf       	out	0x3f, r25	; 63
    a206:	80 e0       	ldi	r24, 0x00	; 0
    a208:	28 c0       	rjmp	.+80     	; 0xa25a <udi_cdc_rx_start+0x98>
    a20a:	10 92 53 2a 	sts	0x2A53, r1	; 0x802a53 <udi_cdc_rx_pos>
    a20e:	10 92 54 2a 	sts	0x2A54, r1	; 0x802a54 <udi_cdc_rx_pos+0x1>
    a212:	81 e0       	ldi	r24, 0x01	; 1
    a214:	21 11       	cpse	r18, r1
    a216:	80 e0       	ldi	r24, 0x00	; 0
    a218:	80 93 55 2a 	sts	0x2A55, r24	; 0x802a55 <udi_cdc_rx_buf_sel>
    a21c:	81 e0       	ldi	r24, 0x01	; 1
    a21e:	80 93 52 2a 	sts	0x2A52, r24	; 0x802a52 <udi_cdc_rx_trans_ongoing>
    a222:	9f bf       	out	0x3f, r25	; 63
    a224:	80 e0       	ldi	r24, 0x00	; 0
    a226:	c6 df       	rcall	.-116    	; 0xa1b4 <udi_cdc_multi_is_rx_ready>
    a228:	88 23       	and	r24, r24
    a22a:	19 f0       	breq	.+6      	; 0xa232 <udi_cdc_rx_start+0x70>
    a22c:	80 e0       	ldi	r24, 0x00	; 0
    a22e:	0e 94 81 44 	call	0x8902	; 0x8902 <usb_callback_rx_notify>
    a232:	a8 01       	movw	r20, r16
    a234:	00 24       	eor	r0, r0
    a236:	56 95       	lsr	r21
    a238:	47 95       	ror	r20
    a23a:	07 94       	ror	r0
    a23c:	56 95       	lsr	r21
    a23e:	47 95       	ror	r20
    a240:	07 94       	ror	r0
    a242:	54 2f       	mov	r21, r20
    a244:	40 2d       	mov	r20, r0
    a246:	46 5a       	subi	r20, 0xA6	; 166
    a248:	55 4d       	sbci	r21, 0xD5	; 213
    a24a:	05 e6       	ldi	r16, 0x65	; 101
    a24c:	11 e5       	ldi	r17, 0x51	; 81
    a24e:	20 e4       	ldi	r18, 0x40	; 64
    a250:	30 e0       	ldi	r19, 0x00	; 0
    a252:	61 e0       	ldi	r22, 0x01	; 1
    a254:	82 e0       	ldi	r24, 0x02	; 2
    a256:	0e 94 c0 3c 	call	0x7980	; 0x7980 <udd_ep_run>
    a25a:	0f 90       	pop	r0
    a25c:	df 91       	pop	r29
    a25e:	cf 91       	pop	r28
    a260:	1f 91       	pop	r17
    a262:	0f 91       	pop	r16
    a264:	08 95       	ret

0000a266 <udi_cdc_data_enable>:
    a266:	10 92 db 2a 	sts	0x2ADB, r1	; 0x802adb <udi_cdc_nb_data_enabled>
    a26a:	10 92 c9 29 	sts	0x29C9, r1	; 0x8029c9 <udi_cdc_tx_trans_ongoing>
    a26e:	10 92 c8 29 	sts	0x29C8, r1	; 0x8029c8 <udi_cdc_tx_both_buf_to_send>
    a272:	10 92 cc 29 	sts	0x29CC, r1	; 0x8029cc <udi_cdc_tx_buf_sel>
    a276:	ed ec       	ldi	r30, 0xCD	; 205
    a278:	f9 e2       	ldi	r31, 0x29	; 41
    a27a:	10 82       	st	Z, r1
    a27c:	11 82       	std	Z+1, r1	; 0x01
    a27e:	12 82       	std	Z+2, r1	; 0x02
    a280:	13 82       	std	Z+3, r1	; 0x03
    a282:	10 92 ca 29 	sts	0x29CA, r1	; 0x8029ca <udi_cdc_tx_sof_num>
    a286:	10 92 cb 29 	sts	0x29CB, r1	; 0x8029cb <udi_cdc_tx_sof_num+0x1>
    a28a:	80 e0       	ldi	r24, 0x00	; 0
    a28c:	37 de       	rcall	.-914    	; 0x9efc <udi_cdc_tx_send>
    a28e:	10 92 52 2a 	sts	0x2A52, r1	; 0x802a52 <udi_cdc_rx_trans_ongoing>
    a292:	10 92 55 2a 	sts	0x2A55, r1	; 0x802a55 <udi_cdc_rx_buf_sel>
    a296:	e6 e5       	ldi	r30, 0x56	; 86
    a298:	fa e2       	ldi	r31, 0x2A	; 42
    a29a:	10 82       	st	Z, r1
    a29c:	11 82       	std	Z+1, r1	; 0x01
    a29e:	12 82       	std	Z+2, r1	; 0x02
    a2a0:	13 82       	std	Z+3, r1	; 0x03
    a2a2:	10 92 53 2a 	sts	0x2A53, r1	; 0x802a53 <udi_cdc_rx_pos>
    a2a6:	10 92 54 2a 	sts	0x2A54, r1	; 0x802a54 <udi_cdc_rx_pos+0x1>
    a2aa:	80 e0       	ldi	r24, 0x00	; 0
    a2ac:	8a df       	rcall	.-236    	; 0xa1c2 <udi_cdc_rx_start>
    a2ae:	88 23       	and	r24, r24
    a2b0:	59 f0       	breq	.+22     	; 0xa2c8 <udi_cdc_data_enable+0x62>
    a2b2:	90 91 db 2a 	lds	r25, 0x2ADB	; 0x802adb <udi_cdc_nb_data_enabled>
    a2b6:	9f 5f       	subi	r25, 0xFF	; 255
    a2b8:	90 93 db 2a 	sts	0x2ADB, r25	; 0x802adb <udi_cdc_nb_data_enabled>
    a2bc:	90 91 db 2a 	lds	r25, 0x2ADB	; 0x802adb <udi_cdc_nb_data_enabled>
    a2c0:	91 30       	cpi	r25, 0x01	; 1
    a2c2:	11 f4       	brne	.+4      	; 0xa2c8 <udi_cdc_data_enable+0x62>
    a2c4:	90 93 da 2a 	sts	0x2ADA, r25	; 0x802ada <udi_cdc_data_running>
    a2c8:	08 95       	ret

0000a2ca <udi_cdc_data_received>:
    a2ca:	0f 93       	push	r16
    a2cc:	1f 93       	push	r17
    a2ce:	81 11       	cpse	r24, r1
    a2d0:	29 c0       	rjmp	.+82     	; 0xa324 <udi_cdc_data_received+0x5a>
    a2d2:	80 91 55 2a 	lds	r24, 0x2A55	; 0x802a55 <udi_cdc_rx_buf_sel>
    a2d6:	e1 e0       	ldi	r30, 0x01	; 1
    a2d8:	81 11       	cpse	r24, r1
    a2da:	e0 e0       	ldi	r30, 0x00	; 0
    a2dc:	84 2f       	mov	r24, r20
    a2de:	61 15       	cp	r22, r1
    a2e0:	71 05       	cpc	r23, r1
    a2e2:	a9 f4       	brne	.+42     	; 0xa30e <udi_cdc_data_received+0x44>
    a2e4:	4e 2f       	mov	r20, r30
    a2e6:	50 e0       	ldi	r21, 0x00	; 0
    a2e8:	00 24       	eor	r0, r0
    a2ea:	56 95       	lsr	r21
    a2ec:	47 95       	ror	r20
    a2ee:	07 94       	ror	r0
    a2f0:	56 95       	lsr	r21
    a2f2:	47 95       	ror	r20
    a2f4:	07 94       	ror	r0
    a2f6:	54 2f       	mov	r21, r20
    a2f8:	40 2d       	mov	r20, r0
    a2fa:	46 5a       	subi	r20, 0xA6	; 166
    a2fc:	55 4d       	sbci	r21, 0xD5	; 213
    a2fe:	05 e6       	ldi	r16, 0x65	; 101
    a300:	11 e5       	ldi	r17, 0x51	; 81
    a302:	20 e4       	ldi	r18, 0x40	; 64
    a304:	30 e0       	ldi	r19, 0x00	; 0
    a306:	61 e0       	ldi	r22, 0x01	; 1
    a308:	0e 94 c0 3c 	call	0x7980	; 0x7980 <udd_ep_run>
    a30c:	0b c0       	rjmp	.+22     	; 0xa324 <udi_cdc_data_received+0x5a>
    a30e:	f0 e0       	ldi	r31, 0x00	; 0
    a310:	ee 0f       	add	r30, r30
    a312:	ff 1f       	adc	r31, r31
    a314:	ea 5a       	subi	r30, 0xAA	; 170
    a316:	f5 4d       	sbci	r31, 0xD5	; 213
    a318:	60 83       	st	Z, r22
    a31a:	71 83       	std	Z+1, r23	; 0x01
    a31c:	10 92 52 2a 	sts	0x2A52, r1	; 0x802a52 <udi_cdc_rx_trans_ongoing>
    a320:	80 e0       	ldi	r24, 0x00	; 0
    a322:	4f df       	rcall	.-354    	; 0xa1c2 <udi_cdc_rx_start>
    a324:	1f 91       	pop	r17
    a326:	0f 91       	pop	r16
    a328:	08 95       	ret

0000a32a <udi_cdc_multi_getc>:
    a32a:	ef 92       	push	r14
    a32c:	ff 92       	push	r15
    a32e:	1f 93       	push	r17
    a330:	cf 93       	push	r28
    a332:	df 93       	push	r29
    a334:	1f 92       	push	r1
    a336:	cd b7       	in	r28, 0x3d	; 61
    a338:	de b7       	in	r29, 0x3e	; 62
    a33a:	11 e0       	ldi	r17, 0x01	; 1
    a33c:	80 91 f0 2a 	lds	r24, 0x2AF0	; 0x802af0 <udi_cdc_line_coding+0x6>
    a340:	89 30       	cpi	r24, 0x09	; 9
    a342:	09 f0       	breq	.+2      	; 0xa346 <udi_cdc_multi_getc+0x1c>
    a344:	10 e0       	ldi	r17, 0x00	; 0
    a346:	40 e0       	ldi	r20, 0x00	; 0
    a348:	50 e0       	ldi	r21, 0x00	; 0
    a34a:	8f b7       	in	r24, 0x3f	; 63
    a34c:	89 83       	std	Y+1, r24	; 0x01
    a34e:	f8 94       	cli
    a350:	a9 81       	ldd	r26, Y+1	; 0x01
    a352:	20 91 53 2a 	lds	r18, 0x2A53	; 0x802a53 <udi_cdc_rx_pos>
    a356:	30 91 54 2a 	lds	r19, 0x2A54	; 0x802a54 <udi_cdc_rx_pos+0x1>
    a35a:	80 91 55 2a 	lds	r24, 0x2A55	; 0x802a55 <udi_cdc_rx_buf_sel>
    a35e:	90 e0       	ldi	r25, 0x00	; 0
    a360:	fc 01       	movw	r30, r24
    a362:	ee 0f       	add	r30, r30
    a364:	ff 1f       	adc	r31, r31
    a366:	ea 5a       	subi	r30, 0xAA	; 170
    a368:	f5 4d       	sbci	r31, 0xD5	; 213
    a36a:	60 81       	ld	r22, Z
    a36c:	71 81       	ldd	r23, Z+1	; 0x01
    a36e:	af bf       	out	0x3f, r26	; 63
    a370:	26 17       	cp	r18, r22
    a372:	37 07       	cpc	r19, r23
    a374:	30 f0       	brcs	.+12     	; 0xa382 <udi_cdc_multi_getc+0x58>
    a376:	80 91 da 2a 	lds	r24, 0x2ADA	; 0x802ada <udi_cdc_data_running>
    a37a:	81 11       	cpse	r24, r1
    a37c:	e6 cf       	rjmp	.-52     	; 0xa34a <udi_cdc_multi_getc+0x20>
    a37e:	90 e0       	ldi	r25, 0x00	; 0
    a380:	21 c0       	rjmp	.+66     	; 0xa3c4 <udi_cdc_multi_getc+0x9a>
    a382:	fc 01       	movw	r30, r24
    a384:	00 24       	eor	r0, r0
    a386:	f6 95       	lsr	r31
    a388:	e7 95       	ror	r30
    a38a:	07 94       	ror	r0
    a38c:	f6 95       	lsr	r31
    a38e:	e7 95       	ror	r30
    a390:	07 94       	ror	r0
    a392:	fe 2f       	mov	r31, r30
    a394:	e0 2d       	mov	r30, r0
    a396:	e6 5a       	subi	r30, 0xA6	; 166
    a398:	f5 4d       	sbci	r31, 0xD5	; 213
    a39a:	e2 0f       	add	r30, r18
    a39c:	f3 1f       	adc	r31, r19
    a39e:	80 81       	ld	r24, Z
    a3a0:	7a 01       	movw	r14, r20
    a3a2:	e8 2a       	or	r14, r24
    a3a4:	2f 5f       	subi	r18, 0xFF	; 255
    a3a6:	3f 4f       	sbci	r19, 0xFF	; 255
    a3a8:	20 93 53 2a 	sts	0x2A53, r18	; 0x802a53 <udi_cdc_rx_pos>
    a3ac:	30 93 54 2a 	sts	0x2A54, r19	; 0x802a54 <udi_cdc_rx_pos+0x1>
    a3b0:	80 e0       	ldi	r24, 0x00	; 0
    a3b2:	07 df       	rcall	.-498    	; 0xa1c2 <udi_cdc_rx_start>
    a3b4:	11 23       	and	r17, r17
    a3b6:	21 f0       	breq	.+8      	; 0xa3c0 <udi_cdc_multi_getc+0x96>
    a3b8:	5e 2d       	mov	r21, r14
    a3ba:	44 27       	eor	r20, r20
    a3bc:	10 e0       	ldi	r17, 0x00	; 0
    a3be:	c5 cf       	rjmp	.-118    	; 0xa34a <udi_cdc_multi_getc+0x20>
    a3c0:	8e 2d       	mov	r24, r14
    a3c2:	9f 2d       	mov	r25, r15
    a3c4:	0f 90       	pop	r0
    a3c6:	df 91       	pop	r29
    a3c8:	cf 91       	pop	r28
    a3ca:	1f 91       	pop	r17
    a3cc:	ff 90       	pop	r15
    a3ce:	ef 90       	pop	r14
    a3d0:	08 95       	ret

0000a3d2 <udi_cdc_getc>:
    a3d2:	80 e0       	ldi	r24, 0x00	; 0
    a3d4:	aa cf       	rjmp	.-172    	; 0xa32a <udi_cdc_multi_getc>
    a3d6:	08 95       	ret

0000a3d8 <udi_cdc_multi_get_free_tx_buffer>:
    a3d8:	cf 93       	push	r28
    a3da:	df 93       	push	r29
    a3dc:	1f 92       	push	r1
    a3de:	cd b7       	in	r28, 0x3d	; 61
    a3e0:	de b7       	in	r29, 0x3e	; 62
    a3e2:	8f b7       	in	r24, 0x3f	; 63
    a3e4:	89 83       	std	Y+1, r24	; 0x01
    a3e6:	f8 94       	cli
    a3e8:	99 81       	ldd	r25, Y+1	; 0x01
    a3ea:	80 91 cc 29 	lds	r24, 0x29CC	; 0x8029cc <udi_cdc_tx_buf_sel>
    a3ee:	e8 2f       	mov	r30, r24
    a3f0:	f0 e0       	ldi	r31, 0x00	; 0
    a3f2:	ee 0f       	add	r30, r30
    a3f4:	ff 1f       	adc	r31, r31
    a3f6:	e3 53       	subi	r30, 0x33	; 51
    a3f8:	f6 4d       	sbci	r31, 0xD6	; 214
    a3fa:	20 81       	ld	r18, Z
    a3fc:	31 81       	ldd	r19, Z+1	; 0x01
    a3fe:	20 34       	cpi	r18, 0x40	; 64
    a400:	31 05       	cpc	r19, r1
    a402:	89 f4       	brne	.+34     	; 0xa426 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    a404:	40 91 c9 29 	lds	r20, 0x29C9	; 0x8029c9 <udi_cdc_tx_trans_ongoing>
    a408:	41 11       	cpse	r20, r1
    a40a:	0d c0       	rjmp	.+26     	; 0xa426 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    a40c:	40 91 c8 29 	lds	r20, 0x29C8	; 0x8029c8 <udi_cdc_tx_both_buf_to_send>
    a410:	41 11       	cpse	r20, r1
    a412:	09 c0       	rjmp	.+18     	; 0xa426 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    a414:	21 e0       	ldi	r18, 0x01	; 1
    a416:	20 93 c8 29 	sts	0x29C8, r18	; 0x8029c8 <udi_cdc_tx_both_buf_to_send>
    a41a:	81 11       	cpse	r24, r1
    a41c:	20 e0       	ldi	r18, 0x00	; 0
    a41e:	20 93 cc 29 	sts	0x29CC, r18	; 0x8029cc <udi_cdc_tx_buf_sel>
    a422:	20 e0       	ldi	r18, 0x00	; 0
    a424:	30 e0       	ldi	r19, 0x00	; 0
    a426:	9f bf       	out	0x3f, r25	; 63
    a428:	80 e4       	ldi	r24, 0x40	; 64
    a42a:	90 e0       	ldi	r25, 0x00	; 0
    a42c:	82 1b       	sub	r24, r18
    a42e:	93 0b       	sbc	r25, r19
    a430:	0f 90       	pop	r0
    a432:	df 91       	pop	r29
    a434:	cf 91       	pop	r28
    a436:	08 95       	ret

0000a438 <udi_cdc_multi_is_tx_ready>:

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
    a438:	cf df       	rcall	.-98     	; 0xa3d8 <udi_cdc_multi_get_free_tx_buffer>
    a43a:	21 e0       	ldi	r18, 0x01	; 1
    a43c:	89 2b       	or	r24, r25
    a43e:	09 f4       	brne	.+2      	; 0xa442 <udi_cdc_multi_is_tx_ready+0xa>
    a440:	20 e0       	ldi	r18, 0x00	; 0
    a442:	82 2f       	mov	r24, r18
    a444:	08 95       	ret

0000a446 <udi_cdc_multi_putc>:
    a446:	ff 92       	push	r15
    a448:	0f 93       	push	r16
    a44a:	1f 93       	push	r17
    a44c:	cf 93       	push	r28
    a44e:	df 93       	push	r29
    a450:	1f 92       	push	r1
    a452:	cd b7       	in	r28, 0x3d	; 61
    a454:	de b7       	in	r29, 0x3e	; 62
    a456:	f6 2e       	mov	r15, r22
    a458:	17 2f       	mov	r17, r23
    a45a:	01 e0       	ldi	r16, 0x01	; 1
    a45c:	80 91 f0 2a 	lds	r24, 0x2AF0	; 0x802af0 <udi_cdc_line_coding+0x6>
    a460:	89 30       	cpi	r24, 0x09	; 9
    a462:	09 f0       	breq	.+2      	; 0xa466 <udi_cdc_multi_putc+0x20>
    a464:	00 e0       	ldi	r16, 0x00	; 0
    a466:	80 e0       	ldi	r24, 0x00	; 0
    a468:	e7 df       	rcall	.-50     	; 0xa438 <udi_cdc_multi_is_tx_ready>
    a46a:	81 11       	cpse	r24, r1
    a46c:	07 c0       	rjmp	.+14     	; 0xa47c <udi_cdc_multi_putc+0x36>
    a46e:	80 91 da 2a 	lds	r24, 0x2ADA	; 0x802ada <udi_cdc_data_running>
    a472:	81 11       	cpse	r24, r1
    a474:	f8 cf       	rjmp	.-16     	; 0xa466 <udi_cdc_multi_putc+0x20>
    a476:	80 e0       	ldi	r24, 0x00	; 0
    a478:	90 e0       	ldi	r25, 0x00	; 0
    a47a:	2c c0       	rjmp	.+88     	; 0xa4d4 <udi_cdc_multi_putc+0x8e>
    a47c:	8f b7       	in	r24, 0x3f	; 63
    a47e:	89 83       	std	Y+1, r24	; 0x01
    a480:	f8 94       	cli
    a482:	49 81       	ldd	r20, Y+1	; 0x01
    a484:	80 91 cc 29 	lds	r24, 0x29CC	; 0x8029cc <udi_cdc_tx_buf_sel>
    a488:	90 e0       	ldi	r25, 0x00	; 0
    a48a:	fc 01       	movw	r30, r24
    a48c:	ee 0f       	add	r30, r30
    a48e:	ff 1f       	adc	r31, r31
    a490:	e3 53       	subi	r30, 0x33	; 51
    a492:	f6 4d       	sbci	r31, 0xD6	; 214
    a494:	20 81       	ld	r18, Z
    a496:	31 81       	ldd	r19, Z+1	; 0x01
    a498:	b9 01       	movw	r22, r18
    a49a:	6f 5f       	subi	r22, 0xFF	; 255
    a49c:	7f 4f       	sbci	r23, 0xFF	; 255
    a49e:	60 83       	st	Z, r22
    a4a0:	71 83       	std	Z+1, r23	; 0x01
    a4a2:	00 24       	eor	r0, r0
    a4a4:	96 95       	lsr	r25
    a4a6:	87 95       	ror	r24
    a4a8:	07 94       	ror	r0
    a4aa:	96 95       	lsr	r25
    a4ac:	87 95       	ror	r24
    a4ae:	07 94       	ror	r0
    a4b0:	98 2f       	mov	r25, r24
    a4b2:	80 2d       	mov	r24, r0
    a4b4:	8e 52       	subi	r24, 0x2E	; 46
    a4b6:	96 4d       	sbci	r25, 0xD6	; 214
    a4b8:	fc 01       	movw	r30, r24
    a4ba:	e2 0f       	add	r30, r18
    a4bc:	f3 1f       	adc	r31, r19
    a4be:	f0 82       	st	Z, r15
    a4c0:	4f bf       	out	0x3f, r20	; 63
    a4c2:	00 23       	and	r16, r16
    a4c4:	29 f0       	breq	.+10     	; 0xa4d0 <udi_cdc_multi_putc+0x8a>
    a4c6:	f1 2e       	mov	r15, r17
    a4c8:	11 0f       	add	r17, r17
    a4ca:	11 0b       	sbc	r17, r17
    a4cc:	00 e0       	ldi	r16, 0x00	; 0
    a4ce:	cb cf       	rjmp	.-106    	; 0xa466 <udi_cdc_multi_putc+0x20>
    a4d0:	81 e0       	ldi	r24, 0x01	; 1
    a4d2:	90 e0       	ldi	r25, 0x00	; 0
    a4d4:	0f 90       	pop	r0
    a4d6:	df 91       	pop	r29
    a4d8:	cf 91       	pop	r28
    a4da:	1f 91       	pop	r17
    a4dc:	0f 91       	pop	r16
    a4de:	ff 90       	pop	r15
    a4e0:	08 95       	ret

0000a4e2 <udi_cdc_putc>:
    a4e2:	bc 01       	movw	r22, r24
    a4e4:	80 e0       	ldi	r24, 0x00	; 0
    a4e6:	af cf       	rjmp	.-162    	; 0xa446 <udi_cdc_multi_putc>
    a4e8:	08 95       	ret

0000a4ea <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    a4ea:	e0 91 f6 2a 	lds	r30, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a4ee:	f0 91 f7 2a 	lds	r31, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a4f2:	01 90       	ld	r0, Z+
    a4f4:	f0 81       	ld	r31, Z
    a4f6:	e0 2d       	mov	r30, r0
    a4f8:	22 81       	ldd	r18, Z+2	; 0x02
    a4fa:	33 81       	ldd	r19, Z+3	; 0x03
    a4fc:	2e 0f       	add	r18, r30
    a4fe:	3f 1f       	adc	r19, r31
    a500:	fc 01       	movw	r30, r24
    a502:	40 81       	ld	r20, Z
    a504:	e4 0f       	add	r30, r20
    a506:	f1 1d       	adc	r31, r1
    a508:	e2 17       	cp	r30, r18
    a50a:	f3 07       	cpc	r31, r19
    a50c:	a0 f4       	brcc	.+40     	; 0xa536 <udc_next_desc_in_iface+0x4c>
    a50e:	81 81       	ldd	r24, Z+1	; 0x01
    a510:	84 30       	cpi	r24, 0x04	; 4
    a512:	a1 f0       	breq	.+40     	; 0xa53c <udc_next_desc_in_iface+0x52>
    a514:	86 13       	cpse	r24, r22
    a516:	06 c0       	rjmp	.+12     	; 0xa524 <udc_next_desc_in_iface+0x3a>
    a518:	14 c0       	rjmp	.+40     	; 0xa542 <udc_next_desc_in_iface+0x58>
    a51a:	81 81       	ldd	r24, Z+1	; 0x01
    a51c:	84 30       	cpi	r24, 0x04	; 4
    a51e:	a1 f0       	breq	.+40     	; 0xa548 <udc_next_desc_in_iface+0x5e>
    a520:	86 17       	cp	r24, r22
    a522:	a9 f0       	breq	.+42     	; 0xa54e <udc_next_desc_in_iface+0x64>
    a524:	80 81       	ld	r24, Z
    a526:	e8 0f       	add	r30, r24
    a528:	f1 1d       	adc	r31, r1
    a52a:	e2 17       	cp	r30, r18
    a52c:	f3 07       	cpc	r31, r19
    a52e:	a8 f3       	brcs	.-22     	; 0xa51a <udc_next_desc_in_iface+0x30>
    a530:	80 e0       	ldi	r24, 0x00	; 0
    a532:	90 e0       	ldi	r25, 0x00	; 0
    a534:	08 95       	ret
    a536:	80 e0       	ldi	r24, 0x00	; 0
    a538:	90 e0       	ldi	r25, 0x00	; 0
    a53a:	08 95       	ret
    a53c:	80 e0       	ldi	r24, 0x00	; 0
    a53e:	90 e0       	ldi	r25, 0x00	; 0
    a540:	08 95       	ret
    a542:	8e 2f       	mov	r24, r30
    a544:	9f 2f       	mov	r25, r31
    a546:	08 95       	ret
    a548:	80 e0       	ldi	r24, 0x00	; 0
    a54a:	90 e0       	ldi	r25, 0x00	; 0
    a54c:	08 95       	ret
    a54e:	8e 2f       	mov	r24, r30
    a550:	9f 2f       	mov	r25, r31
    a552:	08 95       	ret

0000a554 <udc_valid_address>:
    a554:	80 91 0f 2b 	lds	r24, 0x2B0F	; 0x802b0f <udd_g_ctrlreq+0x2>
    a558:	8f 77       	andi	r24, 0x7F	; 127
    a55a:	0c 94 d1 3b 	jmp	0x77a2	; 0x77a2 <udd_set_address>
    a55e:	08 95       	ret

0000a560 <udc_update_iface_desc>:
    a560:	90 91 f8 2a 	lds	r25, 0x2AF8	; 0x802af8 <udc_num_configuration>
    a564:	99 23       	and	r25, r25
    a566:	81 f1       	breq	.+96     	; 0xa5c8 <udc_update_iface_desc+0x68>
    a568:	e0 91 f6 2a 	lds	r30, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a56c:	f0 91 f7 2a 	lds	r31, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a570:	01 90       	ld	r0, Z+
    a572:	f0 81       	ld	r31, Z
    a574:	e0 2d       	mov	r30, r0
    a576:	94 81       	ldd	r25, Z+4	; 0x04
    a578:	89 17       	cp	r24, r25
    a57a:	40 f5       	brcc	.+80     	; 0xa5cc <udc_update_iface_desc+0x6c>
    a57c:	e0 93 f4 2a 	sts	0x2AF4, r30	; 0x802af4 <udc_ptr_iface>
    a580:	f0 93 f5 2a 	sts	0x2AF5, r31	; 0x802af5 <udc_ptr_iface+0x1>
    a584:	22 81       	ldd	r18, Z+2	; 0x02
    a586:	33 81       	ldd	r19, Z+3	; 0x03
    a588:	2e 0f       	add	r18, r30
    a58a:	3f 1f       	adc	r19, r31
    a58c:	e2 17       	cp	r30, r18
    a58e:	f3 07       	cpc	r31, r19
    a590:	f8 f4       	brcc	.+62     	; 0xa5d0 <udc_update_iface_desc+0x70>
    a592:	91 81       	ldd	r25, Z+1	; 0x01
    a594:	94 30       	cpi	r25, 0x04	; 4
    a596:	61 f4       	brne	.+24     	; 0xa5b0 <udc_update_iface_desc+0x50>
    a598:	92 81       	ldd	r25, Z+2	; 0x02
    a59a:	89 13       	cpse	r24, r25
    a59c:	09 c0       	rjmp	.+18     	; 0xa5b0 <udc_update_iface_desc+0x50>
    a59e:	93 81       	ldd	r25, Z+3	; 0x03
    a5a0:	96 13       	cpse	r25, r22
    a5a2:	06 c0       	rjmp	.+12     	; 0xa5b0 <udc_update_iface_desc+0x50>
    a5a4:	e0 93 f4 2a 	sts	0x2AF4, r30	; 0x802af4 <udc_ptr_iface>
    a5a8:	f0 93 f5 2a 	sts	0x2AF5, r31	; 0x802af5 <udc_ptr_iface+0x1>
    a5ac:	81 e0       	ldi	r24, 0x01	; 1
    a5ae:	08 95       	ret
    a5b0:	90 81       	ld	r25, Z
    a5b2:	e9 0f       	add	r30, r25
    a5b4:	f1 1d       	adc	r31, r1
    a5b6:	e2 17       	cp	r30, r18
    a5b8:	f3 07       	cpc	r31, r19
    a5ba:	58 f3       	brcs	.-42     	; 0xa592 <udc_update_iface_desc+0x32>
    a5bc:	e0 93 f4 2a 	sts	0x2AF4, r30	; 0x802af4 <udc_ptr_iface>
    a5c0:	f0 93 f5 2a 	sts	0x2AF5, r31	; 0x802af5 <udc_ptr_iface+0x1>
    a5c4:	80 e0       	ldi	r24, 0x00	; 0
    a5c6:	08 95       	ret
    a5c8:	80 e0       	ldi	r24, 0x00	; 0
    a5ca:	08 95       	ret
    a5cc:	80 e0       	ldi	r24, 0x00	; 0
    a5ce:	08 95       	ret
    a5d0:	80 e0       	ldi	r24, 0x00	; 0
    a5d2:	08 95       	ret

0000a5d4 <udc_iface_disable>:
    a5d4:	ef 92       	push	r14
    a5d6:	ff 92       	push	r15
    a5d8:	1f 93       	push	r17
    a5da:	cf 93       	push	r28
    a5dc:	df 93       	push	r29
    a5de:	c8 2f       	mov	r28, r24
    a5e0:	60 e0       	ldi	r22, 0x00	; 0
    a5e2:	be df       	rcall	.-132    	; 0xa560 <udc_update_iface_desc>
    a5e4:	18 2f       	mov	r17, r24
    a5e6:	88 23       	and	r24, r24
    a5e8:	81 f1       	breq	.+96     	; 0xa64a <udc_iface_disable+0x76>
    a5ea:	a0 91 f6 2a 	lds	r26, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a5ee:	b0 91 f7 2a 	lds	r27, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a5f2:	ec 2f       	mov	r30, r28
    a5f4:	f0 e0       	ldi	r31, 0x00	; 0
    a5f6:	ee 0f       	add	r30, r30
    a5f8:	ff 1f       	adc	r31, r31
    a5fa:	12 96       	adiw	r26, 0x02	; 2
    a5fc:	8d 91       	ld	r24, X+
    a5fe:	9c 91       	ld	r25, X
    a600:	13 97       	sbiw	r26, 0x03	; 3
    a602:	e8 0f       	add	r30, r24
    a604:	f9 1f       	adc	r31, r25
    a606:	e0 80       	ld	r14, Z
    a608:	f1 80       	ldd	r15, Z+1	; 0x01
    a60a:	d7 01       	movw	r26, r14
    a60c:	16 96       	adiw	r26, 0x06	; 6
    a60e:	ed 91       	ld	r30, X+
    a610:	fc 91       	ld	r31, X
    a612:	17 97       	sbiw	r26, 0x07	; 7
    a614:	19 95       	eicall
    a616:	68 2f       	mov	r22, r24
    a618:	8c 2f       	mov	r24, r28
    a61a:	a2 df       	rcall	.-188    	; 0xa560 <udc_update_iface_desc>
    a61c:	18 2f       	mov	r17, r24
    a61e:	88 23       	and	r24, r24
    a620:	a1 f0       	breq	.+40     	; 0xa64a <udc_iface_disable+0x76>
    a622:	c0 91 f4 2a 	lds	r28, 0x2AF4	; 0x802af4 <udc_ptr_iface>
    a626:	d0 91 f5 2a 	lds	r29, 0x2AF5	; 0x802af5 <udc_ptr_iface+0x1>
    a62a:	65 e0       	ldi	r22, 0x05	; 5
    a62c:	ce 01       	movw	r24, r28
    a62e:	5d df       	rcall	.-326    	; 0xa4ea <udc_next_desc_in_iface>
    a630:	ec 01       	movw	r28, r24
    a632:	89 2b       	or	r24, r25
    a634:	21 f0       	breq	.+8      	; 0xa63e <udc_iface_disable+0x6a>
    a636:	8a 81       	ldd	r24, Y+2	; 0x02
    a638:	0e 94 da 3d 	call	0x7bb4	; 0x7bb4 <udd_ep_free>
    a63c:	f6 cf       	rjmp	.-20     	; 0xa62a <udc_iface_disable+0x56>
    a63e:	d7 01       	movw	r26, r14
    a640:	12 96       	adiw	r26, 0x02	; 2
    a642:	ed 91       	ld	r30, X+
    a644:	fc 91       	ld	r31, X
    a646:	13 97       	sbiw	r26, 0x03	; 3
    a648:	19 95       	eicall
    a64a:	81 2f       	mov	r24, r17
    a64c:	df 91       	pop	r29
    a64e:	cf 91       	pop	r28
    a650:	1f 91       	pop	r17
    a652:	ff 90       	pop	r15
    a654:	ef 90       	pop	r14
    a656:	08 95       	ret

0000a658 <udc_iface_enable>:
    a658:	1f 93       	push	r17
    a65a:	cf 93       	push	r28
    a65c:	df 93       	push	r29
    a65e:	18 2f       	mov	r17, r24
    a660:	7f df       	rcall	.-258    	; 0xa560 <udc_update_iface_desc>
    a662:	88 23       	and	r24, r24
    a664:	41 f1       	breq	.+80     	; 0xa6b6 <udc_iface_enable+0x5e>
    a666:	c0 91 f4 2a 	lds	r28, 0x2AF4	; 0x802af4 <udc_ptr_iface>
    a66a:	d0 91 f5 2a 	lds	r29, 0x2AF5	; 0x802af5 <udc_ptr_iface+0x1>
    a66e:	65 e0       	ldi	r22, 0x05	; 5
    a670:	ce 01       	movw	r24, r28
    a672:	3b df       	rcall	.-394    	; 0xa4ea <udc_next_desc_in_iface>
    a674:	ec 01       	movw	r28, r24
    a676:	89 2b       	or	r24, r25
    a678:	49 f0       	breq	.+18     	; 0xa68c <udc_iface_enable+0x34>
    a67a:	4c 81       	ldd	r20, Y+4	; 0x04
    a67c:	5d 81       	ldd	r21, Y+5	; 0x05
    a67e:	6b 81       	ldd	r22, Y+3	; 0x03
    a680:	8a 81       	ldd	r24, Y+2	; 0x02
    a682:	0e 94 e6 3b 	call	0x77cc	; 0x77cc <udd_ep_alloc>
    a686:	81 11       	cpse	r24, r1
    a688:	f2 cf       	rjmp	.-28     	; 0xa66e <udc_iface_enable+0x16>
    a68a:	15 c0       	rjmp	.+42     	; 0xa6b6 <udc_iface_enable+0x5e>
    a68c:	a0 91 f6 2a 	lds	r26, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a690:	b0 91 f7 2a 	lds	r27, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a694:	e1 2f       	mov	r30, r17
    a696:	f0 e0       	ldi	r31, 0x00	; 0
    a698:	ee 0f       	add	r30, r30
    a69a:	ff 1f       	adc	r31, r31
    a69c:	12 96       	adiw	r26, 0x02	; 2
    a69e:	8d 91       	ld	r24, X+
    a6a0:	9c 91       	ld	r25, X
    a6a2:	13 97       	sbiw	r26, 0x03	; 3
    a6a4:	e8 0f       	add	r30, r24
    a6a6:	f9 1f       	adc	r31, r25
    a6a8:	01 90       	ld	r0, Z+
    a6aa:	f0 81       	ld	r31, Z
    a6ac:	e0 2d       	mov	r30, r0
    a6ae:	01 90       	ld	r0, Z+
    a6b0:	f0 81       	ld	r31, Z
    a6b2:	e0 2d       	mov	r30, r0
    a6b4:	19 95       	eicall
    a6b6:	df 91       	pop	r29
    a6b8:	cf 91       	pop	r28
    a6ba:	1f 91       	pop	r17
    a6bc:	08 95       	ret

0000a6be <udc_start>:
    a6be:	0c 94 4a 3b 	jmp	0x7694	; 0x7694 <udd_enable>
    a6c2:	08 95       	ret

0000a6c4 <udc_reset>:
    a6c4:	cf 93       	push	r28
    a6c6:	80 91 f8 2a 	lds	r24, 0x2AF8	; 0x802af8 <udc_num_configuration>
    a6ca:	88 23       	and	r24, r24
    a6cc:	c1 f0       	breq	.+48     	; 0xa6fe <udc_reset+0x3a>
    a6ce:	e0 91 f6 2a 	lds	r30, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a6d2:	f0 91 f7 2a 	lds	r31, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a6d6:	01 90       	ld	r0, Z+
    a6d8:	f0 81       	ld	r31, Z
    a6da:	e0 2d       	mov	r30, r0
    a6dc:	84 81       	ldd	r24, Z+4	; 0x04
    a6de:	88 23       	and	r24, r24
    a6e0:	71 f0       	breq	.+28     	; 0xa6fe <udc_reset+0x3a>
    a6e2:	c0 e0       	ldi	r28, 0x00	; 0
    a6e4:	8c 2f       	mov	r24, r28
    a6e6:	76 df       	rcall	.-276    	; 0xa5d4 <udc_iface_disable>
    a6e8:	cf 5f       	subi	r28, 0xFF	; 255
    a6ea:	e0 91 f6 2a 	lds	r30, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a6ee:	f0 91 f7 2a 	lds	r31, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a6f2:	01 90       	ld	r0, Z+
    a6f4:	f0 81       	ld	r31, Z
    a6f6:	e0 2d       	mov	r30, r0
    a6f8:	84 81       	ldd	r24, Z+4	; 0x04
    a6fa:	c8 17       	cp	r28, r24
    a6fc:	98 f3       	brcs	.-26     	; 0xa6e4 <udc_reset+0x20>
    a6fe:	10 92 f8 2a 	sts	0x2AF8, r1	; 0x802af8 <udc_num_configuration>
    a702:	80 91 fc 2a 	lds	r24, 0x2AFC	; 0x802afc <udc_device_status>
    a706:	81 fd       	sbrc	r24, 1
    a708:	0e 94 76 44 	call	0x88ec	; 0x88ec <usb_callback_remotewakeup_disable>
    a70c:	10 92 fc 2a 	sts	0x2AFC, r1	; 0x802afc <udc_device_status>
    a710:	10 92 fd 2a 	sts	0x2AFD, r1	; 0x802afd <udc_device_status+0x1>
    a714:	cf 91       	pop	r28
    a716:	08 95       	ret

0000a718 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    a718:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    a71a:	80 91 f8 2a 	lds	r24, 0x2AF8	; 0x802af8 <udc_num_configuration>
    a71e:	88 23       	and	r24, r24
    a720:	49 f1       	breq	.+82     	; 0xa774 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    a722:	a0 91 f6 2a 	lds	r26, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a726:	b0 91 f7 2a 	lds	r27, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a72a:	ed 91       	ld	r30, X+
    a72c:	fc 91       	ld	r31, X
    a72e:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    a730:	84 81       	ldd	r24, Z+4	; 0x04
    a732:	88 23       	and	r24, r24
    a734:	f9 f0       	breq	.+62     	; 0xa774 <udc_sof_notify+0x5c>
    a736:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    a738:	ec 2f       	mov	r30, r28
    a73a:	f0 e0       	ldi	r31, 0x00	; 0
    a73c:	ee 0f       	add	r30, r30
    a73e:	ff 1f       	adc	r31, r31
    a740:	12 96       	adiw	r26, 0x02	; 2
    a742:	8d 91       	ld	r24, X+
    a744:	9c 91       	ld	r25, X
    a746:	13 97       	sbiw	r26, 0x03	; 3
    a748:	e8 0f       	add	r30, r24
    a74a:	f9 1f       	adc	r31, r25
    a74c:	01 90       	ld	r0, Z+
    a74e:	f0 81       	ld	r31, Z
    a750:	e0 2d       	mov	r30, r0
    a752:	00 84       	ldd	r0, Z+8	; 0x08
    a754:	f1 85       	ldd	r31, Z+9	; 0x09
    a756:	e0 2d       	mov	r30, r0
    a758:	30 97       	sbiw	r30, 0x00	; 0
    a75a:	09 f0       	breq	.+2      	; 0xa75e <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    a75c:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    a75e:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    a760:	a0 91 f6 2a 	lds	r26, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a764:	b0 91 f7 2a 	lds	r27, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a768:	ed 91       	ld	r30, X+
    a76a:	fc 91       	ld	r31, X
    a76c:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    a76e:	84 81       	ldd	r24, Z+4	; 0x04
    a770:	c8 17       	cp	r28, r24
    a772:	10 f3       	brcs	.-60     	; 0xa738 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    a774:	cf 91       	pop	r28
    a776:	08 95       	ret

0000a778 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    a778:	0f 93       	push	r16
    a77a:	1f 93       	push	r17
    a77c:	cf 93       	push	r28
    a77e:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    a780:	ed e0       	ldi	r30, 0x0D	; 13
    a782:	fb e2       	ldi	r31, 0x2B	; 43
    a784:	12 86       	std	Z+10, r1	; 0x0a
    a786:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    a788:	14 86       	std	Z+12, r1	; 0x0c
    a78a:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    a78c:	16 86       	std	Z+14, r1	; 0x0e
    a78e:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    a790:	80 81       	ld	r24, Z
    a792:	88 23       	and	r24, r24
    a794:	0c f0       	brlt	.+2      	; 0xa798 <udc_process_setup+0x20>
    a796:	95 c2       	rjmp	.+1322   	; 0xacc2 <udc_process_setup+0x54a>
		if (udd_g_ctrlreq.req.wLength == 0) {
    a798:	20 91 13 2b 	lds	r18, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    a79c:	30 91 14 2b 	lds	r19, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    a7a0:	21 15       	cp	r18, r1
    a7a2:	31 05       	cpc	r19, r1
    a7a4:	09 f0       	breq	.+2      	; 0xa7a8 <udc_process_setup+0x30>
    a7a6:	88 c2       	rjmp	.+1296   	; 0xacb8 <udc_process_setup+0x540>
    a7a8:	7f c2       	rjmp	.+1278   	; 0xaca8 <udc_process_setup+0x530>
    a7aa:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    a7ac:	09 f0       	breq	.+2      	; 0xa7b0 <udc_process_setup+0x38>
    a7ae:	ab c0       	rjmp	.+342    	; 0xa906 <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    a7b0:	90 91 0e 2b 	lds	r25, 0x2B0E	; 0x802b0e <udd_g_ctrlreq+0x1>
    a7b4:	96 30       	cpi	r25, 0x06	; 6
    a7b6:	81 f0       	breq	.+32     	; 0xa7d8 <udc_process_setup+0x60>
    a7b8:	98 30       	cpi	r25, 0x08	; 8
    a7ba:	09 f4       	brne	.+2      	; 0xa7be <udc_process_setup+0x46>
    a7bc:	99 c0       	rjmp	.+306    	; 0xa8f0 <udc_process_setup+0x178>
    a7be:	91 11       	cpse	r25, r1
    a7c0:	a2 c0       	rjmp	.+324    	; 0xa906 <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    a7c2:	22 30       	cpi	r18, 0x02	; 2
    a7c4:	31 05       	cpc	r19, r1
    a7c6:	09 f0       	breq	.+2      	; 0xa7ca <udc_process_setup+0x52>
    a7c8:	2b c2       	rjmp	.+1110   	; 0xac20 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    a7ca:	62 e0       	ldi	r22, 0x02	; 2
    a7cc:	70 e0       	ldi	r23, 0x00	; 0
    a7ce:	8c ef       	ldi	r24, 0xFC	; 252
    a7d0:	9a e2       	ldi	r25, 0x2A	; 42
    a7d2:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
    a7d6:	7e c2       	rjmp	.+1276   	; 0xacd4 <udc_process_setup+0x55c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    a7d8:	80 91 0f 2b 	lds	r24, 0x2B0F	; 0x802b0f <udd_g_ctrlreq+0x2>
    a7dc:	90 91 10 2b 	lds	r25, 0x2B10	; 0x802b10 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    a7e0:	29 2f       	mov	r18, r25
    a7e2:	33 27       	eor	r19, r19
    a7e4:	22 30       	cpi	r18, 0x02	; 2
    a7e6:	31 05       	cpc	r19, r1
    a7e8:	b1 f0       	breq	.+44     	; 0xa816 <udc_process_setup+0x9e>
    a7ea:	20 f4       	brcc	.+8      	; 0xa7f4 <udc_process_setup+0x7c>
    a7ec:	21 30       	cpi	r18, 0x01	; 1
    a7ee:	31 05       	cpc	r19, r1
    a7f0:	41 f0       	breq	.+16     	; 0xa802 <udc_process_setup+0x8a>
    a7f2:	d8 c1       	rjmp	.+944    	; 0xaba4 <udc_process_setup+0x42c>
    a7f4:	23 30       	cpi	r18, 0x03	; 3
    a7f6:	31 05       	cpc	r19, r1
    a7f8:	f1 f1       	breq	.+124    	; 0xa876 <udc_process_setup+0xfe>
    a7fa:	2f 30       	cpi	r18, 0x0F	; 15
    a7fc:	31 05       	cpc	r19, r1
    a7fe:	61 f1       	breq	.+88     	; 0xa858 <udc_process_setup+0xe0>
    a800:	d1 c1       	rjmp	.+930    	; 0xaba4 <udc_process_setup+0x42c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    a802:	80 91 70 20 	lds	r24, 0x2070	; 0x802070 <udc_config>
    a806:	90 91 71 20 	lds	r25, 0x2071	; 0x802071 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    a80a:	dc 01       	movw	r26, r24
    a80c:	6c 91       	ld	r22, X
    a80e:	70 e0       	ldi	r23, 0x00	; 0
    a810:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
    a814:	5e c0       	rjmp	.+188    	; 0xa8d2 <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    a816:	e0 91 70 20 	lds	r30, 0x2070	; 0x802070 <udc_config>
    a81a:	f0 91 71 20 	lds	r31, 0x2071	; 0x802071 <udc_config+0x1>
    a81e:	21 89       	ldd	r18, Z+17	; 0x11
    a820:	82 17       	cp	r24, r18
    a822:	08 f0       	brcs	.+2      	; 0xa826 <udc_process_setup+0xae>
    a824:	fd c1       	rjmp	.+1018   	; 0xac20 <udc_process_setup+0x4a8>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    a826:	99 27       	eor	r25, r25
    a828:	88 0f       	add	r24, r24
    a82a:	99 1f       	adc	r25, r25
    a82c:	88 0f       	add	r24, r24
    a82e:	99 1f       	adc	r25, r25
    a830:	e0 91 72 20 	lds	r30, 0x2072	; 0x802072 <udc_config+0x2>
    a834:	f0 91 73 20 	lds	r31, 0x2073	; 0x802073 <udc_config+0x3>
    a838:	e8 0f       	add	r30, r24
    a83a:	f9 1f       	adc	r31, r25
    a83c:	80 81       	ld	r24, Z
    a83e:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    a840:	fc 01       	movw	r30, r24
    a842:	62 81       	ldd	r22, Z+2	; 0x02
    a844:	73 81       	ldd	r23, Z+3	; 0x03
    a846:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    a84a:	e0 91 15 2b 	lds	r30, 0x2B15	; 0x802b15 <udd_g_ctrlreq+0x8>
    a84e:	f0 91 16 2b 	lds	r31, 0x2B16	; 0x802b16 <udd_g_ctrlreq+0x9>
    a852:	82 e0       	ldi	r24, 0x02	; 2
    a854:	81 83       	std	Z+1, r24	; 0x01
    a856:	3d c0       	rjmp	.+122    	; 0xa8d2 <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    a858:	80 91 74 20 	lds	r24, 0x2074	; 0x802074 <udc_config+0x4>
    a85c:	90 91 75 20 	lds	r25, 0x2075	; 0x802075 <udc_config+0x5>
    a860:	00 97       	sbiw	r24, 0x00	; 0
    a862:	09 f4       	brne	.+2      	; 0xa866 <udc_process_setup+0xee>
    a864:	dd c1       	rjmp	.+954    	; 0xac20 <udc_process_setup+0x4a8>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    a866:	dc 01       	movw	r26, r24
    a868:	12 96       	adiw	r26, 0x02	; 2
    a86a:	6d 91       	ld	r22, X+
    a86c:	7c 91       	ld	r23, X
    a86e:	13 97       	sbiw	r26, 0x03	; 3
    a870:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
    a874:	2e c0       	rjmp	.+92     	; 0xa8d2 <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    a876:	99 27       	eor	r25, r25
    a878:	81 30       	cpi	r24, 0x01	; 1
    a87a:	91 05       	cpc	r25, r1
    a87c:	99 f0       	breq	.+38     	; 0xa8a4 <udc_process_setup+0x12c>
    a87e:	58 f0       	brcs	.+22     	; 0xa896 <udc_process_setup+0x11e>
    a880:	82 30       	cpi	r24, 0x02	; 2
    a882:	91 05       	cpc	r25, r1
    a884:	09 f4       	brne	.+2      	; 0xa888 <udc_process_setup+0x110>
    a886:	22 c2       	rjmp	.+1092   	; 0xaccc <udc_process_setup+0x554>
    a888:	03 97       	sbiw	r24, 0x03	; 3
    a88a:	09 f0       	breq	.+2      	; 0xa88e <udc_process_setup+0x116>
    a88c:	94 c1       	rjmp	.+808    	; 0xabb6 <udc_process_setup+0x43e>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    a88e:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    a890:	e4 ea       	ldi	r30, 0xA4	; 164
    a892:	f6 e2       	ldi	r31, 0x26	; 38
    a894:	0a c0       	rjmp	.+20     	; 0xa8aa <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    a896:	64 e0       	ldi	r22, 0x04	; 4
    a898:	70 e0       	ldi	r23, 0x00	; 0
    a89a:	84 e1       	ldi	r24, 0x14	; 20
    a89c:	91 e2       	ldi	r25, 0x21	; 33
    a89e:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
    a8a2:	17 c0       	rjmp	.+46     	; 0xa8d2 <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    a8a4:	e3 e0       	ldi	r30, 0x03	; 3
    a8a6:	f1 e2       	ldi	r31, 0x21	; 33
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    a8a8:	30 e1       	ldi	r19, 0x10	; 16
    a8aa:	a6 ed       	ldi	r26, 0xD6	; 214
    a8ac:	b0 e2       	ldi	r27, 0x20	; 32
    a8ae:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    a8b0:	81 91       	ld	r24, Z+
    a8b2:	90 e0       	ldi	r25, 0x00	; 0
    a8b4:	8d 93       	st	X+, r24
    a8b6:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    a8b8:	2f 5f       	subi	r18, 0xFF	; 255
    a8ba:	23 17       	cp	r18, r19
    a8bc:	c8 f3       	brcs	.-14     	; 0xa8b0 <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    a8be:	63 2f       	mov	r22, r19
    a8c0:	66 0f       	add	r22, r22
    a8c2:	6e 5f       	subi	r22, 0xFE	; 254
    a8c4:	60 93 d4 20 	sts	0x20D4, r22	; 0x8020d4 <udc_string_desc>
		udd_set_setup_payload(
    a8c8:	70 e0       	ldi	r23, 0x00	; 0
    a8ca:	84 ed       	ldi	r24, 0xD4	; 212
    a8cc:	90 e2       	ldi	r25, 0x20	; 32
    a8ce:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    a8d2:	ed e0       	ldi	r30, 0x0D	; 13
    a8d4:	fb e2       	ldi	r31, 0x2B	; 43
    a8d6:	86 81       	ldd	r24, Z+6	; 0x06
    a8d8:	97 81       	ldd	r25, Z+7	; 0x07
    a8da:	22 85       	ldd	r18, Z+10	; 0x0a
    a8dc:	33 85       	ldd	r19, Z+11	; 0x0b
    a8de:	82 17       	cp	r24, r18
    a8e0:	93 07       	cpc	r25, r19
    a8e2:	08 f0       	brcs	.+2      	; 0xa8e6 <udc_process_setup+0x16e>
    a8e4:	f7 c1       	rjmp	.+1006   	; 0xacd4 <udc_process_setup+0x55c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    a8e6:	80 93 17 2b 	sts	0x2B17, r24	; 0x802b17 <udd_g_ctrlreq+0xa>
    a8ea:	90 93 18 2b 	sts	0x2B18, r25	; 0x802b18 <udd_g_ctrlreq+0xb>
    a8ee:	f2 c1       	rjmp	.+996    	; 0xacd4 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    a8f0:	21 30       	cpi	r18, 0x01	; 1
    a8f2:	31 05       	cpc	r19, r1
    a8f4:	09 f0       	breq	.+2      	; 0xa8f8 <udc_process_setup+0x180>
    a8f6:	94 c1       	rjmp	.+808    	; 0xac20 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    a8f8:	61 e0       	ldi	r22, 0x01	; 1
    a8fa:	70 e0       	ldi	r23, 0x00	; 0
    a8fc:	88 ef       	ldi	r24, 0xF8	; 248
    a8fe:	9a e2       	ldi	r25, 0x2A	; 42
    a900:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
    a904:	e7 c1       	rjmp	.+974    	; 0xacd4 <udc_process_setup+0x55c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    a906:	81 30       	cpi	r24, 0x01	; 1
    a908:	e9 f5       	brne	.+122    	; 0xa984 <udc_process_setup+0x20c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    a90a:	90 91 0e 2b 	lds	r25, 0x2B0E	; 0x802b0e <udd_g_ctrlreq+0x1>
    a90e:	9a 30       	cpi	r25, 0x0A	; 10
    a910:	c9 f5       	brne	.+114    	; 0xa984 <udc_process_setup+0x20c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    a912:	21 30       	cpi	r18, 0x01	; 1
    a914:	31 05       	cpc	r19, r1
    a916:	09 f0       	breq	.+2      	; 0xa91a <udc_process_setup+0x1a2>
    a918:	53 c1       	rjmp	.+678    	; 0xabc0 <udc_process_setup+0x448>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    a91a:	80 91 f8 2a 	lds	r24, 0x2AF8	; 0x802af8 <udc_num_configuration>
    a91e:	88 23       	and	r24, r24
    a920:	09 f4       	brne	.+2      	; 0xa924 <udc_process_setup+0x1ac>
    a922:	4e c1       	rjmp	.+668    	; 0xabc0 <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    a924:	c0 91 11 2b 	lds	r28, 0x2B11	; 0x802b11 <udd_g_ctrlreq+0x4>
    a928:	d0 91 12 2b 	lds	r29, 0x2B12	; 0x802b12 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    a92c:	00 91 f6 2a 	lds	r16, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    a930:	10 91 f7 2a 	lds	r17, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    a934:	d8 01       	movw	r26, r16
    a936:	ed 91       	ld	r30, X+
    a938:	fc 91       	ld	r31, X
    a93a:	84 81       	ldd	r24, Z+4	; 0x04
    a93c:	c8 17       	cp	r28, r24
    a93e:	08 f0       	brcs	.+2      	; 0xa942 <udc_process_setup+0x1ca>
    a940:	3f c1       	rjmp	.+638    	; 0xabc0 <udc_process_setup+0x448>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    a942:	60 e0       	ldi	r22, 0x00	; 0
    a944:	8c 2f       	mov	r24, r28
    a946:	0c de       	rcall	.-1000   	; 0xa560 <udc_update_iface_desc>
    a948:	88 23       	and	r24, r24
    a94a:	09 f4       	brne	.+2      	; 0xa94e <udc_process_setup+0x1d6>
    a94c:	34 c1       	rjmp	.+616    	; 0xabb6 <udc_process_setup+0x43e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    a94e:	ce 01       	movw	r24, r28
    a950:	99 27       	eor	r25, r25
    a952:	88 0f       	add	r24, r24
    a954:	99 1f       	adc	r25, r25
    a956:	d8 01       	movw	r26, r16
    a958:	12 96       	adiw	r26, 0x02	; 2
    a95a:	ed 91       	ld	r30, X+
    a95c:	fc 91       	ld	r31, X
    a95e:	13 97       	sbiw	r26, 0x03	; 3
    a960:	e8 0f       	add	r30, r24
    a962:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    a964:	01 90       	ld	r0, Z+
    a966:	f0 81       	ld	r31, Z
    a968:	e0 2d       	mov	r30, r0
    a96a:	86 81       	ldd	r24, Z+6	; 0x06
    a96c:	97 81       	ldd	r25, Z+7	; 0x07
    a96e:	fc 01       	movw	r30, r24
    a970:	19 95       	eicall
    a972:	80 93 fa 2a 	sts	0x2AFA, r24	; 0x802afa <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    a976:	61 e0       	ldi	r22, 0x01	; 1
    a978:	70 e0       	ldi	r23, 0x00	; 0
    a97a:	8a ef       	ldi	r24, 0xFA	; 250
    a97c:	9a e2       	ldi	r25, 0x2A	; 42
    a97e:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
    a982:	a8 c1       	rjmp	.+848    	; 0xacd4 <udc_process_setup+0x55c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    a984:	82 30       	cpi	r24, 0x02	; 2
    a986:	09 f0       	breq	.+2      	; 0xa98a <udc_process_setup+0x212>
    a988:	16 c1       	rjmp	.+556    	; 0xabb6 <udc_process_setup+0x43e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    a98a:	80 91 0e 2b 	lds	r24, 0x2B0E	; 0x802b0e <udd_g_ctrlreq+0x1>
    a98e:	81 11       	cpse	r24, r1
    a990:	0b c1       	rjmp	.+534    	; 0xaba8 <udc_process_setup+0x430>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    a992:	22 30       	cpi	r18, 0x02	; 2
    a994:	31 05       	cpc	r19, r1
    a996:	09 f0       	breq	.+2      	; 0xa99a <udc_process_setup+0x222>
    a998:	43 c1       	rjmp	.+646    	; 0xac20 <udc_process_setup+0x4a8>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    a99a:	80 91 11 2b 	lds	r24, 0x2B11	; 0x802b11 <udd_g_ctrlreq+0x4>
    a99e:	0e 94 6e 3c 	call	0x78dc	; 0x78dc <udd_ep_is_halted>
    a9a2:	90 e0       	ldi	r25, 0x00	; 0
    a9a4:	80 93 f2 2a 	sts	0x2AF2, r24	; 0x802af2 <udc_ep_status.4757>
    a9a8:	90 93 f3 2a 	sts	0x2AF3, r25	; 0x802af3 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    a9ac:	62 e0       	ldi	r22, 0x02	; 2
    a9ae:	70 e0       	ldi	r23, 0x00	; 0
    a9b0:	82 ef       	ldi	r24, 0xF2	; 242
    a9b2:	9a e2       	ldi	r25, 0x2A	; 42
    a9b4:	0e 94 df 3b 	call	0x77be	; 0x77be <udd_set_setup_payload>
    a9b8:	8d c1       	rjmp	.+794    	; 0xacd4 <udc_process_setup+0x55c>
    a9ba:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    a9bc:	09 f0       	breq	.+2      	; 0xa9c0 <udc_process_setup+0x248>
    a9be:	a0 c0       	rjmp	.+320    	; 0xab00 <udc_process_setup+0x388>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    a9c0:	90 91 0e 2b 	lds	r25, 0x2B0E	; 0x802b0e <udd_g_ctrlreq+0x1>
    a9c4:	93 30       	cpi	r25, 0x03	; 3
    a9c6:	91 f1       	breq	.+100    	; 0xaa2c <udc_process_setup+0x2b4>
    a9c8:	18 f4       	brcc	.+6      	; 0xa9d0 <udc_process_setup+0x258>
    a9ca:	91 30       	cpi	r25, 0x01	; 1
    a9cc:	a9 f0       	breq	.+42     	; 0xa9f8 <udc_process_setup+0x280>
    a9ce:	98 c0       	rjmp	.+304    	; 0xab00 <udc_process_setup+0x388>
    a9d0:	95 30       	cpi	r25, 0x05	; 5
    a9d2:	21 f0       	breq	.+8      	; 0xa9dc <udc_process_setup+0x264>
    a9d4:	99 30       	cpi	r25, 0x09	; 9
    a9d6:	09 f4       	brne	.+2      	; 0xa9da <udc_process_setup+0x262>
    a9d8:	43 c0       	rjmp	.+134    	; 0xaa60 <udc_process_setup+0x2e8>
    a9da:	92 c0       	rjmp	.+292    	; 0xab00 <udc_process_setup+0x388>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    a9dc:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    a9e0:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    a9e4:	89 2b       	or	r24, r25
    a9e6:	09 f0       	breq	.+2      	; 0xa9ea <udc_process_setup+0x272>
    a9e8:	1b c1       	rjmp	.+566    	; 0xac20 <udc_process_setup+0x4a8>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    a9ea:	8a ea       	ldi	r24, 0xAA	; 170
    a9ec:	92 e5       	ldi	r25, 0x52	; 82
    a9ee:	80 93 19 2b 	sts	0x2B19, r24	; 0x802b19 <udd_g_ctrlreq+0xc>
    a9f2:	90 93 1a 2b 	sts	0x2B1A, r25	; 0x802b1a <udd_g_ctrlreq+0xd>
    a9f6:	6e c1       	rjmp	.+732    	; 0xacd4 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    a9f8:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    a9fc:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    aa00:	89 2b       	or	r24, r25
    aa02:	09 f0       	breq	.+2      	; 0xaa06 <udc_process_setup+0x28e>
    aa04:	0d c1       	rjmp	.+538    	; 0xac20 <udc_process_setup+0x4a8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    aa06:	80 91 0f 2b 	lds	r24, 0x2B0F	; 0x802b0f <udd_g_ctrlreq+0x2>
    aa0a:	90 91 10 2b 	lds	r25, 0x2B10	; 0x802b10 <udd_g_ctrlreq+0x3>
    aa0e:	01 97       	sbiw	r24, 0x01	; 1
    aa10:	09 f0       	breq	.+2      	; 0xaa14 <udc_process_setup+0x29c>
    aa12:	06 c1       	rjmp	.+524    	; 0xac20 <udc_process_setup+0x4a8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    aa14:	80 91 fc 2a 	lds	r24, 0x2AFC	; 0x802afc <udc_device_status>
    aa18:	90 91 fd 2a 	lds	r25, 0x2AFD	; 0x802afd <udc_device_status+0x1>
    aa1c:	8d 7f       	andi	r24, 0xFD	; 253
    aa1e:	80 93 fc 2a 	sts	0x2AFC, r24	; 0x802afc <udc_device_status>
    aa22:	90 93 fd 2a 	sts	0x2AFD, r25	; 0x802afd <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    aa26:	0e 94 76 44 	call	0x88ec	; 0x88ec <usb_callback_remotewakeup_disable>
    aa2a:	54 c1       	rjmp	.+680    	; 0xacd4 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    aa2c:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    aa30:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    aa34:	89 2b       	or	r24, r25
    aa36:	09 f0       	breq	.+2      	; 0xaa3a <udc_process_setup+0x2c2>
    aa38:	f3 c0       	rjmp	.+486    	; 0xac20 <udc_process_setup+0x4a8>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    aa3a:	80 91 0f 2b 	lds	r24, 0x2B0F	; 0x802b0f <udd_g_ctrlreq+0x2>
    aa3e:	90 91 10 2b 	lds	r25, 0x2B10	; 0x802b10 <udd_g_ctrlreq+0x3>
    aa42:	01 97       	sbiw	r24, 0x01	; 1
    aa44:	09 f0       	breq	.+2      	; 0xaa48 <udc_process_setup+0x2d0>
    aa46:	b2 c0       	rjmp	.+356    	; 0xabac <udc_process_setup+0x434>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    aa48:	80 91 fc 2a 	lds	r24, 0x2AFC	; 0x802afc <udc_device_status>
    aa4c:	90 91 fd 2a 	lds	r25, 0x2AFD	; 0x802afd <udc_device_status+0x1>
    aa50:	82 60       	ori	r24, 0x02	; 2
    aa52:	80 93 fc 2a 	sts	0x2AFC, r24	; 0x802afc <udc_device_status>
    aa56:	90 93 fd 2a 	sts	0x2AFD, r25	; 0x802afd <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    aa5a:	0e 94 75 44 	call	0x88ea	; 0x88ea <usb_callback_remotewakeup_enable>
    aa5e:	3a c1       	rjmp	.+628    	; 0xacd4 <udc_process_setup+0x55c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    aa60:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    aa64:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    aa68:	89 2b       	or	r24, r25
    aa6a:	09 f0       	breq	.+2      	; 0xaa6e <udc_process_setup+0x2f6>
    aa6c:	d9 c0       	rjmp	.+434    	; 0xac20 <udc_process_setup+0x4a8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    aa6e:	0e 94 d4 3b 	call	0x77a8	; 0x77a8 <udd_getaddress>
    aa72:	88 23       	and	r24, r24
    aa74:	09 f4       	brne	.+2      	; 0xaa78 <udc_process_setup+0x300>
    aa76:	9f c0       	rjmp	.+318    	; 0xabb6 <udc_process_setup+0x43e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    aa78:	20 91 0f 2b 	lds	r18, 0x2B0F	; 0x802b0f <udd_g_ctrlreq+0x2>
    aa7c:	30 91 10 2b 	lds	r19, 0x2B10	; 0x802b10 <udd_g_ctrlreq+0x3>
    aa80:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    aa82:	e0 91 70 20 	lds	r30, 0x2070	; 0x802070 <udc_config>
    aa86:	f0 91 71 20 	lds	r31, 0x2071	; 0x802071 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    aa8a:	81 89       	ldd	r24, Z+17	; 0x11
    aa8c:	90 e0       	ldi	r25, 0x00	; 0
    aa8e:	82 17       	cp	r24, r18
    aa90:	93 07       	cpc	r25, r19
    aa92:	08 f4       	brcc	.+2      	; 0xaa96 <udc_process_setup+0x31e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    aa94:	90 c0       	rjmp	.+288    	; 0xabb6 <udc_process_setup+0x43e>
    aa96:	16 de       	rcall	.-980    	; 0xa6c4 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    aa98:	80 91 0f 2b 	lds	r24, 0x2B0F	; 0x802b0f <udd_g_ctrlreq+0x2>
    aa9c:	90 91 10 2b 	lds	r25, 0x2B10	; 0x802b10 <udd_g_ctrlreq+0x3>
    aaa0:	80 93 f8 2a 	sts	0x2AF8, r24	; 0x802af8 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    aaa4:	88 23       	and	r24, r24
    aaa6:	09 f4       	brne	.+2      	; 0xaaaa <udc_process_setup+0x332>
    aaa8:	15 c1       	rjmp	.+554    	; 0xacd4 <udc_process_setup+0x55c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    aaaa:	99 27       	eor	r25, r25
    aaac:	81 50       	subi	r24, 0x01	; 1
    aaae:	90 4c       	sbci	r25, 0xC0	; 192
    aab0:	88 0f       	add	r24, r24
    aab2:	99 1f       	adc	r25, r25
    aab4:	88 0f       	add	r24, r24
    aab6:	99 1f       	adc	r25, r25
    aab8:	e0 91 72 20 	lds	r30, 0x2072	; 0x802072 <udc_config+0x2>
    aabc:	f0 91 73 20 	lds	r31, 0x2073	; 0x802073 <udc_config+0x3>
    aac0:	e8 0f       	add	r30, r24
    aac2:	f9 1f       	adc	r31, r25
    aac4:	e0 93 f6 2a 	sts	0x2AF6, r30	; 0x802af6 <udc_ptr_conf>
    aac8:	f0 93 f7 2a 	sts	0x2AF7, r31	; 0x802af7 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    aacc:	01 90       	ld	r0, Z+
    aace:	f0 81       	ld	r31, Z
    aad0:	e0 2d       	mov	r30, r0
    aad2:	84 81       	ldd	r24, Z+4	; 0x04
    aad4:	88 23       	and	r24, r24
    aad6:	09 f4       	brne	.+2      	; 0xaada <udc_process_setup+0x362>
    aad8:	fd c0       	rjmp	.+506    	; 0xacd4 <udc_process_setup+0x55c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    aada:	c0 e0       	ldi	r28, 0x00	; 0
    aadc:	60 e0       	ldi	r22, 0x00	; 0
    aade:	8c 2f       	mov	r24, r28
    aae0:	bb dd       	rcall	.-1162   	; 0xa658 <udc_iface_enable>
    aae2:	88 23       	and	r24, r24
    aae4:	09 f4       	brne	.+2      	; 0xaae8 <udc_process_setup+0x370>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    aae6:	67 c0       	rjmp	.+206    	; 0xabb6 <udc_process_setup+0x43e>
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    aae8:	cf 5f       	subi	r28, 0xFF	; 255
    aaea:	e0 91 f6 2a 	lds	r30, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    aaee:	f0 91 f7 2a 	lds	r31, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    aaf2:	01 90       	ld	r0, Z+
    aaf4:	f0 81       	ld	r31, Z
    aaf6:	e0 2d       	mov	r30, r0
    aaf8:	84 81       	ldd	r24, Z+4	; 0x04
    aafa:	c8 17       	cp	r28, r24
    aafc:	78 f3       	brcs	.-34     	; 0xaadc <udc_process_setup+0x364>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    aafe:	ea c0       	rjmp	.+468    	; 0xacd4 <udc_process_setup+0x55c>
    ab00:	81 30       	cpi	r24, 0x01	; 1
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    ab02:	e9 f4       	brne	.+58     	; 0xab3e <udc_process_setup+0x3c6>
    ab04:	90 91 0e 2b 	lds	r25, 0x2B0E	; 0x802b0e <udd_g_ctrlreq+0x1>
    ab08:	9b 30       	cpi	r25, 0x0B	; 11
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    ab0a:	c9 f4       	brne	.+50     	; 0xab3e <udc_process_setup+0x3c6>
    ab0c:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    ab10:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    ab14:	89 2b       	or	r24, r25
    ab16:	09 f0       	breq	.+2      	; 0xab1a <udc_process_setup+0x3a2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    ab18:	53 c0       	rjmp	.+166    	; 0xabc0 <udc_process_setup+0x448>
    ab1a:	80 91 f8 2a 	lds	r24, 0x2AF8	; 0x802af8 <udc_num_configuration>
    ab1e:	88 23       	and	r24, r24
    ab20:	09 f4       	brne	.+2      	; 0xab24 <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    ab22:	4e c0       	rjmp	.+156    	; 0xabc0 <udc_process_setup+0x448>
    ab24:	ed e0       	ldi	r30, 0x0D	; 13
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    ab26:	fb e2       	ldi	r31, 0x2B	; 43

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    ab28:	c4 81       	ldd	r28, Z+4	; 0x04
    ab2a:	d2 81       	ldd	r29, Z+2	; 0x02
    ab2c:	8c 2f       	mov	r24, r28
    ab2e:	52 dd       	rcall	.-1372   	; 0xa5d4 <udc_iface_disable>
    ab30:	88 23       	and	r24, r24
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    ab32:	09 f4       	brne	.+2      	; 0xab36 <udc_process_setup+0x3be>
    ab34:	40 c0       	rjmp	.+128    	; 0xabb6 <udc_process_setup+0x43e>
    ab36:	6d 2f       	mov	r22, r29
    ab38:	8c 2f       	mov	r24, r28
    ab3a:	8e dd       	rcall	.-1252   	; 0xa658 <udc_iface_enable>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    ab3c:	3a c0       	rjmp	.+116    	; 0xabb2 <udc_process_setup+0x43a>
    ab3e:	82 30       	cpi	r24, 0x02	; 2
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    ab40:	d1 f5       	brne	.+116    	; 0xabb6 <udc_process_setup+0x43e>
    ab42:	80 91 0e 2b 	lds	r24, 0x2B0E	; 0x802b0e <udd_g_ctrlreq+0x1>
    ab46:	81 30       	cpi	r24, 0x01	; 1
    ab48:	19 f0       	breq	.+6      	; 0xab50 <udc_process_setup+0x3d8>
    ab4a:	83 30       	cpi	r24, 0x03	; 3
    ab4c:	a1 f0       	breq	.+40     	; 0xab76 <udc_process_setup+0x3fe>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    ab4e:	30 c0       	rjmp	.+96     	; 0xabb0 <udc_process_setup+0x438>
    ab50:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    ab54:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    ab58:	89 2b       	or	r24, r25
    ab5a:	09 f0       	breq	.+2      	; 0xab5e <udc_process_setup+0x3e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    ab5c:	61 c0       	rjmp	.+194    	; 0xac20 <udc_process_setup+0x4a8>
    ab5e:	80 91 0f 2b 	lds	r24, 0x2B0F	; 0x802b0f <udd_g_ctrlreq+0x2>
    ab62:	90 91 10 2b 	lds	r25, 0x2B10	; 0x802b10 <udd_g_ctrlreq+0x3>
    ab66:	89 2b       	or	r24, r25
    ab68:	09 f0       	breq	.+2      	; 0xab6c <udc_process_setup+0x3f4>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    ab6a:	5a c0       	rjmp	.+180    	; 0xac20 <udc_process_setup+0x4a8>
    ab6c:	80 91 11 2b 	lds	r24, 0x2B11	; 0x802b11 <udd_g_ctrlreq+0x4>
    ab70:	0e 94 89 3c 	call	0x7912	; 0x7912 <udd_ep_clear_halt>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    ab74:	1e c0       	rjmp	.+60     	; 0xabb2 <udc_process_setup+0x43a>
    ab76:	80 91 13 2b 	lds	r24, 0x2B13	; 0x802b13 <udd_g_ctrlreq+0x6>
    ab7a:	90 91 14 2b 	lds	r25, 0x2B14	; 0x802b14 <udd_g_ctrlreq+0x7>
    ab7e:	89 2b       	or	r24, r25
    ab80:	09 f0       	breq	.+2      	; 0xab84 <udc_process_setup+0x40c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    ab82:	4e c0       	rjmp	.+156    	; 0xac20 <udc_process_setup+0x4a8>
    ab84:	80 91 0f 2b 	lds	r24, 0x2B0F	; 0x802b0f <udd_g_ctrlreq+0x2>
    ab88:	90 91 10 2b 	lds	r25, 0x2B10	; 0x802b10 <udd_g_ctrlreq+0x3>
    ab8c:	89 2b       	or	r24, r25
    ab8e:	09 f0       	breq	.+2      	; 0xab92 <udc_process_setup+0x41a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    ab90:	47 c0       	rjmp	.+142    	; 0xac20 <udc_process_setup+0x4a8>
    ab92:	cd e0       	ldi	r28, 0x0D	; 13
    ab94:	db e2       	ldi	r29, 0x2B	; 43
    ab96:	8c 81       	ldd	r24, Y+4	; 0x04
    ab98:	0e 94 8b 3d 	call	0x7b16	; 0x7b16 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    ab9c:	8c 81       	ldd	r24, Y+4	; 0x04
    ab9e:	0e 94 f6 3d 	call	0x7bec	; 0x7bec <udd_ep_set_halt>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    aba2:	07 c0       	rjmp	.+14     	; 0xabb2 <udc_process_setup+0x43a>
    aba4:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    aba6:	05 c0       	rjmp	.+10     	; 0xabb2 <udc_process_setup+0x43a>
    aba8:	80 e0       	ldi	r24, 0x00	; 0
		break;
#endif
	default:
		break;
	}
	return false;
    abaa:	03 c0       	rjmp	.+6      	; 0xabb2 <udc_process_setup+0x43a>
    abac:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    abae:	01 c0       	rjmp	.+2      	; 0xabb2 <udc_process_setup+0x43a>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    abb0:	80 e0       	ldi	r24, 0x00	; 0
    abb2:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    abb4:	90 c0       	rjmp	.+288    	; 0xacd6 <udc_process_setup+0x55e>
    abb6:	80 91 0d 2b 	lds	r24, 0x2B0D	; 0x802b0d <udd_g_ctrlreq>
    abba:	8f 71       	andi	r24, 0x1F	; 31
    abbc:	81 30       	cpi	r24, 0x01	; 1
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    abbe:	81 f5       	brne	.+96     	; 0xac20 <udc_process_setup+0x4a8>
    abc0:	80 91 f8 2a 	lds	r24, 0x2AF8	; 0x802af8 <udc_num_configuration>
    abc4:	88 23       	and	r24, r24
    abc6:	09 f4       	brne	.+2      	; 0xabca <udc_process_setup+0x452>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    abc8:	71 c0       	rjmp	.+226    	; 0xacac <udc_process_setup+0x534>
    abca:	00 91 11 2b 	lds	r16, 0x2B11	; 0x802b11 <udd_g_ctrlreq+0x4>
    abce:	10 91 12 2b 	lds	r17, 0x2B12	; 0x802b12 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    abd2:	c0 91 f6 2a 	lds	r28, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    abd6:	d0 91 f7 2a 	lds	r29, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    abda:	e8 81       	ld	r30, Y
    abdc:	f9 81       	ldd	r31, Y+1	; 0x01
    abde:	84 81       	ldd	r24, Z+4	; 0x04
    abe0:	08 17       	cp	r16, r24
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    abe2:	08 f0       	brcs	.+2      	; 0xabe6 <udc_process_setup+0x46e>
    abe4:	65 c0       	rjmp	.+202    	; 0xacb0 <udc_process_setup+0x538>
    abe6:	60 e0       	ldi	r22, 0x00	; 0
    abe8:	80 2f       	mov	r24, r16
    abea:	ba dc       	rcall	.-1676   	; 0xa560 <udc_update_iface_desc>
    abec:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    abee:	c1 f0       	breq	.+48     	; 0xac20 <udc_process_setup+0x4a8>
    abf0:	f8 01       	movw	r30, r16
    abf2:	ff 27       	eor	r31, r31
    abf4:	cf 01       	movw	r24, r30
    abf6:	88 0f       	add	r24, r24
    abf8:	99 1f       	adc	r25, r25
    abfa:	ea 81       	ldd	r30, Y+2	; 0x02
    abfc:	fb 81       	ldd	r31, Y+3	; 0x03
    abfe:	e8 0f       	add	r30, r24
    ac00:	f9 1f       	adc	r31, r25
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    ac02:	c0 81       	ld	r28, Z
    ac04:	d1 81       	ldd	r29, Z+1	; 0x01
    ac06:	ee 81       	ldd	r30, Y+6	; 0x06
    ac08:	ff 81       	ldd	r31, Y+7	; 0x07
    ac0a:	19 95       	eicall
    ac0c:	68 2f       	mov	r22, r24
    ac0e:	80 2f       	mov	r24, r16
    ac10:	a7 dc       	rcall	.-1714   	; 0xa560 <udc_update_iface_desc>
    ac12:	88 23       	and	r24, r24
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    ac14:	29 f0       	breq	.+10     	; 0xac20 <udc_process_setup+0x4a8>
    ac16:	ec 81       	ldd	r30, Y+4	; 0x04
    ac18:	fd 81       	ldd	r31, Y+5	; 0x05
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    ac1a:	19 95       	eicall
    ac1c:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    ac1e:	5b c0       	rjmp	.+182    	; 0xacd6 <udc_process_setup+0x55e>
    ac20:	80 91 0d 2b 	lds	r24, 0x2B0D	; 0x802b0d <udd_g_ctrlreq>
    ac24:	8f 71       	andi	r24, 0x1F	; 31
    ac26:	82 30       	cpi	r24, 0x02	; 2
    ac28:	09 f0       	breq	.+2      	; 0xac2c <udc_process_setup+0x4b4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    ac2a:	44 c0       	rjmp	.+136    	; 0xacb4 <udc_process_setup+0x53c>
    ac2c:	80 91 f8 2a 	lds	r24, 0x2AF8	; 0x802af8 <udc_num_configuration>
    ac30:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    ac32:	b1 f1       	breq	.+108    	; 0xaca0 <udc_process_setup+0x528>
    ac34:	a0 91 f6 2a 	lds	r26, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    ac38:	b0 91 f7 2a 	lds	r27, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    ac3c:	ed 91       	ld	r30, X+
    ac3e:	fc 91       	ld	r31, X
    ac40:	11 97       	sbiw	r26, 0x01	; 1
    ac42:	84 81       	ldd	r24, Z+4	; 0x04
    ac44:	88 23       	and	r24, r24
    ac46:	71 f1       	breq	.+92     	; 0xaca4 <udc_process_setup+0x52c>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    ac48:	c0 e0       	ldi	r28, 0x00	; 0
    ac4a:	ec 2f       	mov	r30, r28
    ac4c:	f0 e0       	ldi	r31, 0x00	; 0
    ac4e:	ee 0f       	add	r30, r30
    ac50:	ff 1f       	adc	r31, r31
    ac52:	12 96       	adiw	r26, 0x02	; 2
    ac54:	8d 91       	ld	r24, X+
    ac56:	9c 91       	ld	r25, X
    ac58:	13 97       	sbiw	r26, 0x03	; 3
    ac5a:	e8 0f       	add	r30, r24
    ac5c:	f9 1f       	adc	r31, r25
    ac5e:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    ac60:	11 81       	ldd	r17, Z+1	; 0x01
    ac62:	d8 01       	movw	r26, r16
    ac64:	16 96       	adiw	r26, 0x06	; 6
    ac66:	ed 91       	ld	r30, X+
    ac68:	fc 91       	ld	r31, X
    ac6a:	17 97       	sbiw	r26, 0x07	; 7
    ac6c:	19 95       	eicall
    ac6e:	68 2f       	mov	r22, r24
    ac70:	8c 2f       	mov	r24, r28
    ac72:	76 dc       	rcall	.-1812   	; 0xa560 <udc_update_iface_desc>
    ac74:	88 23       	and	r24, r24
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    ac76:	79 f1       	breq	.+94     	; 0xacd6 <udc_process_setup+0x55e>
    ac78:	d8 01       	movw	r26, r16
    ac7a:	14 96       	adiw	r26, 0x04	; 4
    ac7c:	ed 91       	ld	r30, X+
    ac7e:	fc 91       	ld	r31, X
    ac80:	15 97       	sbiw	r26, 0x05	; 5
    ac82:	19 95       	eicall
    ac84:	81 11       	cpse	r24, r1
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    ac86:	27 c0       	rjmp	.+78     	; 0xacd6 <udc_process_setup+0x55e>
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    ac88:	cf 5f       	subi	r28, 0xFF	; 255
    ac8a:	a0 91 f6 2a 	lds	r26, 0x2AF6	; 0x802af6 <udc_ptr_conf>
    ac8e:	b0 91 f7 2a 	lds	r27, 0x2AF7	; 0x802af7 <udc_ptr_conf+0x1>
    ac92:	ed 91       	ld	r30, X+
    ac94:	fc 91       	ld	r31, X
    ac96:	11 97       	sbiw	r26, 0x01	; 1
    ac98:	94 81       	ldd	r25, Z+4	; 0x04
    ac9a:	c9 17       	cp	r28, r25
    ac9c:	b0 f2       	brcs	.-84     	; 0xac4a <udc_process_setup+0x4d2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    ac9e:	1b c0       	rjmp	.+54     	; 0xacd6 <udc_process_setup+0x55e>
    aca0:	80 e0       	ldi	r24, 0x00	; 0
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    aca2:	19 c0       	rjmp	.+50     	; 0xacd6 <udc_process_setup+0x55e>
    aca4:	80 e0       	ldi	r24, 0x00	; 0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    aca6:	17 c0       	rjmp	.+46     	; 0xacd6 <udc_process_setup+0x55e>
    aca8:	80 e0       	ldi	r24, 0x00	; 0
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    acaa:	15 c0       	rjmp	.+42     	; 0xacd6 <udc_process_setup+0x55e>
    acac:	80 e0       	ldi	r24, 0x00	; 0
    acae:	13 c0       	rjmp	.+38     	; 0xacd6 <udc_process_setup+0x55e>
    acb0:	80 e0       	ldi	r24, 0x00	; 0
    acb2:	11 c0       	rjmp	.+34     	; 0xacd6 <udc_process_setup+0x55e>
    acb4:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    acb6:	0f c0       	rjmp	.+30     	; 0xacd6 <udc_process_setup+0x55e>
    acb8:	98 2f       	mov	r25, r24
    acba:	90 76       	andi	r25, 0x60	; 96
    acbc:	09 f0       	breq	.+2      	; 0xacc0 <udc_process_setup+0x548>
    acbe:	7b cf       	rjmp	.-266    	; 0xabb6 <udc_process_setup+0x43e>
    acc0:	74 cd       	rjmp	.-1304   	; 0xa7aa <udc_process_setup+0x32>
    acc2:	98 2f       	mov	r25, r24
    acc4:	90 76       	andi	r25, 0x60	; 96
    acc6:	09 f0       	breq	.+2      	; 0xacca <udc_process_setup+0x552>
    acc8:	76 cf       	rjmp	.-276    	; 0xabb6 <udc_process_setup+0x43e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    acca:	77 ce       	rjmp	.-786    	; 0xa9ba <udc_process_setup+0x242>
		str = udc_string_product_name;
    accc:	3c e0       	ldi	r19, 0x0C	; 12
    acce:	e6 ef       	ldi	r30, 0xF6	; 246
    acd0:	f0 e2       	ldi	r31, 0x20	; 32
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    acd2:	eb cd       	rjmp	.-1066   	; 0xa8aa <udc_process_setup+0x132>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    acd4:	81 e0       	ldi	r24, 0x01	; 1
    acd6:	df 91       	pop	r29
    acd8:	cf 91       	pop	r28
    acda:	1f 91       	pop	r17
    acdc:	0f 91       	pop	r16
    acde:	08 95       	ret

0000ace0 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    ace0:	cf 93       	push	r28
    ace2:	df 93       	push	r29
    ace4:	1f 92       	push	r1
    ace6:	cd b7       	in	r28, 0x3d	; 61
    ace8:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    acea:	80 91 27 2b 	lds	r24, 0x2B27	; 0x802b27 <stdio_base>
    acee:	90 91 28 2b 	lds	r25, 0x2B28	; 0x802b28 <stdio_base+0x1>
    acf2:	e0 91 23 2b 	lds	r30, 0x2B23	; 0x802b23 <ptr_get>
    acf6:	f0 91 24 2b 	lds	r31, 0x2B24	; 0x802b24 <ptr_get+0x1>
    acfa:	be 01       	movw	r22, r28
    acfc:	6f 5f       	subi	r22, 0xFF	; 255
    acfe:	7f 4f       	sbci	r23, 0xFF	; 255
    ad00:	19 95       	eicall
	return c;
    ad02:	89 81       	ldd	r24, Y+1	; 0x01
}
    ad04:	08 2e       	mov	r0, r24
    ad06:	00 0c       	add	r0, r0
    ad08:	99 0b       	sbc	r25, r25
    ad0a:	0f 90       	pop	r0
    ad0c:	df 91       	pop	r29
    ad0e:	cf 91       	pop	r28
    ad10:	08 95       	ret

0000ad12 <stdio_usb_putchar>:
	return true;
}

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
    ad12:	80 91 fe 2a 	lds	r24, 0x2AFE	; 0x802afe <stdio_usb_interface_enable>
    ad16:	88 23       	and	r24, r24
    ad18:	81 f0       	breq	.+32     	; 0xad3a <stdio_usb_putchar+0x28>
    ad1a:	86 2f       	mov	r24, r22
    ad1c:	08 2e       	mov	r0, r24
    ad1e:	00 0c       	add	r0, r0
    ad20:	99 0b       	sbc	r25, r25
    ad22:	df db       	rcall	.-2114   	; 0xa4e2 <udi_cdc_putc>
    ad24:	21 e0       	ldi	r18, 0x01	; 1
    ad26:	30 e0       	ldi	r19, 0x00	; 0
    ad28:	89 2b       	or	r24, r25
    ad2a:	11 f0       	breq	.+4      	; 0xad30 <stdio_usb_putchar+0x1e>
    ad2c:	20 e0       	ldi	r18, 0x00	; 0
    ad2e:	30 e0       	ldi	r19, 0x00	; 0
    ad30:	88 27       	eor	r24, r24
    ad32:	99 27       	eor	r25, r25
    ad34:	82 1b       	sub	r24, r18
    ad36:	93 0b       	sbc	r25, r19
    ad38:	08 95       	ret
    ad3a:	80 e0       	ldi	r24, 0x00	; 0
    ad3c:	90 e0       	ldi	r25, 0x00	; 0
    ad3e:	08 95       	ret

0000ad40 <stdio_usb_getchar>:
    ad40:	cf 93       	push	r28
    ad42:	df 93       	push	r29
    ad44:	80 91 fe 2a 	lds	r24, 0x2AFE	; 0x802afe <stdio_usb_interface_enable>
    ad48:	81 11       	cpse	r24, r1
    ad4a:	03 c0       	rjmp	.+6      	; 0xad52 <stdio_usb_getchar+0x12>
    ad4c:	fb 01       	movw	r30, r22
    ad4e:	10 82       	st	Z, r1
    ad50:	03 c0       	rjmp	.+6      	; 0xad58 <stdio_usb_getchar+0x18>
    ad52:	eb 01       	movw	r28, r22
    ad54:	3e db       	rcall	.-2436   	; 0xa3d2 <udi_cdc_getc>
    ad56:	88 83       	st	Y, r24
    ad58:	df 91       	pop	r29
    ad5a:	cf 91       	pop	r28
    ad5c:	08 95       	ret

0000ad5e <stdio_usb_enable>:
    ad5e:	81 e0       	ldi	r24, 0x01	; 1
    ad60:	80 93 fe 2a 	sts	0x2AFE, r24	; 0x802afe <stdio_usb_interface_enable>
    ad64:	08 95       	ret

0000ad66 <stdio_usb_init>:
}

void stdio_usb_init(void)
{
	stdio_base = NULL;
    ad66:	10 92 27 2b 	sts	0x2B27, r1	; 0x802b27 <stdio_base>
    ad6a:	10 92 28 2b 	sts	0x2B28, r1	; 0x802b28 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
    ad6e:	89 e8       	ldi	r24, 0x89	; 137
    ad70:	96 e5       	ldi	r25, 0x56	; 86
    ad72:	80 93 25 2b 	sts	0x2B25, r24	; 0x802b25 <ptr_put>
    ad76:	90 93 26 2b 	sts	0x2B26, r25	; 0x802b26 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
    ad7a:	80 ea       	ldi	r24, 0xA0	; 160
    ad7c:	96 e5       	ldi	r25, 0x56	; 86
    ad7e:	80 93 23 2b 	sts	0x2B23, r24	; 0x802b23 <ptr_get>
    ad82:	90 93 24 2b 	sts	0x2B24, r25	; 0x802b24 <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    ad86:	9b dc       	rcall	.-1738   	; 0xa6be <udc_start>
    ad88:	60 e7       	ldi	r22, 0x70	; 112
    ad8a:	76 e5       	ldi	r23, 0x56	; 86
    ad8c:	8a ec       	ldi	r24, 0xCA	; 202
    ad8e:	96 e5       	ldi	r25, 0x56	; 86
    ad90:	04 c6       	rjmp	.+3080   	; 0xb99a <fdevopen>
    ad92:	08 95       	ret

0000ad94 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    ad94:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    ad96:	80 91 27 2b 	lds	r24, 0x2B27	; 0x802b27 <stdio_base>
    ad9a:	90 91 28 2b 	lds	r25, 0x2B28	; 0x802b28 <stdio_base+0x1>
    ad9e:	e0 91 25 2b 	lds	r30, 0x2B25	; 0x802b25 <ptr_put>
    ada2:	f0 91 26 2b 	lds	r31, 0x2B26	; 0x802b26 <ptr_put+0x1>
    ada6:	19 95       	eicall
    ada8:	99 23       	and	r25, r25
    adaa:	1c f0       	brlt	.+6      	; 0xadb2 <_write+0x1e>
		return -1;
	}
	return 1;
    adac:	81 e0       	ldi	r24, 0x01	; 1
    adae:	90 e0       	ldi	r25, 0x00	; 0
    adb0:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    adb2:	8f ef       	ldi	r24, 0xFF	; 255
    adb4:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    adb6:	08 95       	ret

0000adb8 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    adb8:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    adbc:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    adbe:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    adc0:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    adc4:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    adc6:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    adca:	08 95       	ret

0000adcc <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    adcc:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    adce:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    add0:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    add2:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    add4:	60 83       	st	Z, r22
	ret                             // Return to caller
    add6:	08 95       	ret

0000add8 <__mulsi3>:
    add8:	db 01       	movw	r26, r22
    adda:	8f 93       	push	r24
    addc:	9f 93       	push	r25
    adde:	93 d0       	rcall	.+294    	; 0xaf06 <__muluhisi3>
    ade0:	bf 91       	pop	r27
    ade2:	af 91       	pop	r26
    ade4:	a2 9f       	mul	r26, r18
    ade6:	80 0d       	add	r24, r0
    ade8:	91 1d       	adc	r25, r1
    adea:	a3 9f       	mul	r26, r19
    adec:	90 0d       	add	r25, r0
    adee:	b2 9f       	mul	r27, r18
    adf0:	90 0d       	add	r25, r0
    adf2:	11 24       	eor	r1, r1
    adf4:	08 95       	ret

0000adf6 <__udivmodhi4>:
    adf6:	aa 1b       	sub	r26, r26
    adf8:	bb 1b       	sub	r27, r27
    adfa:	51 e1       	ldi	r21, 0x11	; 17
    adfc:	07 c0       	rjmp	.+14     	; 0xae0c <__udivmodhi4_ep>

0000adfe <__udivmodhi4_loop>:
    adfe:	aa 1f       	adc	r26, r26
    ae00:	bb 1f       	adc	r27, r27
    ae02:	a6 17       	cp	r26, r22
    ae04:	b7 07       	cpc	r27, r23
    ae06:	10 f0       	brcs	.+4      	; 0xae0c <__udivmodhi4_ep>
    ae08:	a6 1b       	sub	r26, r22
    ae0a:	b7 0b       	sbc	r27, r23

0000ae0c <__udivmodhi4_ep>:
    ae0c:	88 1f       	adc	r24, r24
    ae0e:	99 1f       	adc	r25, r25
    ae10:	5a 95       	dec	r21
    ae12:	a9 f7       	brne	.-22     	; 0xadfe <__udivmodhi4_loop>
    ae14:	80 95       	com	r24
    ae16:	90 95       	com	r25
    ae18:	bc 01       	movw	r22, r24
    ae1a:	cd 01       	movw	r24, r26
    ae1c:	08 95       	ret

0000ae1e <__divmodhi4>:
    ae1e:	97 fb       	bst	r25, 7
    ae20:	07 2e       	mov	r0, r23
    ae22:	16 f4       	brtc	.+4      	; 0xae28 <__divmodhi4+0xa>
    ae24:	00 94       	com	r0
    ae26:	06 d0       	rcall	.+12     	; 0xae34 <__divmodhi4_neg1>
    ae28:	77 fd       	sbrc	r23, 7
    ae2a:	08 d0       	rcall	.+16     	; 0xae3c <__divmodhi4_neg2>
    ae2c:	e4 df       	rcall	.-56     	; 0xadf6 <__udivmodhi4>
    ae2e:	07 fc       	sbrc	r0, 7
    ae30:	05 d0       	rcall	.+10     	; 0xae3c <__divmodhi4_neg2>
    ae32:	3e f4       	brtc	.+14     	; 0xae42 <__divmodhi4_exit>

0000ae34 <__divmodhi4_neg1>:
    ae34:	90 95       	com	r25
    ae36:	81 95       	neg	r24
    ae38:	9f 4f       	sbci	r25, 0xFF	; 255
    ae3a:	08 95       	ret

0000ae3c <__divmodhi4_neg2>:
    ae3c:	70 95       	com	r23
    ae3e:	61 95       	neg	r22
    ae40:	7f 4f       	sbci	r23, 0xFF	; 255

0000ae42 <__divmodhi4_exit>:
    ae42:	08 95       	ret

0000ae44 <__udivmodsi4>:
    ae44:	a1 e2       	ldi	r26, 0x21	; 33
    ae46:	1a 2e       	mov	r1, r26
    ae48:	aa 1b       	sub	r26, r26
    ae4a:	bb 1b       	sub	r27, r27
    ae4c:	fd 01       	movw	r30, r26
    ae4e:	0d c0       	rjmp	.+26     	; 0xae6a <__udivmodsi4_ep>

0000ae50 <__udivmodsi4_loop>:
    ae50:	aa 1f       	adc	r26, r26
    ae52:	bb 1f       	adc	r27, r27
    ae54:	ee 1f       	adc	r30, r30
    ae56:	ff 1f       	adc	r31, r31
    ae58:	a2 17       	cp	r26, r18
    ae5a:	b3 07       	cpc	r27, r19
    ae5c:	e4 07       	cpc	r30, r20
    ae5e:	f5 07       	cpc	r31, r21
    ae60:	20 f0       	brcs	.+8      	; 0xae6a <__udivmodsi4_ep>
    ae62:	a2 1b       	sub	r26, r18
    ae64:	b3 0b       	sbc	r27, r19
    ae66:	e4 0b       	sbc	r30, r20
    ae68:	f5 0b       	sbc	r31, r21

0000ae6a <__udivmodsi4_ep>:
    ae6a:	66 1f       	adc	r22, r22
    ae6c:	77 1f       	adc	r23, r23
    ae6e:	88 1f       	adc	r24, r24
    ae70:	99 1f       	adc	r25, r25
    ae72:	1a 94       	dec	r1
    ae74:	69 f7       	brne	.-38     	; 0xae50 <__udivmodsi4_loop>
    ae76:	60 95       	com	r22
    ae78:	70 95       	com	r23
    ae7a:	80 95       	com	r24
    ae7c:	90 95       	com	r25
    ae7e:	9b 01       	movw	r18, r22
    ae80:	ac 01       	movw	r20, r24
    ae82:	bd 01       	movw	r22, r26
    ae84:	cf 01       	movw	r24, r30
    ae86:	08 95       	ret

0000ae88 <__divmodsi4>:
    ae88:	05 2e       	mov	r0, r21
    ae8a:	97 fb       	bst	r25, 7
    ae8c:	16 f4       	brtc	.+4      	; 0xae92 <__divmodsi4+0xa>
    ae8e:	00 94       	com	r0
    ae90:	0f d0       	rcall	.+30     	; 0xaeb0 <__negsi2>
    ae92:	57 fd       	sbrc	r21, 7
    ae94:	05 d0       	rcall	.+10     	; 0xaea0 <__divmodsi4_neg2>
    ae96:	d6 df       	rcall	.-84     	; 0xae44 <__udivmodsi4>
    ae98:	07 fc       	sbrc	r0, 7
    ae9a:	02 d0       	rcall	.+4      	; 0xaea0 <__divmodsi4_neg2>
    ae9c:	46 f4       	brtc	.+16     	; 0xaeae <__divmodsi4_exit>
    ae9e:	08 c0       	rjmp	.+16     	; 0xaeb0 <__negsi2>

0000aea0 <__divmodsi4_neg2>:
    aea0:	50 95       	com	r21
    aea2:	40 95       	com	r20
    aea4:	30 95       	com	r19
    aea6:	21 95       	neg	r18
    aea8:	3f 4f       	sbci	r19, 0xFF	; 255
    aeaa:	4f 4f       	sbci	r20, 0xFF	; 255
    aeac:	5f 4f       	sbci	r21, 0xFF	; 255

0000aeae <__divmodsi4_exit>:
    aeae:	08 95       	ret

0000aeb0 <__negsi2>:
    aeb0:	90 95       	com	r25
    aeb2:	80 95       	com	r24
    aeb4:	70 95       	com	r23
    aeb6:	61 95       	neg	r22
    aeb8:	7f 4f       	sbci	r23, 0xFF	; 255
    aeba:	8f 4f       	sbci	r24, 0xFF	; 255
    aebc:	9f 4f       	sbci	r25, 0xFF	; 255
    aebe:	08 95       	ret

0000aec0 <__tablejump2__>:
    aec0:	ee 0f       	add	r30, r30
    aec2:	ff 1f       	adc	r31, r31
    aec4:	88 1f       	adc	r24, r24
    aec6:	8b bf       	out	0x3b, r24	; 59
    aec8:	07 90       	elpm	r0, Z+
    aeca:	f6 91       	elpm	r31, Z
    aecc:	e0 2d       	mov	r30, r0
    aece:	19 94       	eijmp

0000aed0 <__mulhisi3>:
    aed0:	05 d0       	rcall	.+10     	; 0xaedc <__umulhisi3>
    aed2:	33 23       	and	r19, r19
    aed4:	12 f4       	brpl	.+4      	; 0xaeda <__mulhisi3+0xa>
    aed6:	8a 1b       	sub	r24, r26
    aed8:	9b 0b       	sbc	r25, r27
    aeda:	10 c0       	rjmp	.+32     	; 0xaefc <__usmulhisi3_tail>

0000aedc <__umulhisi3>:
    aedc:	a2 9f       	mul	r26, r18
    aede:	b0 01       	movw	r22, r0
    aee0:	b3 9f       	mul	r27, r19
    aee2:	c0 01       	movw	r24, r0
    aee4:	a3 9f       	mul	r26, r19
    aee6:	70 0d       	add	r23, r0
    aee8:	81 1d       	adc	r24, r1
    aeea:	11 24       	eor	r1, r1
    aeec:	91 1d       	adc	r25, r1
    aeee:	b2 9f       	mul	r27, r18
    aef0:	70 0d       	add	r23, r0
    aef2:	81 1d       	adc	r24, r1
    aef4:	11 24       	eor	r1, r1
    aef6:	91 1d       	adc	r25, r1
    aef8:	08 95       	ret

0000aefa <__usmulhisi3>:
    aefa:	f0 df       	rcall	.-32     	; 0xaedc <__umulhisi3>

0000aefc <__usmulhisi3_tail>:
    aefc:	b7 ff       	sbrs	r27, 7
    aefe:	08 95       	ret
    af00:	82 1b       	sub	r24, r18
    af02:	93 0b       	sbc	r25, r19
    af04:	08 95       	ret

0000af06 <__muluhisi3>:
    af06:	ea df       	rcall	.-44     	; 0xaedc <__umulhisi3>
    af08:	a5 9f       	mul	r26, r21
    af0a:	90 0d       	add	r25, r0
    af0c:	b4 9f       	mul	r27, r20
    af0e:	90 0d       	add	r25, r0
    af10:	a4 9f       	mul	r26, r20
    af12:	80 0d       	add	r24, r0
    af14:	91 1d       	adc	r25, r1
    af16:	11 24       	eor	r1, r1
    af18:	08 95       	ret

0000af1a <__muldi3>:
    af1a:	df 93       	push	r29
    af1c:	cf 93       	push	r28
    af1e:	1f 93       	push	r17
    af20:	0f 93       	push	r16
    af22:	9a 9d       	mul	r25, r10
    af24:	f0 2d       	mov	r31, r0
    af26:	21 9f       	mul	r18, r17
    af28:	f0 0d       	add	r31, r0
    af2a:	8b 9d       	mul	r24, r11
    af2c:	f0 0d       	add	r31, r0
    af2e:	8a 9d       	mul	r24, r10
    af30:	e0 2d       	mov	r30, r0
    af32:	f1 0d       	add	r31, r1
    af34:	03 9f       	mul	r16, r19
    af36:	f0 0d       	add	r31, r0
    af38:	02 9f       	mul	r16, r18
    af3a:	e0 0d       	add	r30, r0
    af3c:	f1 1d       	adc	r31, r1
    af3e:	4e 9d       	mul	r20, r14
    af40:	e0 0d       	add	r30, r0
    af42:	f1 1d       	adc	r31, r1
    af44:	5e 9d       	mul	r21, r14
    af46:	f0 0d       	add	r31, r0
    af48:	4f 9d       	mul	r20, r15
    af4a:	f0 0d       	add	r31, r0
    af4c:	7f 93       	push	r23
    af4e:	6f 93       	push	r22
    af50:	bf 92       	push	r11
    af52:	af 92       	push	r10
    af54:	5f 93       	push	r21
    af56:	4f 93       	push	r20
    af58:	d5 01       	movw	r26, r10
    af5a:	c0 df       	rcall	.-128    	; 0xaedc <__umulhisi3>
    af5c:	8b 01       	movw	r16, r22
    af5e:	ac 01       	movw	r20, r24
    af60:	d7 01       	movw	r26, r14
    af62:	bc df       	rcall	.-136    	; 0xaedc <__umulhisi3>
    af64:	eb 01       	movw	r28, r22
    af66:	e8 0f       	add	r30, r24
    af68:	f9 1f       	adc	r31, r25
    af6a:	d6 01       	movw	r26, r12
    af6c:	1f d0       	rcall	.+62     	; 0xafac <__muldi3_6>
    af6e:	2f 91       	pop	r18
    af70:	3f 91       	pop	r19
    af72:	d6 01       	movw	r26, r12
    af74:	b3 df       	rcall	.-154    	; 0xaedc <__umulhisi3>
    af76:	c6 0f       	add	r28, r22
    af78:	d7 1f       	adc	r29, r23
    af7a:	e8 1f       	adc	r30, r24
    af7c:	f9 1f       	adc	r31, r25
    af7e:	af 91       	pop	r26
    af80:	bf 91       	pop	r27
    af82:	14 d0       	rcall	.+40     	; 0xafac <__muldi3_6>
    af84:	2f 91       	pop	r18
    af86:	3f 91       	pop	r19
    af88:	a9 df       	rcall	.-174    	; 0xaedc <__umulhisi3>
    af8a:	c6 0f       	add	r28, r22
    af8c:	d7 1f       	adc	r29, r23
    af8e:	e8 1f       	adc	r30, r24
    af90:	f9 1f       	adc	r31, r25
    af92:	d6 01       	movw	r26, r12
    af94:	a3 df       	rcall	.-186    	; 0xaedc <__umulhisi3>
    af96:	e6 0f       	add	r30, r22
    af98:	f7 1f       	adc	r31, r23
    af9a:	98 01       	movw	r18, r16
    af9c:	be 01       	movw	r22, r28
    af9e:	cf 01       	movw	r24, r30
    afa0:	11 24       	eor	r1, r1
    afa2:	0f 91       	pop	r16
    afa4:	1f 91       	pop	r17
    afa6:	cf 91       	pop	r28
    afa8:	df 91       	pop	r29
    afaa:	08 95       	ret

0000afac <__muldi3_6>:
    afac:	97 df       	rcall	.-210    	; 0xaedc <__umulhisi3>
    afae:	46 0f       	add	r20, r22
    afb0:	57 1f       	adc	r21, r23
    afb2:	c8 1f       	adc	r28, r24
    afb4:	d9 1f       	adc	r29, r25
    afb6:	08 f4       	brcc	.+2      	; 0xafba <__muldi3_6+0xe>
    afb8:	31 96       	adiw	r30, 0x01	; 1
    afba:	08 95       	ret

0000afbc <__moddi3>:
    afbc:	68 94       	set
    afbe:	01 c0       	rjmp	.+2      	; 0xafc2 <__divdi3_moddi3>

0000afc0 <__divdi3>:
    afc0:	e8 94       	clt

0000afc2 <__divdi3_moddi3>:
    afc2:	f9 2f       	mov	r31, r25
    afc4:	f1 2b       	or	r31, r17
    afc6:	0a f0       	brmi	.+2      	; 0xafca <__divdi3_moddi3+0x8>
    afc8:	27 c0       	rjmp	.+78     	; 0xb018 <__udivdi3_umoddi3>
    afca:	a0 e0       	ldi	r26, 0x00	; 0
    afcc:	b0 e0       	ldi	r27, 0x00	; 0
    afce:	ea ee       	ldi	r30, 0xEA	; 234
    afd0:	f7 e5       	ldi	r31, 0x57	; 87
    afd2:	93 c0       	rjmp	.+294    	; 0xb0fa <__prologue_saves__+0xc>
    afd4:	09 2e       	mov	r0, r25
    afd6:	05 94       	asr	r0
    afd8:	1a f4       	brpl	.+6      	; 0xafe0 <__divdi3_moddi3+0x1e>
    afda:	79 d0       	rcall	.+242    	; 0xb0ce <__negdi2>
    afdc:	11 23       	and	r17, r17
    afde:	92 f4       	brpl	.+36     	; 0xb004 <__divdi3_moddi3+0x42>
    afe0:	f0 e8       	ldi	r31, 0x80	; 128
    afe2:	0f 26       	eor	r0, r31
    afe4:	ff ef       	ldi	r31, 0xFF	; 255
    afe6:	e0 94       	com	r14
    afe8:	f0 94       	com	r15
    afea:	00 95       	com	r16
    afec:	10 95       	com	r17
    afee:	b0 94       	com	r11
    aff0:	c0 94       	com	r12
    aff2:	d0 94       	com	r13
    aff4:	a1 94       	neg	r10
    aff6:	bf 0a       	sbc	r11, r31
    aff8:	cf 0a       	sbc	r12, r31
    affa:	df 0a       	sbc	r13, r31
    affc:	ef 0a       	sbc	r14, r31
    affe:	ff 0a       	sbc	r15, r31
    b000:	0f 0b       	sbc	r16, r31
    b002:	1f 0b       	sbc	r17, r31
    b004:	13 d0       	rcall	.+38     	; 0xb02c <__udivmod64>
    b006:	07 fc       	sbrc	r0, 7
    b008:	62 d0       	rcall	.+196    	; 0xb0ce <__negdi2>
    b00a:	cd b7       	in	r28, 0x3d	; 61
    b00c:	de b7       	in	r29, 0x3e	; 62
    b00e:	ec e0       	ldi	r30, 0x0C	; 12
    b010:	8d c0       	rjmp	.+282    	; 0xb12c <__epilogue_restores__+0xc>

0000b012 <__umoddi3>:
    b012:	68 94       	set
    b014:	01 c0       	rjmp	.+2      	; 0xb018 <__udivdi3_umoddi3>

0000b016 <__udivdi3>:
    b016:	e8 94       	clt

0000b018 <__udivdi3_umoddi3>:
    b018:	8f 92       	push	r8
    b01a:	9f 92       	push	r9
    b01c:	cf 93       	push	r28
    b01e:	df 93       	push	r29
    b020:	05 d0       	rcall	.+10     	; 0xb02c <__udivmod64>
    b022:	df 91       	pop	r29
    b024:	cf 91       	pop	r28
    b026:	9f 90       	pop	r9
    b028:	8f 90       	pop	r8
    b02a:	08 95       	ret

0000b02c <__udivmod64>:
    b02c:	88 24       	eor	r8, r8
    b02e:	99 24       	eor	r9, r9
    b030:	f4 01       	movw	r30, r8
    b032:	e4 01       	movw	r28, r8
    b034:	b0 e4       	ldi	r27, 0x40	; 64
    b036:	9f 93       	push	r25
    b038:	aa 27       	eor	r26, r26
    b03a:	9a 15       	cp	r25, r10
    b03c:	8b 04       	cpc	r8, r11
    b03e:	9c 04       	cpc	r9, r12
    b040:	ed 05       	cpc	r30, r13
    b042:	fe 05       	cpc	r31, r14
    b044:	cf 05       	cpc	r28, r15
    b046:	d0 07       	cpc	r29, r16
    b048:	a1 07       	cpc	r26, r17
    b04a:	98 f4       	brcc	.+38     	; 0xb072 <__udivmod64+0x46>
    b04c:	ad 2f       	mov	r26, r29
    b04e:	dc 2f       	mov	r29, r28
    b050:	cf 2f       	mov	r28, r31
    b052:	fe 2f       	mov	r31, r30
    b054:	e9 2d       	mov	r30, r9
    b056:	98 2c       	mov	r9, r8
    b058:	89 2e       	mov	r8, r25
    b05a:	98 2f       	mov	r25, r24
    b05c:	87 2f       	mov	r24, r23
    b05e:	76 2f       	mov	r23, r22
    b060:	65 2f       	mov	r22, r21
    b062:	54 2f       	mov	r21, r20
    b064:	43 2f       	mov	r20, r19
    b066:	32 2f       	mov	r19, r18
    b068:	22 27       	eor	r18, r18
    b06a:	b8 50       	subi	r27, 0x08	; 8
    b06c:	31 f7       	brne	.-52     	; 0xb03a <__udivmod64+0xe>
    b06e:	bf 91       	pop	r27
    b070:	27 c0       	rjmp	.+78     	; 0xb0c0 <__udivmod64+0x94>
    b072:	1b 2e       	mov	r1, r27
    b074:	bf 91       	pop	r27
    b076:	bb 27       	eor	r27, r27
    b078:	22 0f       	add	r18, r18
    b07a:	33 1f       	adc	r19, r19
    b07c:	44 1f       	adc	r20, r20
    b07e:	55 1f       	adc	r21, r21
    b080:	66 1f       	adc	r22, r22
    b082:	77 1f       	adc	r23, r23
    b084:	88 1f       	adc	r24, r24
    b086:	99 1f       	adc	r25, r25
    b088:	88 1c       	adc	r8, r8
    b08a:	99 1c       	adc	r9, r9
    b08c:	ee 1f       	adc	r30, r30
    b08e:	ff 1f       	adc	r31, r31
    b090:	cc 1f       	adc	r28, r28
    b092:	dd 1f       	adc	r29, r29
    b094:	aa 1f       	adc	r26, r26
    b096:	bb 1f       	adc	r27, r27
    b098:	8a 14       	cp	r8, r10
    b09a:	9b 04       	cpc	r9, r11
    b09c:	ec 05       	cpc	r30, r12
    b09e:	fd 05       	cpc	r31, r13
    b0a0:	ce 05       	cpc	r28, r14
    b0a2:	df 05       	cpc	r29, r15
    b0a4:	a0 07       	cpc	r26, r16
    b0a6:	b1 07       	cpc	r27, r17
    b0a8:	48 f0       	brcs	.+18     	; 0xb0bc <__udivmod64+0x90>
    b0aa:	8a 18       	sub	r8, r10
    b0ac:	9b 08       	sbc	r9, r11
    b0ae:	ec 09       	sbc	r30, r12
    b0b0:	fd 09       	sbc	r31, r13
    b0b2:	ce 09       	sbc	r28, r14
    b0b4:	df 09       	sbc	r29, r15
    b0b6:	a0 0b       	sbc	r26, r16
    b0b8:	b1 0b       	sbc	r27, r17
    b0ba:	21 60       	ori	r18, 0x01	; 1
    b0bc:	1a 94       	dec	r1
    b0be:	e1 f6       	brne	.-72     	; 0xb078 <__udivmod64+0x4c>
    b0c0:	2e f4       	brtc	.+10     	; 0xb0cc <__udivmod64+0xa0>
    b0c2:	94 01       	movw	r18, r8
    b0c4:	af 01       	movw	r20, r30
    b0c6:	be 01       	movw	r22, r28
    b0c8:	cd 01       	movw	r24, r26
    b0ca:	00 0c       	add	r0, r0
    b0cc:	08 95       	ret

0000b0ce <__negdi2>:
    b0ce:	60 95       	com	r22
    b0d0:	70 95       	com	r23
    b0d2:	80 95       	com	r24
    b0d4:	90 95       	com	r25
    b0d6:	30 95       	com	r19
    b0d8:	40 95       	com	r20
    b0da:	50 95       	com	r21
    b0dc:	21 95       	neg	r18
    b0de:	3f 4f       	sbci	r19, 0xFF	; 255
    b0e0:	4f 4f       	sbci	r20, 0xFF	; 255
    b0e2:	5f 4f       	sbci	r21, 0xFF	; 255
    b0e4:	6f 4f       	sbci	r22, 0xFF	; 255
    b0e6:	7f 4f       	sbci	r23, 0xFF	; 255
    b0e8:	8f 4f       	sbci	r24, 0xFF	; 255
    b0ea:	9f 4f       	sbci	r25, 0xFF	; 255
    b0ec:	08 95       	ret

0000b0ee <__prologue_saves__>:
    b0ee:	2f 92       	push	r2
    b0f0:	3f 92       	push	r3
    b0f2:	4f 92       	push	r4
    b0f4:	5f 92       	push	r5
    b0f6:	6f 92       	push	r6
    b0f8:	7f 92       	push	r7
    b0fa:	8f 92       	push	r8
    b0fc:	9f 92       	push	r9
    b0fe:	af 92       	push	r10
    b100:	bf 92       	push	r11
    b102:	cf 92       	push	r12
    b104:	df 92       	push	r13
    b106:	ef 92       	push	r14
    b108:	ff 92       	push	r15
    b10a:	0f 93       	push	r16
    b10c:	1f 93       	push	r17
    b10e:	cf 93       	push	r28
    b110:	df 93       	push	r29
    b112:	cd b7       	in	r28, 0x3d	; 61
    b114:	de b7       	in	r29, 0x3e	; 62
    b116:	ca 1b       	sub	r28, r26
    b118:	db 0b       	sbc	r29, r27
    b11a:	cd bf       	out	0x3d, r28	; 61
    b11c:	de bf       	out	0x3e, r29	; 62
    b11e:	19 94       	eijmp

0000b120 <__epilogue_restores__>:
    b120:	2a 88       	ldd	r2, Y+18	; 0x12
    b122:	39 88       	ldd	r3, Y+17	; 0x11
    b124:	48 88       	ldd	r4, Y+16	; 0x10
    b126:	5f 84       	ldd	r5, Y+15	; 0x0f
    b128:	6e 84       	ldd	r6, Y+14	; 0x0e
    b12a:	7d 84       	ldd	r7, Y+13	; 0x0d
    b12c:	8c 84       	ldd	r8, Y+12	; 0x0c
    b12e:	9b 84       	ldd	r9, Y+11	; 0x0b
    b130:	aa 84       	ldd	r10, Y+10	; 0x0a
    b132:	b9 84       	ldd	r11, Y+9	; 0x09
    b134:	c8 84       	ldd	r12, Y+8	; 0x08
    b136:	df 80       	ldd	r13, Y+7	; 0x07
    b138:	ee 80       	ldd	r14, Y+6	; 0x06
    b13a:	fd 80       	ldd	r15, Y+5	; 0x05
    b13c:	0c 81       	ldd	r16, Y+4	; 0x04
    b13e:	1b 81       	ldd	r17, Y+3	; 0x03
    b140:	aa 81       	ldd	r26, Y+2	; 0x02
    b142:	b9 81       	ldd	r27, Y+1	; 0x01
    b144:	ce 0f       	add	r28, r30
    b146:	d1 1d       	adc	r29, r1
    b148:	cd bf       	out	0x3d, r28	; 61
    b14a:	de bf       	out	0x3e, r29	; 62
    b14c:	ed 01       	movw	r28, r26
    b14e:	08 95       	ret

0000b150 <__ashldi3>:
    b150:	0f 93       	push	r16
    b152:	08 30       	cpi	r16, 0x08	; 8
    b154:	90 f0       	brcs	.+36     	; 0xb17a <__ashldi3+0x2a>
    b156:	98 2f       	mov	r25, r24
    b158:	87 2f       	mov	r24, r23
    b15a:	76 2f       	mov	r23, r22
    b15c:	65 2f       	mov	r22, r21
    b15e:	54 2f       	mov	r21, r20
    b160:	43 2f       	mov	r20, r19
    b162:	32 2f       	mov	r19, r18
    b164:	22 27       	eor	r18, r18
    b166:	08 50       	subi	r16, 0x08	; 8
    b168:	f4 cf       	rjmp	.-24     	; 0xb152 <__ashldi3+0x2>
    b16a:	22 0f       	add	r18, r18
    b16c:	33 1f       	adc	r19, r19
    b16e:	44 1f       	adc	r20, r20
    b170:	55 1f       	adc	r21, r21
    b172:	66 1f       	adc	r22, r22
    b174:	77 1f       	adc	r23, r23
    b176:	88 1f       	adc	r24, r24
    b178:	99 1f       	adc	r25, r25
    b17a:	0a 95       	dec	r16
    b17c:	b2 f7       	brpl	.-20     	; 0xb16a <__ashldi3+0x1a>
    b17e:	0f 91       	pop	r16
    b180:	08 95       	ret

0000b182 <__ashrdi3>:
    b182:	97 fb       	bst	r25, 7
    b184:	10 f8       	bld	r1, 0

0000b186 <__lshrdi3>:
    b186:	16 94       	lsr	r1
    b188:	00 08       	sbc	r0, r0
    b18a:	0f 93       	push	r16
    b18c:	08 30       	cpi	r16, 0x08	; 8
    b18e:	98 f0       	brcs	.+38     	; 0xb1b6 <__lshrdi3+0x30>
    b190:	08 50       	subi	r16, 0x08	; 8
    b192:	23 2f       	mov	r18, r19
    b194:	34 2f       	mov	r19, r20
    b196:	45 2f       	mov	r20, r21
    b198:	56 2f       	mov	r21, r22
    b19a:	67 2f       	mov	r22, r23
    b19c:	78 2f       	mov	r23, r24
    b19e:	89 2f       	mov	r24, r25
    b1a0:	90 2d       	mov	r25, r0
    b1a2:	f4 cf       	rjmp	.-24     	; 0xb18c <__lshrdi3+0x6>
    b1a4:	05 94       	asr	r0
    b1a6:	97 95       	ror	r25
    b1a8:	87 95       	ror	r24
    b1aa:	77 95       	ror	r23
    b1ac:	67 95       	ror	r22
    b1ae:	57 95       	ror	r21
    b1b0:	47 95       	ror	r20
    b1b2:	37 95       	ror	r19
    b1b4:	27 95       	ror	r18
    b1b6:	0a 95       	dec	r16
    b1b8:	aa f7       	brpl	.-22     	; 0xb1a4 <__lshrdi3+0x1e>
    b1ba:	0f 91       	pop	r16
    b1bc:	08 95       	ret

0000b1be <__adddi3>:
    b1be:	2a 0d       	add	r18, r10
    b1c0:	3b 1d       	adc	r19, r11
    b1c2:	4c 1d       	adc	r20, r12
    b1c4:	5d 1d       	adc	r21, r13
    b1c6:	6e 1d       	adc	r22, r14
    b1c8:	7f 1d       	adc	r23, r15
    b1ca:	80 1f       	adc	r24, r16
    b1cc:	91 1f       	adc	r25, r17
    b1ce:	08 95       	ret

0000b1d0 <__subdi3>:
    b1d0:	2a 19       	sub	r18, r10
    b1d2:	3b 09       	sbc	r19, r11
    b1d4:	4c 09       	sbc	r20, r12
    b1d6:	5d 09       	sbc	r21, r13
    b1d8:	6e 09       	sbc	r22, r14
    b1da:	7f 09       	sbc	r23, r15
    b1dc:	80 0b       	sbc	r24, r16
    b1de:	91 0b       	sbc	r25, r17
    b1e0:	08 95       	ret

0000b1e2 <__subsf3>:
    b1e2:	50 58       	subi	r21, 0x80	; 128

0000b1e4 <__addsf3>:
    b1e4:	bb 27       	eor	r27, r27
    b1e6:	aa 27       	eor	r26, r26
    b1e8:	0e d0       	rcall	.+28     	; 0xb206 <__addsf3x>
    b1ea:	a0 c1       	rjmp	.+832    	; 0xb52c <__fp_round>
    b1ec:	69 d1       	rcall	.+722    	; 0xb4c0 <__fp_pscA>
    b1ee:	30 f0       	brcs	.+12     	; 0xb1fc <__addsf3+0x18>
    b1f0:	6e d1       	rcall	.+732    	; 0xb4ce <__fp_pscB>
    b1f2:	20 f0       	brcs	.+8      	; 0xb1fc <__addsf3+0x18>
    b1f4:	31 f4       	brne	.+12     	; 0xb202 <__addsf3+0x1e>
    b1f6:	9f 3f       	cpi	r25, 0xFF	; 255
    b1f8:	11 f4       	brne	.+4      	; 0xb1fe <__addsf3+0x1a>
    b1fa:	1e f4       	brtc	.+6      	; 0xb202 <__addsf3+0x1e>
    b1fc:	5e c1       	rjmp	.+700    	; 0xb4ba <__fp_nan>
    b1fe:	0e f4       	brtc	.+2      	; 0xb202 <__addsf3+0x1e>
    b200:	e0 95       	com	r30
    b202:	e7 fb       	bst	r30, 7
    b204:	54 c1       	rjmp	.+680    	; 0xb4ae <__fp_inf>

0000b206 <__addsf3x>:
    b206:	e9 2f       	mov	r30, r25
    b208:	b3 d1       	rcall	.+870    	; 0xb570 <__fp_split3>
    b20a:	80 f3       	brcs	.-32     	; 0xb1ec <__addsf3+0x8>
    b20c:	ba 17       	cp	r27, r26
    b20e:	62 07       	cpc	r22, r18
    b210:	73 07       	cpc	r23, r19
    b212:	84 07       	cpc	r24, r20
    b214:	95 07       	cpc	r25, r21
    b216:	18 f0       	brcs	.+6      	; 0xb21e <__addsf3x+0x18>
    b218:	71 f4       	brne	.+28     	; 0xb236 <__addsf3x+0x30>
    b21a:	9e f5       	brtc	.+102    	; 0xb282 <__addsf3x+0x7c>
    b21c:	cb c1       	rjmp	.+918    	; 0xb5b4 <__fp_zero>
    b21e:	0e f4       	brtc	.+2      	; 0xb222 <__addsf3x+0x1c>
    b220:	e0 95       	com	r30
    b222:	0b 2e       	mov	r0, r27
    b224:	ba 2f       	mov	r27, r26
    b226:	a0 2d       	mov	r26, r0
    b228:	0b 01       	movw	r0, r22
    b22a:	b9 01       	movw	r22, r18
    b22c:	90 01       	movw	r18, r0
    b22e:	0c 01       	movw	r0, r24
    b230:	ca 01       	movw	r24, r20
    b232:	a0 01       	movw	r20, r0
    b234:	11 24       	eor	r1, r1
    b236:	ff 27       	eor	r31, r31
    b238:	59 1b       	sub	r21, r25
    b23a:	99 f0       	breq	.+38     	; 0xb262 <__addsf3x+0x5c>
    b23c:	59 3f       	cpi	r21, 0xF9	; 249
    b23e:	50 f4       	brcc	.+20     	; 0xb254 <__addsf3x+0x4e>
    b240:	50 3e       	cpi	r21, 0xE0	; 224
    b242:	68 f1       	brcs	.+90     	; 0xb29e <__addsf3x+0x98>
    b244:	1a 16       	cp	r1, r26
    b246:	f0 40       	sbci	r31, 0x00	; 0
    b248:	a2 2f       	mov	r26, r18
    b24a:	23 2f       	mov	r18, r19
    b24c:	34 2f       	mov	r19, r20
    b24e:	44 27       	eor	r20, r20
    b250:	58 5f       	subi	r21, 0xF8	; 248
    b252:	f3 cf       	rjmp	.-26     	; 0xb23a <__addsf3x+0x34>
    b254:	46 95       	lsr	r20
    b256:	37 95       	ror	r19
    b258:	27 95       	ror	r18
    b25a:	a7 95       	ror	r26
    b25c:	f0 40       	sbci	r31, 0x00	; 0
    b25e:	53 95       	inc	r21
    b260:	c9 f7       	brne	.-14     	; 0xb254 <__addsf3x+0x4e>
    b262:	7e f4       	brtc	.+30     	; 0xb282 <__addsf3x+0x7c>
    b264:	1f 16       	cp	r1, r31
    b266:	ba 0b       	sbc	r27, r26
    b268:	62 0b       	sbc	r22, r18
    b26a:	73 0b       	sbc	r23, r19
    b26c:	84 0b       	sbc	r24, r20
    b26e:	ba f0       	brmi	.+46     	; 0xb29e <__addsf3x+0x98>
    b270:	91 50       	subi	r25, 0x01	; 1
    b272:	a1 f0       	breq	.+40     	; 0xb29c <__addsf3x+0x96>
    b274:	ff 0f       	add	r31, r31
    b276:	bb 1f       	adc	r27, r27
    b278:	66 1f       	adc	r22, r22
    b27a:	77 1f       	adc	r23, r23
    b27c:	88 1f       	adc	r24, r24
    b27e:	c2 f7       	brpl	.-16     	; 0xb270 <__addsf3x+0x6a>
    b280:	0e c0       	rjmp	.+28     	; 0xb29e <__addsf3x+0x98>
    b282:	ba 0f       	add	r27, r26
    b284:	62 1f       	adc	r22, r18
    b286:	73 1f       	adc	r23, r19
    b288:	84 1f       	adc	r24, r20
    b28a:	48 f4       	brcc	.+18     	; 0xb29e <__addsf3x+0x98>
    b28c:	87 95       	ror	r24
    b28e:	77 95       	ror	r23
    b290:	67 95       	ror	r22
    b292:	b7 95       	ror	r27
    b294:	f7 95       	ror	r31
    b296:	9e 3f       	cpi	r25, 0xFE	; 254
    b298:	08 f0       	brcs	.+2      	; 0xb29c <__addsf3x+0x96>
    b29a:	b3 cf       	rjmp	.-154    	; 0xb202 <__addsf3+0x1e>
    b29c:	93 95       	inc	r25
    b29e:	88 0f       	add	r24, r24
    b2a0:	08 f0       	brcs	.+2      	; 0xb2a4 <__addsf3x+0x9e>
    b2a2:	99 27       	eor	r25, r25
    b2a4:	ee 0f       	add	r30, r30
    b2a6:	97 95       	ror	r25
    b2a8:	87 95       	ror	r24
    b2aa:	08 95       	ret

0000b2ac <__cmpsf2>:
    b2ac:	dc d0       	rcall	.+440    	; 0xb466 <__fp_cmp>
    b2ae:	08 f4       	brcc	.+2      	; 0xb2b2 <__cmpsf2+0x6>
    b2b0:	81 e0       	ldi	r24, 0x01	; 1
    b2b2:	08 95       	ret

0000b2b4 <cos>:
    b2b4:	14 d1       	rcall	.+552    	; 0xb4de <__fp_rempio2>
    b2b6:	e3 95       	inc	r30
    b2b8:	4a c1       	rjmp	.+660    	; 0xb54e <__fp_sinus>

0000b2ba <__divsf3>:
    b2ba:	0c d0       	rcall	.+24     	; 0xb2d4 <__divsf3x>
    b2bc:	37 c1       	rjmp	.+622    	; 0xb52c <__fp_round>
    b2be:	07 d1       	rcall	.+526    	; 0xb4ce <__fp_pscB>
    b2c0:	40 f0       	brcs	.+16     	; 0xb2d2 <__divsf3+0x18>
    b2c2:	fe d0       	rcall	.+508    	; 0xb4c0 <__fp_pscA>
    b2c4:	30 f0       	brcs	.+12     	; 0xb2d2 <__divsf3+0x18>
    b2c6:	21 f4       	brne	.+8      	; 0xb2d0 <__divsf3+0x16>
    b2c8:	5f 3f       	cpi	r21, 0xFF	; 255
    b2ca:	19 f0       	breq	.+6      	; 0xb2d2 <__divsf3+0x18>
    b2cc:	f0 c0       	rjmp	.+480    	; 0xb4ae <__fp_inf>
    b2ce:	51 11       	cpse	r21, r1
    b2d0:	72 c1       	rjmp	.+740    	; 0xb5b6 <__fp_szero>
    b2d2:	f3 c0       	rjmp	.+486    	; 0xb4ba <__fp_nan>

0000b2d4 <__divsf3x>:
    b2d4:	4d d1       	rcall	.+666    	; 0xb570 <__fp_split3>
    b2d6:	98 f3       	brcs	.-26     	; 0xb2be <__divsf3+0x4>

0000b2d8 <__divsf3_pse>:
    b2d8:	99 23       	and	r25, r25
    b2da:	c9 f3       	breq	.-14     	; 0xb2ce <__divsf3+0x14>
    b2dc:	55 23       	and	r21, r21
    b2de:	b1 f3       	breq	.-20     	; 0xb2cc <__divsf3+0x12>
    b2e0:	95 1b       	sub	r25, r21
    b2e2:	55 0b       	sbc	r21, r21
    b2e4:	bb 27       	eor	r27, r27
    b2e6:	aa 27       	eor	r26, r26
    b2e8:	62 17       	cp	r22, r18
    b2ea:	73 07       	cpc	r23, r19
    b2ec:	84 07       	cpc	r24, r20
    b2ee:	38 f0       	brcs	.+14     	; 0xb2fe <__divsf3_pse+0x26>
    b2f0:	9f 5f       	subi	r25, 0xFF	; 255
    b2f2:	5f 4f       	sbci	r21, 0xFF	; 255
    b2f4:	22 0f       	add	r18, r18
    b2f6:	33 1f       	adc	r19, r19
    b2f8:	44 1f       	adc	r20, r20
    b2fa:	aa 1f       	adc	r26, r26
    b2fc:	a9 f3       	breq	.-22     	; 0xb2e8 <__divsf3_pse+0x10>
    b2fe:	33 d0       	rcall	.+102    	; 0xb366 <__divsf3_pse+0x8e>
    b300:	0e 2e       	mov	r0, r30
    b302:	3a f0       	brmi	.+14     	; 0xb312 <__divsf3_pse+0x3a>
    b304:	e0 e8       	ldi	r30, 0x80	; 128
    b306:	30 d0       	rcall	.+96     	; 0xb368 <__divsf3_pse+0x90>
    b308:	91 50       	subi	r25, 0x01	; 1
    b30a:	50 40       	sbci	r21, 0x00	; 0
    b30c:	e6 95       	lsr	r30
    b30e:	00 1c       	adc	r0, r0
    b310:	ca f7       	brpl	.-14     	; 0xb304 <__divsf3_pse+0x2c>
    b312:	29 d0       	rcall	.+82     	; 0xb366 <__divsf3_pse+0x8e>
    b314:	fe 2f       	mov	r31, r30
    b316:	27 d0       	rcall	.+78     	; 0xb366 <__divsf3_pse+0x8e>
    b318:	66 0f       	add	r22, r22
    b31a:	77 1f       	adc	r23, r23
    b31c:	88 1f       	adc	r24, r24
    b31e:	bb 1f       	adc	r27, r27
    b320:	26 17       	cp	r18, r22
    b322:	37 07       	cpc	r19, r23
    b324:	48 07       	cpc	r20, r24
    b326:	ab 07       	cpc	r26, r27
    b328:	b0 e8       	ldi	r27, 0x80	; 128
    b32a:	09 f0       	breq	.+2      	; 0xb32e <__divsf3_pse+0x56>
    b32c:	bb 0b       	sbc	r27, r27
    b32e:	80 2d       	mov	r24, r0
    b330:	bf 01       	movw	r22, r30
    b332:	ff 27       	eor	r31, r31
    b334:	93 58       	subi	r25, 0x83	; 131
    b336:	5f 4f       	sbci	r21, 0xFF	; 255
    b338:	2a f0       	brmi	.+10     	; 0xb344 <__divsf3_pse+0x6c>
    b33a:	9e 3f       	cpi	r25, 0xFE	; 254
    b33c:	51 05       	cpc	r21, r1
    b33e:	68 f0       	brcs	.+26     	; 0xb35a <__divsf3_pse+0x82>
    b340:	b6 c0       	rjmp	.+364    	; 0xb4ae <__fp_inf>
    b342:	39 c1       	rjmp	.+626    	; 0xb5b6 <__fp_szero>
    b344:	5f 3f       	cpi	r21, 0xFF	; 255
    b346:	ec f3       	brlt	.-6      	; 0xb342 <__divsf3_pse+0x6a>
    b348:	98 3e       	cpi	r25, 0xE8	; 232
    b34a:	dc f3       	brlt	.-10     	; 0xb342 <__divsf3_pse+0x6a>
    b34c:	86 95       	lsr	r24
    b34e:	77 95       	ror	r23
    b350:	67 95       	ror	r22
    b352:	b7 95       	ror	r27
    b354:	f7 95       	ror	r31
    b356:	9f 5f       	subi	r25, 0xFF	; 255
    b358:	c9 f7       	brne	.-14     	; 0xb34c <__divsf3_pse+0x74>
    b35a:	88 0f       	add	r24, r24
    b35c:	91 1d       	adc	r25, r1
    b35e:	96 95       	lsr	r25
    b360:	87 95       	ror	r24
    b362:	97 f9       	bld	r25, 7
    b364:	08 95       	ret
    b366:	e1 e0       	ldi	r30, 0x01	; 1
    b368:	66 0f       	add	r22, r22
    b36a:	77 1f       	adc	r23, r23
    b36c:	88 1f       	adc	r24, r24
    b36e:	bb 1f       	adc	r27, r27
    b370:	62 17       	cp	r22, r18
    b372:	73 07       	cpc	r23, r19
    b374:	84 07       	cpc	r24, r20
    b376:	ba 07       	cpc	r27, r26
    b378:	20 f0       	brcs	.+8      	; 0xb382 <__divsf3_pse+0xaa>
    b37a:	62 1b       	sub	r22, r18
    b37c:	73 0b       	sbc	r23, r19
    b37e:	84 0b       	sbc	r24, r20
    b380:	ba 0b       	sbc	r27, r26
    b382:	ee 1f       	adc	r30, r30
    b384:	88 f7       	brcc	.-30     	; 0xb368 <__divsf3_pse+0x90>
    b386:	e0 95       	com	r30
    b388:	08 95       	ret

0000b38a <__fixsfsi>:
    b38a:	04 d0       	rcall	.+8      	; 0xb394 <__fixunssfsi>
    b38c:	68 94       	set
    b38e:	b1 11       	cpse	r27, r1
    b390:	12 c1       	rjmp	.+548    	; 0xb5b6 <__fp_szero>
    b392:	08 95       	ret

0000b394 <__fixunssfsi>:
    b394:	f5 d0       	rcall	.+490    	; 0xb580 <__fp_splitA>
    b396:	88 f0       	brcs	.+34     	; 0xb3ba <__fixunssfsi+0x26>
    b398:	9f 57       	subi	r25, 0x7F	; 127
    b39a:	90 f0       	brcs	.+36     	; 0xb3c0 <__fixunssfsi+0x2c>
    b39c:	b9 2f       	mov	r27, r25
    b39e:	99 27       	eor	r25, r25
    b3a0:	b7 51       	subi	r27, 0x17	; 23
    b3a2:	a0 f0       	brcs	.+40     	; 0xb3cc <__fixunssfsi+0x38>
    b3a4:	d1 f0       	breq	.+52     	; 0xb3da <__fixunssfsi+0x46>
    b3a6:	66 0f       	add	r22, r22
    b3a8:	77 1f       	adc	r23, r23
    b3aa:	88 1f       	adc	r24, r24
    b3ac:	99 1f       	adc	r25, r25
    b3ae:	1a f0       	brmi	.+6      	; 0xb3b6 <__fixunssfsi+0x22>
    b3b0:	ba 95       	dec	r27
    b3b2:	c9 f7       	brne	.-14     	; 0xb3a6 <__fixunssfsi+0x12>
    b3b4:	12 c0       	rjmp	.+36     	; 0xb3da <__fixunssfsi+0x46>
    b3b6:	b1 30       	cpi	r27, 0x01	; 1
    b3b8:	81 f0       	breq	.+32     	; 0xb3da <__fixunssfsi+0x46>
    b3ba:	fc d0       	rcall	.+504    	; 0xb5b4 <__fp_zero>
    b3bc:	b1 e0       	ldi	r27, 0x01	; 1
    b3be:	08 95       	ret
    b3c0:	f9 c0       	rjmp	.+498    	; 0xb5b4 <__fp_zero>
    b3c2:	67 2f       	mov	r22, r23
    b3c4:	78 2f       	mov	r23, r24
    b3c6:	88 27       	eor	r24, r24
    b3c8:	b8 5f       	subi	r27, 0xF8	; 248
    b3ca:	39 f0       	breq	.+14     	; 0xb3da <__fixunssfsi+0x46>
    b3cc:	b9 3f       	cpi	r27, 0xF9	; 249
    b3ce:	cc f3       	brlt	.-14     	; 0xb3c2 <__fixunssfsi+0x2e>
    b3d0:	86 95       	lsr	r24
    b3d2:	77 95       	ror	r23
    b3d4:	67 95       	ror	r22
    b3d6:	b3 95       	inc	r27
    b3d8:	d9 f7       	brne	.-10     	; 0xb3d0 <__fixunssfsi+0x3c>
    b3da:	3e f4       	brtc	.+14     	; 0xb3ea <__fixunssfsi+0x56>
    b3dc:	90 95       	com	r25
    b3de:	80 95       	com	r24
    b3e0:	70 95       	com	r23
    b3e2:	61 95       	neg	r22
    b3e4:	7f 4f       	sbci	r23, 0xFF	; 255
    b3e6:	8f 4f       	sbci	r24, 0xFF	; 255
    b3e8:	9f 4f       	sbci	r25, 0xFF	; 255
    b3ea:	08 95       	ret

0000b3ec <__floatunsisf>:
    b3ec:	e8 94       	clt
    b3ee:	09 c0       	rjmp	.+18     	; 0xb402 <__floatsisf+0x12>

0000b3f0 <__floatsisf>:
    b3f0:	97 fb       	bst	r25, 7
    b3f2:	3e f4       	brtc	.+14     	; 0xb402 <__floatsisf+0x12>
    b3f4:	90 95       	com	r25
    b3f6:	80 95       	com	r24
    b3f8:	70 95       	com	r23
    b3fa:	61 95       	neg	r22
    b3fc:	7f 4f       	sbci	r23, 0xFF	; 255
    b3fe:	8f 4f       	sbci	r24, 0xFF	; 255
    b400:	9f 4f       	sbci	r25, 0xFF	; 255
    b402:	99 23       	and	r25, r25
    b404:	a9 f0       	breq	.+42     	; 0xb430 <__floatsisf+0x40>
    b406:	f9 2f       	mov	r31, r25
    b408:	96 e9       	ldi	r25, 0x96	; 150
    b40a:	bb 27       	eor	r27, r27
    b40c:	93 95       	inc	r25
    b40e:	f6 95       	lsr	r31
    b410:	87 95       	ror	r24
    b412:	77 95       	ror	r23
    b414:	67 95       	ror	r22
    b416:	b7 95       	ror	r27
    b418:	f1 11       	cpse	r31, r1
    b41a:	f8 cf       	rjmp	.-16     	; 0xb40c <__floatsisf+0x1c>
    b41c:	fa f4       	brpl	.+62     	; 0xb45c <__floatsisf+0x6c>
    b41e:	bb 0f       	add	r27, r27
    b420:	11 f4       	brne	.+4      	; 0xb426 <__floatsisf+0x36>
    b422:	60 ff       	sbrs	r22, 0
    b424:	1b c0       	rjmp	.+54     	; 0xb45c <__floatsisf+0x6c>
    b426:	6f 5f       	subi	r22, 0xFF	; 255
    b428:	7f 4f       	sbci	r23, 0xFF	; 255
    b42a:	8f 4f       	sbci	r24, 0xFF	; 255
    b42c:	9f 4f       	sbci	r25, 0xFF	; 255
    b42e:	16 c0       	rjmp	.+44     	; 0xb45c <__floatsisf+0x6c>
    b430:	88 23       	and	r24, r24
    b432:	11 f0       	breq	.+4      	; 0xb438 <__floatsisf+0x48>
    b434:	96 e9       	ldi	r25, 0x96	; 150
    b436:	11 c0       	rjmp	.+34     	; 0xb45a <__floatsisf+0x6a>
    b438:	77 23       	and	r23, r23
    b43a:	21 f0       	breq	.+8      	; 0xb444 <__floatsisf+0x54>
    b43c:	9e e8       	ldi	r25, 0x8E	; 142
    b43e:	87 2f       	mov	r24, r23
    b440:	76 2f       	mov	r23, r22
    b442:	05 c0       	rjmp	.+10     	; 0xb44e <__floatsisf+0x5e>
    b444:	66 23       	and	r22, r22
    b446:	71 f0       	breq	.+28     	; 0xb464 <__floatsisf+0x74>
    b448:	96 e8       	ldi	r25, 0x86	; 134
    b44a:	86 2f       	mov	r24, r22
    b44c:	70 e0       	ldi	r23, 0x00	; 0
    b44e:	60 e0       	ldi	r22, 0x00	; 0
    b450:	2a f0       	brmi	.+10     	; 0xb45c <__floatsisf+0x6c>
    b452:	9a 95       	dec	r25
    b454:	66 0f       	add	r22, r22
    b456:	77 1f       	adc	r23, r23
    b458:	88 1f       	adc	r24, r24
    b45a:	da f7       	brpl	.-10     	; 0xb452 <__floatsisf+0x62>
    b45c:	88 0f       	add	r24, r24
    b45e:	96 95       	lsr	r25
    b460:	87 95       	ror	r24
    b462:	97 f9       	bld	r25, 7
    b464:	08 95       	ret

0000b466 <__fp_cmp>:
    b466:	99 0f       	add	r25, r25
    b468:	00 08       	sbc	r0, r0
    b46a:	55 0f       	add	r21, r21
    b46c:	aa 0b       	sbc	r26, r26
    b46e:	e0 e8       	ldi	r30, 0x80	; 128
    b470:	fe ef       	ldi	r31, 0xFE	; 254
    b472:	16 16       	cp	r1, r22
    b474:	17 06       	cpc	r1, r23
    b476:	e8 07       	cpc	r30, r24
    b478:	f9 07       	cpc	r31, r25
    b47a:	c0 f0       	brcs	.+48     	; 0xb4ac <__fp_cmp+0x46>
    b47c:	12 16       	cp	r1, r18
    b47e:	13 06       	cpc	r1, r19
    b480:	e4 07       	cpc	r30, r20
    b482:	f5 07       	cpc	r31, r21
    b484:	98 f0       	brcs	.+38     	; 0xb4ac <__fp_cmp+0x46>
    b486:	62 1b       	sub	r22, r18
    b488:	73 0b       	sbc	r23, r19
    b48a:	84 0b       	sbc	r24, r20
    b48c:	95 0b       	sbc	r25, r21
    b48e:	39 f4       	brne	.+14     	; 0xb49e <__fp_cmp+0x38>
    b490:	0a 26       	eor	r0, r26
    b492:	61 f0       	breq	.+24     	; 0xb4ac <__fp_cmp+0x46>
    b494:	23 2b       	or	r18, r19
    b496:	24 2b       	or	r18, r20
    b498:	25 2b       	or	r18, r21
    b49a:	21 f4       	brne	.+8      	; 0xb4a4 <__fp_cmp+0x3e>
    b49c:	08 95       	ret
    b49e:	0a 26       	eor	r0, r26
    b4a0:	09 f4       	brne	.+2      	; 0xb4a4 <__fp_cmp+0x3e>
    b4a2:	a1 40       	sbci	r26, 0x01	; 1
    b4a4:	a6 95       	lsr	r26
    b4a6:	8f ef       	ldi	r24, 0xFF	; 255
    b4a8:	81 1d       	adc	r24, r1
    b4aa:	81 1d       	adc	r24, r1
    b4ac:	08 95       	ret

0000b4ae <__fp_inf>:
    b4ae:	97 f9       	bld	r25, 7
    b4b0:	9f 67       	ori	r25, 0x7F	; 127
    b4b2:	80 e8       	ldi	r24, 0x80	; 128
    b4b4:	70 e0       	ldi	r23, 0x00	; 0
    b4b6:	60 e0       	ldi	r22, 0x00	; 0
    b4b8:	08 95       	ret

0000b4ba <__fp_nan>:
    b4ba:	9f ef       	ldi	r25, 0xFF	; 255
    b4bc:	80 ec       	ldi	r24, 0xC0	; 192
    b4be:	08 95       	ret

0000b4c0 <__fp_pscA>:
    b4c0:	00 24       	eor	r0, r0
    b4c2:	0a 94       	dec	r0
    b4c4:	16 16       	cp	r1, r22
    b4c6:	17 06       	cpc	r1, r23
    b4c8:	18 06       	cpc	r1, r24
    b4ca:	09 06       	cpc	r0, r25
    b4cc:	08 95       	ret

0000b4ce <__fp_pscB>:
    b4ce:	00 24       	eor	r0, r0
    b4d0:	0a 94       	dec	r0
    b4d2:	12 16       	cp	r1, r18
    b4d4:	13 06       	cpc	r1, r19
    b4d6:	14 06       	cpc	r1, r20
    b4d8:	05 06       	cpc	r0, r21
    b4da:	08 95       	ret
    b4dc:	ee cf       	rjmp	.-36     	; 0xb4ba <__fp_nan>

0000b4de <__fp_rempio2>:
    b4de:	50 d0       	rcall	.+160    	; 0xb580 <__fp_splitA>
    b4e0:	e8 f3       	brcs	.-6      	; 0xb4dc <__fp_pscB+0xe>
    b4e2:	e8 94       	clt
    b4e4:	e0 e0       	ldi	r30, 0x00	; 0
    b4e6:	bb 27       	eor	r27, r27
    b4e8:	9f 57       	subi	r25, 0x7F	; 127
    b4ea:	f0 f0       	brcs	.+60     	; 0xb528 <__fp_rempio2+0x4a>
    b4ec:	2a ed       	ldi	r18, 0xDA	; 218
    b4ee:	3f e0       	ldi	r19, 0x0F	; 15
    b4f0:	49 ec       	ldi	r20, 0xC9	; 201
    b4f2:	06 c0       	rjmp	.+12     	; 0xb500 <__fp_rempio2+0x22>
    b4f4:	ee 0f       	add	r30, r30
    b4f6:	bb 0f       	add	r27, r27
    b4f8:	66 1f       	adc	r22, r22
    b4fa:	77 1f       	adc	r23, r23
    b4fc:	88 1f       	adc	r24, r24
    b4fe:	28 f0       	brcs	.+10     	; 0xb50a <__fp_rempio2+0x2c>
    b500:	b2 3a       	cpi	r27, 0xA2	; 162
    b502:	62 07       	cpc	r22, r18
    b504:	73 07       	cpc	r23, r19
    b506:	84 07       	cpc	r24, r20
    b508:	28 f0       	brcs	.+10     	; 0xb514 <__fp_rempio2+0x36>
    b50a:	b2 5a       	subi	r27, 0xA2	; 162
    b50c:	62 0b       	sbc	r22, r18
    b50e:	73 0b       	sbc	r23, r19
    b510:	84 0b       	sbc	r24, r20
    b512:	e3 95       	inc	r30
    b514:	9a 95       	dec	r25
    b516:	72 f7       	brpl	.-36     	; 0xb4f4 <__fp_rempio2+0x16>
    b518:	80 38       	cpi	r24, 0x80	; 128
    b51a:	30 f4       	brcc	.+12     	; 0xb528 <__fp_rempio2+0x4a>
    b51c:	9a 95       	dec	r25
    b51e:	bb 0f       	add	r27, r27
    b520:	66 1f       	adc	r22, r22
    b522:	77 1f       	adc	r23, r23
    b524:	88 1f       	adc	r24, r24
    b526:	d2 f7       	brpl	.-12     	; 0xb51c <__fp_rempio2+0x3e>
    b528:	90 48       	sbci	r25, 0x80	; 128
    b52a:	37 c1       	rjmp	.+622    	; 0xb79a <__fp_mpack_finite>

0000b52c <__fp_round>:
    b52c:	09 2e       	mov	r0, r25
    b52e:	03 94       	inc	r0
    b530:	00 0c       	add	r0, r0
    b532:	11 f4       	brne	.+4      	; 0xb538 <__fp_round+0xc>
    b534:	88 23       	and	r24, r24
    b536:	52 f0       	brmi	.+20     	; 0xb54c <__fp_round+0x20>
    b538:	bb 0f       	add	r27, r27
    b53a:	40 f4       	brcc	.+16     	; 0xb54c <__fp_round+0x20>
    b53c:	bf 2b       	or	r27, r31
    b53e:	11 f4       	brne	.+4      	; 0xb544 <__fp_round+0x18>
    b540:	60 ff       	sbrs	r22, 0
    b542:	04 c0       	rjmp	.+8      	; 0xb54c <__fp_round+0x20>
    b544:	6f 5f       	subi	r22, 0xFF	; 255
    b546:	7f 4f       	sbci	r23, 0xFF	; 255
    b548:	8f 4f       	sbci	r24, 0xFF	; 255
    b54a:	9f 4f       	sbci	r25, 0xFF	; 255
    b54c:	08 95       	ret

0000b54e <__fp_sinus>:
    b54e:	ef 93       	push	r30
    b550:	e0 ff       	sbrs	r30, 0
    b552:	06 c0       	rjmp	.+12     	; 0xb560 <__fp_sinus+0x12>
    b554:	a2 ea       	ldi	r26, 0xA2	; 162
    b556:	2a ed       	ldi	r18, 0xDA	; 218
    b558:	3f e0       	ldi	r19, 0x0F	; 15
    b55a:	49 ec       	ldi	r20, 0xC9	; 201
    b55c:	5f eb       	ldi	r21, 0xBF	; 191
    b55e:	53 de       	rcall	.-858    	; 0xb206 <__addsf3x>
    b560:	e5 df       	rcall	.-54     	; 0xb52c <__fp_round>
    b562:	0f 90       	pop	r0
    b564:	03 94       	inc	r0
    b566:	01 fc       	sbrc	r0, 1
    b568:	90 58       	subi	r25, 0x80	; 128
    b56a:	e8 e1       	ldi	r30, 0x18	; 24
    b56c:	f2 e0       	ldi	r31, 0x02	; 2
    b56e:	46 c1       	rjmp	.+652    	; 0xb7fc <__fp_powsodd>

0000b570 <__fp_split3>:
    b570:	57 fd       	sbrc	r21, 7
    b572:	90 58       	subi	r25, 0x80	; 128
    b574:	44 0f       	add	r20, r20
    b576:	55 1f       	adc	r21, r21
    b578:	59 f0       	breq	.+22     	; 0xb590 <__fp_splitA+0x10>
    b57a:	5f 3f       	cpi	r21, 0xFF	; 255
    b57c:	71 f0       	breq	.+28     	; 0xb59a <__fp_splitA+0x1a>
    b57e:	47 95       	ror	r20

0000b580 <__fp_splitA>:
    b580:	88 0f       	add	r24, r24
    b582:	97 fb       	bst	r25, 7
    b584:	99 1f       	adc	r25, r25
    b586:	61 f0       	breq	.+24     	; 0xb5a0 <__fp_splitA+0x20>
    b588:	9f 3f       	cpi	r25, 0xFF	; 255
    b58a:	79 f0       	breq	.+30     	; 0xb5aa <__fp_splitA+0x2a>
    b58c:	87 95       	ror	r24
    b58e:	08 95       	ret
    b590:	12 16       	cp	r1, r18
    b592:	13 06       	cpc	r1, r19
    b594:	14 06       	cpc	r1, r20
    b596:	55 1f       	adc	r21, r21
    b598:	f2 cf       	rjmp	.-28     	; 0xb57e <__fp_split3+0xe>
    b59a:	46 95       	lsr	r20
    b59c:	f1 df       	rcall	.-30     	; 0xb580 <__fp_splitA>
    b59e:	08 c0       	rjmp	.+16     	; 0xb5b0 <__fp_splitA+0x30>
    b5a0:	16 16       	cp	r1, r22
    b5a2:	17 06       	cpc	r1, r23
    b5a4:	18 06       	cpc	r1, r24
    b5a6:	99 1f       	adc	r25, r25
    b5a8:	f1 cf       	rjmp	.-30     	; 0xb58c <__fp_splitA+0xc>
    b5aa:	86 95       	lsr	r24
    b5ac:	71 05       	cpc	r23, r1
    b5ae:	61 05       	cpc	r22, r1
    b5b0:	08 94       	sec
    b5b2:	08 95       	ret

0000b5b4 <__fp_zero>:
    b5b4:	e8 94       	clt

0000b5b6 <__fp_szero>:
    b5b6:	bb 27       	eor	r27, r27
    b5b8:	66 27       	eor	r22, r22
    b5ba:	77 27       	eor	r23, r23
    b5bc:	cb 01       	movw	r24, r22
    b5be:	97 f9       	bld	r25, 7
    b5c0:	08 95       	ret

0000b5c2 <__gesf2>:
    b5c2:	51 df       	rcall	.-350    	; 0xb466 <__fp_cmp>
    b5c4:	08 f4       	brcc	.+2      	; 0xb5c8 <__gesf2+0x6>
    b5c6:	8f ef       	ldi	r24, 0xFF	; 255
    b5c8:	08 95       	ret

0000b5ca <__mulsf3>:
    b5ca:	0b d0       	rcall	.+22     	; 0xb5e2 <__mulsf3x>
    b5cc:	af cf       	rjmp	.-162    	; 0xb52c <__fp_round>
    b5ce:	78 df       	rcall	.-272    	; 0xb4c0 <__fp_pscA>
    b5d0:	28 f0       	brcs	.+10     	; 0xb5dc <__mulsf3+0x12>
    b5d2:	7d df       	rcall	.-262    	; 0xb4ce <__fp_pscB>
    b5d4:	18 f0       	brcs	.+6      	; 0xb5dc <__mulsf3+0x12>
    b5d6:	95 23       	and	r25, r21
    b5d8:	09 f0       	breq	.+2      	; 0xb5dc <__mulsf3+0x12>
    b5da:	69 cf       	rjmp	.-302    	; 0xb4ae <__fp_inf>
    b5dc:	6e cf       	rjmp	.-292    	; 0xb4ba <__fp_nan>
    b5de:	11 24       	eor	r1, r1
    b5e0:	ea cf       	rjmp	.-44     	; 0xb5b6 <__fp_szero>

0000b5e2 <__mulsf3x>:
    b5e2:	c6 df       	rcall	.-116    	; 0xb570 <__fp_split3>
    b5e4:	a0 f3       	brcs	.-24     	; 0xb5ce <__mulsf3+0x4>

0000b5e6 <__mulsf3_pse>:
    b5e6:	95 9f       	mul	r25, r21
    b5e8:	d1 f3       	breq	.-12     	; 0xb5de <__mulsf3+0x14>
    b5ea:	95 0f       	add	r25, r21
    b5ec:	50 e0       	ldi	r21, 0x00	; 0
    b5ee:	55 1f       	adc	r21, r21
    b5f0:	62 9f       	mul	r22, r18
    b5f2:	f0 01       	movw	r30, r0
    b5f4:	72 9f       	mul	r23, r18
    b5f6:	bb 27       	eor	r27, r27
    b5f8:	f0 0d       	add	r31, r0
    b5fa:	b1 1d       	adc	r27, r1
    b5fc:	63 9f       	mul	r22, r19
    b5fe:	aa 27       	eor	r26, r26
    b600:	f0 0d       	add	r31, r0
    b602:	b1 1d       	adc	r27, r1
    b604:	aa 1f       	adc	r26, r26
    b606:	64 9f       	mul	r22, r20
    b608:	66 27       	eor	r22, r22
    b60a:	b0 0d       	add	r27, r0
    b60c:	a1 1d       	adc	r26, r1
    b60e:	66 1f       	adc	r22, r22
    b610:	82 9f       	mul	r24, r18
    b612:	22 27       	eor	r18, r18
    b614:	b0 0d       	add	r27, r0
    b616:	a1 1d       	adc	r26, r1
    b618:	62 1f       	adc	r22, r18
    b61a:	73 9f       	mul	r23, r19
    b61c:	b0 0d       	add	r27, r0
    b61e:	a1 1d       	adc	r26, r1
    b620:	62 1f       	adc	r22, r18
    b622:	83 9f       	mul	r24, r19
    b624:	a0 0d       	add	r26, r0
    b626:	61 1d       	adc	r22, r1
    b628:	22 1f       	adc	r18, r18
    b62a:	74 9f       	mul	r23, r20
    b62c:	33 27       	eor	r19, r19
    b62e:	a0 0d       	add	r26, r0
    b630:	61 1d       	adc	r22, r1
    b632:	23 1f       	adc	r18, r19
    b634:	84 9f       	mul	r24, r20
    b636:	60 0d       	add	r22, r0
    b638:	21 1d       	adc	r18, r1
    b63a:	82 2f       	mov	r24, r18
    b63c:	76 2f       	mov	r23, r22
    b63e:	6a 2f       	mov	r22, r26
    b640:	11 24       	eor	r1, r1
    b642:	9f 57       	subi	r25, 0x7F	; 127
    b644:	50 40       	sbci	r21, 0x00	; 0
    b646:	8a f0       	brmi	.+34     	; 0xb66a <__mulsf3_pse+0x84>
    b648:	e1 f0       	breq	.+56     	; 0xb682 <__mulsf3_pse+0x9c>
    b64a:	88 23       	and	r24, r24
    b64c:	4a f0       	brmi	.+18     	; 0xb660 <__mulsf3_pse+0x7a>
    b64e:	ee 0f       	add	r30, r30
    b650:	ff 1f       	adc	r31, r31
    b652:	bb 1f       	adc	r27, r27
    b654:	66 1f       	adc	r22, r22
    b656:	77 1f       	adc	r23, r23
    b658:	88 1f       	adc	r24, r24
    b65a:	91 50       	subi	r25, 0x01	; 1
    b65c:	50 40       	sbci	r21, 0x00	; 0
    b65e:	a9 f7       	brne	.-22     	; 0xb64a <__mulsf3_pse+0x64>
    b660:	9e 3f       	cpi	r25, 0xFE	; 254
    b662:	51 05       	cpc	r21, r1
    b664:	70 f0       	brcs	.+28     	; 0xb682 <__mulsf3_pse+0x9c>
    b666:	23 cf       	rjmp	.-442    	; 0xb4ae <__fp_inf>
    b668:	a6 cf       	rjmp	.-180    	; 0xb5b6 <__fp_szero>
    b66a:	5f 3f       	cpi	r21, 0xFF	; 255
    b66c:	ec f3       	brlt	.-6      	; 0xb668 <__mulsf3_pse+0x82>
    b66e:	98 3e       	cpi	r25, 0xE8	; 232
    b670:	dc f3       	brlt	.-10     	; 0xb668 <__mulsf3_pse+0x82>
    b672:	86 95       	lsr	r24
    b674:	77 95       	ror	r23
    b676:	67 95       	ror	r22
    b678:	b7 95       	ror	r27
    b67a:	f7 95       	ror	r31
    b67c:	e7 95       	ror	r30
    b67e:	9f 5f       	subi	r25, 0xFF	; 255
    b680:	c1 f7       	brne	.-16     	; 0xb672 <__mulsf3_pse+0x8c>
    b682:	fe 2b       	or	r31, r30
    b684:	88 0f       	add	r24, r24
    b686:	91 1d       	adc	r25, r1
    b688:	96 95       	lsr	r25
    b68a:	87 95       	ror	r24
    b68c:	97 f9       	bld	r25, 7
    b68e:	08 95       	ret

0000b690 <pow>:
    b690:	fa 01       	movw	r30, r20
    b692:	ee 0f       	add	r30, r30
    b694:	ff 1f       	adc	r31, r31
    b696:	30 96       	adiw	r30, 0x00	; 0
    b698:	21 05       	cpc	r18, r1
    b69a:	31 05       	cpc	r19, r1
    b69c:	99 f1       	breq	.+102    	; 0xb704 <pow+0x74>
    b69e:	61 15       	cp	r22, r1
    b6a0:	71 05       	cpc	r23, r1
    b6a2:	61 f4       	brne	.+24     	; 0xb6bc <pow+0x2c>
    b6a4:	80 38       	cpi	r24, 0x80	; 128
    b6a6:	bf e3       	ldi	r27, 0x3F	; 63
    b6a8:	9b 07       	cpc	r25, r27
    b6aa:	49 f1       	breq	.+82     	; 0xb6fe <pow+0x6e>
    b6ac:	68 94       	set
    b6ae:	90 38       	cpi	r25, 0x80	; 128
    b6b0:	81 05       	cpc	r24, r1
    b6b2:	61 f0       	breq	.+24     	; 0xb6cc <pow+0x3c>
    b6b4:	80 38       	cpi	r24, 0x80	; 128
    b6b6:	bf ef       	ldi	r27, 0xFF	; 255
    b6b8:	9b 07       	cpc	r25, r27
    b6ba:	41 f0       	breq	.+16     	; 0xb6cc <pow+0x3c>
    b6bc:	99 23       	and	r25, r25
    b6be:	42 f5       	brpl	.+80     	; 0xb710 <pow+0x80>
    b6c0:	ff 3f       	cpi	r31, 0xFF	; 255
    b6c2:	e1 05       	cpc	r30, r1
    b6c4:	31 05       	cpc	r19, r1
    b6c6:	21 05       	cpc	r18, r1
    b6c8:	11 f1       	breq	.+68     	; 0xb70e <pow+0x7e>
    b6ca:	e8 94       	clt
    b6cc:	08 94       	sec
    b6ce:	e7 95       	ror	r30
    b6d0:	d9 01       	movw	r26, r18
    b6d2:	aa 23       	and	r26, r26
    b6d4:	29 f4       	brne	.+10     	; 0xb6e0 <pow+0x50>
    b6d6:	ab 2f       	mov	r26, r27
    b6d8:	be 2f       	mov	r27, r30
    b6da:	f8 5f       	subi	r31, 0xF8	; 248
    b6dc:	d0 f3       	brcs	.-12     	; 0xb6d2 <pow+0x42>
    b6de:	10 c0       	rjmp	.+32     	; 0xb700 <pow+0x70>
    b6e0:	ff 5f       	subi	r31, 0xFF	; 255
    b6e2:	70 f4       	brcc	.+28     	; 0xb700 <pow+0x70>
    b6e4:	a6 95       	lsr	r26
    b6e6:	e0 f7       	brcc	.-8      	; 0xb6e0 <pow+0x50>
    b6e8:	f7 39       	cpi	r31, 0x97	; 151
    b6ea:	50 f0       	brcs	.+20     	; 0xb700 <pow+0x70>
    b6ec:	19 f0       	breq	.+6      	; 0xb6f4 <pow+0x64>
    b6ee:	ff 3a       	cpi	r31, 0xAF	; 175
    b6f0:	38 f4       	brcc	.+14     	; 0xb700 <pow+0x70>
    b6f2:	9f 77       	andi	r25, 0x7F	; 127
    b6f4:	9f 93       	push	r25
    b6f6:	0c d0       	rcall	.+24     	; 0xb710 <pow+0x80>
    b6f8:	0f 90       	pop	r0
    b6fa:	07 fc       	sbrc	r0, 7
    b6fc:	90 58       	subi	r25, 0x80	; 128
    b6fe:	08 95       	ret
    b700:	3e f0       	brts	.+14     	; 0xb710 <pow+0x80>
    b702:	db ce       	rjmp	.-586    	; 0xb4ba <__fp_nan>
    b704:	60 e0       	ldi	r22, 0x00	; 0
    b706:	70 e0       	ldi	r23, 0x00	; 0
    b708:	80 e8       	ldi	r24, 0x80	; 128
    b70a:	9f e3       	ldi	r25, 0x3F	; 63
    b70c:	08 95       	ret
    b70e:	4f e7       	ldi	r20, 0x7F	; 127
    b710:	9f 77       	andi	r25, 0x7F	; 127
    b712:	5f 93       	push	r21
    b714:	4f 93       	push	r20
    b716:	3f 93       	push	r19
    b718:	2f 93       	push	r18
    b71a:	c3 d0       	rcall	.+390    	; 0xb8a2 <log>
    b71c:	2f 91       	pop	r18
    b71e:	3f 91       	pop	r19
    b720:	4f 91       	pop	r20
    b722:	5f 91       	pop	r21
    b724:	52 df       	rcall	.-348    	; 0xb5ca <__mulsf3>
    b726:	0b c0       	rjmp	.+22     	; 0xb73e <exp>

0000b728 <sin>:
    b728:	9f 93       	push	r25
    b72a:	d9 de       	rcall	.-590    	; 0xb4de <__fp_rempio2>
    b72c:	0f 90       	pop	r0
    b72e:	07 fc       	sbrc	r0, 7
    b730:	ee 5f       	subi	r30, 0xFE	; 254
    b732:	0d cf       	rjmp	.-486    	; 0xb54e <__fp_sinus>
    b734:	19 f4       	brne	.+6      	; 0xb73c <sin+0x14>
    b736:	0e f0       	brts	.+2      	; 0xb73a <sin+0x12>
    b738:	ba ce       	rjmp	.-652    	; 0xb4ae <__fp_inf>
    b73a:	3c cf       	rjmp	.-392    	; 0xb5b4 <__fp_zero>
    b73c:	be ce       	rjmp	.-644    	; 0xb4ba <__fp_nan>

0000b73e <exp>:
    b73e:	20 df       	rcall	.-448    	; 0xb580 <__fp_splitA>
    b740:	c8 f3       	brcs	.-14     	; 0xb734 <sin+0xc>
    b742:	96 38       	cpi	r25, 0x86	; 134
    b744:	c0 f7       	brcc	.-16     	; 0xb736 <sin+0xe>
    b746:	07 f8       	bld	r0, 7
    b748:	0f 92       	push	r0
    b74a:	e8 94       	clt
    b74c:	2b e3       	ldi	r18, 0x3B	; 59
    b74e:	3a ea       	ldi	r19, 0xAA	; 170
    b750:	48 eb       	ldi	r20, 0xB8	; 184
    b752:	5f e7       	ldi	r21, 0x7F	; 127
    b754:	48 df       	rcall	.-368    	; 0xb5e6 <__mulsf3_pse>
    b756:	0f 92       	push	r0
    b758:	0f 92       	push	r0
    b75a:	0f 92       	push	r0
    b75c:	4d b7       	in	r20, 0x3d	; 61
    b75e:	5e b7       	in	r21, 0x3e	; 62
    b760:	0f 92       	push	r0
    b762:	df d0       	rcall	.+446    	; 0xb922 <modf>
    b764:	e6 e3       	ldi	r30, 0x36	; 54
    b766:	f2 e0       	ldi	r31, 0x02	; 2
    b768:	24 d0       	rcall	.+72     	; 0xb7b2 <__fp_powser>
    b76a:	4f 91       	pop	r20
    b76c:	5f 91       	pop	r21
    b76e:	ef 91       	pop	r30
    b770:	ff 91       	pop	r31
    b772:	e5 95       	asr	r30
    b774:	ee 1f       	adc	r30, r30
    b776:	ff 1f       	adc	r31, r31
    b778:	49 f0       	breq	.+18     	; 0xb78c <exp+0x4e>
    b77a:	fe 57       	subi	r31, 0x7E	; 126
    b77c:	e0 68       	ori	r30, 0x80	; 128
    b77e:	44 27       	eor	r20, r20
    b780:	ee 0f       	add	r30, r30
    b782:	44 1f       	adc	r20, r20
    b784:	fa 95       	dec	r31
    b786:	e1 f7       	brne	.-8      	; 0xb780 <exp+0x42>
    b788:	41 95       	neg	r20
    b78a:	55 0b       	sbc	r21, r21
    b78c:	51 d0       	rcall	.+162    	; 0xb830 <ldexp>
    b78e:	0f 90       	pop	r0
    b790:	07 fe       	sbrs	r0, 7
    b792:	45 c0       	rjmp	.+138    	; 0xb81e <inverse>
    b794:	08 95       	ret

0000b796 <__fp_mpack>:
    b796:	9f 3f       	cpi	r25, 0xFF	; 255
    b798:	31 f0       	breq	.+12     	; 0xb7a6 <__fp_mpack_finite+0xc>

0000b79a <__fp_mpack_finite>:
    b79a:	91 50       	subi	r25, 0x01	; 1
    b79c:	20 f4       	brcc	.+8      	; 0xb7a6 <__fp_mpack_finite+0xc>
    b79e:	87 95       	ror	r24
    b7a0:	77 95       	ror	r23
    b7a2:	67 95       	ror	r22
    b7a4:	b7 95       	ror	r27
    b7a6:	88 0f       	add	r24, r24
    b7a8:	91 1d       	adc	r25, r1
    b7aa:	96 95       	lsr	r25
    b7ac:	87 95       	ror	r24
    b7ae:	97 f9       	bld	r25, 7
    b7b0:	08 95       	ret

0000b7b2 <__fp_powser>:
    b7b2:	df 93       	push	r29
    b7b4:	cf 93       	push	r28
    b7b6:	1f 93       	push	r17
    b7b8:	0f 93       	push	r16
    b7ba:	ff 92       	push	r15
    b7bc:	ef 92       	push	r14
    b7be:	df 92       	push	r13
    b7c0:	7b 01       	movw	r14, r22
    b7c2:	8c 01       	movw	r16, r24
    b7c4:	68 94       	set
    b7c6:	05 c0       	rjmp	.+10     	; 0xb7d2 <__fp_powser+0x20>
    b7c8:	da 2e       	mov	r13, r26
    b7ca:	ef 01       	movw	r28, r30
    b7cc:	0a df       	rcall	.-492    	; 0xb5e2 <__mulsf3x>
    b7ce:	fe 01       	movw	r30, r28
    b7d0:	e8 94       	clt
    b7d2:	a5 91       	lpm	r26, Z+
    b7d4:	25 91       	lpm	r18, Z+
    b7d6:	35 91       	lpm	r19, Z+
    b7d8:	45 91       	lpm	r20, Z+
    b7da:	55 91       	lpm	r21, Z+
    b7dc:	ae f3       	brts	.-22     	; 0xb7c8 <__fp_powser+0x16>
    b7de:	ef 01       	movw	r28, r30
    b7e0:	12 dd       	rcall	.-1500   	; 0xb206 <__addsf3x>
    b7e2:	fe 01       	movw	r30, r28
    b7e4:	97 01       	movw	r18, r14
    b7e6:	a8 01       	movw	r20, r16
    b7e8:	da 94       	dec	r13
    b7ea:	79 f7       	brne	.-34     	; 0xb7ca <__fp_powser+0x18>
    b7ec:	df 90       	pop	r13
    b7ee:	ef 90       	pop	r14
    b7f0:	ff 90       	pop	r15
    b7f2:	0f 91       	pop	r16
    b7f4:	1f 91       	pop	r17
    b7f6:	cf 91       	pop	r28
    b7f8:	df 91       	pop	r29
    b7fa:	08 95       	ret

0000b7fc <__fp_powsodd>:
    b7fc:	9f 93       	push	r25
    b7fe:	8f 93       	push	r24
    b800:	7f 93       	push	r23
    b802:	6f 93       	push	r22
    b804:	ff 93       	push	r31
    b806:	ef 93       	push	r30
    b808:	9b 01       	movw	r18, r22
    b80a:	ac 01       	movw	r20, r24
    b80c:	de de       	rcall	.-580    	; 0xb5ca <__mulsf3>
    b80e:	ef 91       	pop	r30
    b810:	ff 91       	pop	r31
    b812:	cf df       	rcall	.-98     	; 0xb7b2 <__fp_powser>
    b814:	2f 91       	pop	r18
    b816:	3f 91       	pop	r19
    b818:	4f 91       	pop	r20
    b81a:	5f 91       	pop	r21
    b81c:	d6 ce       	rjmp	.-596    	; 0xb5ca <__mulsf3>

0000b81e <inverse>:
    b81e:	9b 01       	movw	r18, r22
    b820:	ac 01       	movw	r20, r24
    b822:	60 e0       	ldi	r22, 0x00	; 0
    b824:	70 e0       	ldi	r23, 0x00	; 0
    b826:	80 e8       	ldi	r24, 0x80	; 128
    b828:	9f e3       	ldi	r25, 0x3F	; 63
    b82a:	47 cd       	rjmp	.-1394   	; 0xb2ba <__divsf3>
    b82c:	40 ce       	rjmp	.-896    	; 0xb4ae <__fp_inf>
    b82e:	b3 cf       	rjmp	.-154    	; 0xb796 <__fp_mpack>

0000b830 <ldexp>:
    b830:	a7 de       	rcall	.-690    	; 0xb580 <__fp_splitA>
    b832:	e8 f3       	brcs	.-6      	; 0xb82e <inverse+0x10>
    b834:	99 23       	and	r25, r25
    b836:	d9 f3       	breq	.-10     	; 0xb82e <inverse+0x10>
    b838:	94 0f       	add	r25, r20
    b83a:	51 1d       	adc	r21, r1
    b83c:	bb f3       	brvs	.-18     	; 0xb82c <inverse+0xe>
    b83e:	91 50       	subi	r25, 0x01	; 1
    b840:	50 40       	sbci	r21, 0x00	; 0
    b842:	94 f0       	brlt	.+36     	; 0xb868 <ldexp+0x38>
    b844:	59 f0       	breq	.+22     	; 0xb85c <ldexp+0x2c>
    b846:	88 23       	and	r24, r24
    b848:	32 f0       	brmi	.+12     	; 0xb856 <ldexp+0x26>
    b84a:	66 0f       	add	r22, r22
    b84c:	77 1f       	adc	r23, r23
    b84e:	88 1f       	adc	r24, r24
    b850:	91 50       	subi	r25, 0x01	; 1
    b852:	50 40       	sbci	r21, 0x00	; 0
    b854:	c1 f7       	brne	.-16     	; 0xb846 <ldexp+0x16>
    b856:	9e 3f       	cpi	r25, 0xFE	; 254
    b858:	51 05       	cpc	r21, r1
    b85a:	44 f7       	brge	.-48     	; 0xb82c <inverse+0xe>
    b85c:	88 0f       	add	r24, r24
    b85e:	91 1d       	adc	r25, r1
    b860:	96 95       	lsr	r25
    b862:	87 95       	ror	r24
    b864:	97 f9       	bld	r25, 7
    b866:	08 95       	ret
    b868:	5f 3f       	cpi	r21, 0xFF	; 255
    b86a:	ac f0       	brlt	.+42     	; 0xb896 <ldexp+0x66>
    b86c:	98 3e       	cpi	r25, 0xE8	; 232
    b86e:	9c f0       	brlt	.+38     	; 0xb896 <ldexp+0x66>
    b870:	bb 27       	eor	r27, r27
    b872:	86 95       	lsr	r24
    b874:	77 95       	ror	r23
    b876:	67 95       	ror	r22
    b878:	b7 95       	ror	r27
    b87a:	08 f4       	brcc	.+2      	; 0xb87e <ldexp+0x4e>
    b87c:	b1 60       	ori	r27, 0x01	; 1
    b87e:	93 95       	inc	r25
    b880:	c1 f7       	brne	.-16     	; 0xb872 <ldexp+0x42>
    b882:	bb 0f       	add	r27, r27
    b884:	58 f7       	brcc	.-42     	; 0xb85c <ldexp+0x2c>
    b886:	11 f4       	brne	.+4      	; 0xb88c <ldexp+0x5c>
    b888:	60 ff       	sbrs	r22, 0
    b88a:	e8 cf       	rjmp	.-48     	; 0xb85c <ldexp+0x2c>
    b88c:	6f 5f       	subi	r22, 0xFF	; 255
    b88e:	7f 4f       	sbci	r23, 0xFF	; 255
    b890:	8f 4f       	sbci	r24, 0xFF	; 255
    b892:	9f 4f       	sbci	r25, 0xFF	; 255
    b894:	e3 cf       	rjmp	.-58     	; 0xb85c <ldexp+0x2c>
    b896:	8f ce       	rjmp	.-738    	; 0xb5b6 <__fp_szero>
    b898:	0e f0       	brts	.+2      	; 0xb89c <ldexp+0x6c>
    b89a:	7d cf       	rjmp	.-262    	; 0xb796 <__fp_mpack>
    b89c:	0e ce       	rjmp	.-996    	; 0xb4ba <__fp_nan>
    b89e:	68 94       	set
    b8a0:	06 ce       	rjmp	.-1012   	; 0xb4ae <__fp_inf>

0000b8a2 <log>:
    b8a2:	6e de       	rcall	.-804    	; 0xb580 <__fp_splitA>
    b8a4:	c8 f3       	brcs	.-14     	; 0xb898 <ldexp+0x68>
    b8a6:	99 23       	and	r25, r25
    b8a8:	d1 f3       	breq	.-12     	; 0xb89e <ldexp+0x6e>
    b8aa:	c6 f3       	brts	.-16     	; 0xb89c <ldexp+0x6c>
    b8ac:	df 93       	push	r29
    b8ae:	cf 93       	push	r28
    b8b0:	1f 93       	push	r17
    b8b2:	0f 93       	push	r16
    b8b4:	ff 92       	push	r15
    b8b6:	c9 2f       	mov	r28, r25
    b8b8:	dd 27       	eor	r29, r29
    b8ba:	88 23       	and	r24, r24
    b8bc:	2a f0       	brmi	.+10     	; 0xb8c8 <log+0x26>
    b8be:	21 97       	sbiw	r28, 0x01	; 1
    b8c0:	66 0f       	add	r22, r22
    b8c2:	77 1f       	adc	r23, r23
    b8c4:	88 1f       	adc	r24, r24
    b8c6:	da f7       	brpl	.-10     	; 0xb8be <log+0x1c>
    b8c8:	20 e0       	ldi	r18, 0x00	; 0
    b8ca:	30 e0       	ldi	r19, 0x00	; 0
    b8cc:	40 e8       	ldi	r20, 0x80	; 128
    b8ce:	5f eb       	ldi	r21, 0xBF	; 191
    b8d0:	9f e3       	ldi	r25, 0x3F	; 63
    b8d2:	88 39       	cpi	r24, 0x98	; 152
    b8d4:	20 f0       	brcs	.+8      	; 0xb8de <log+0x3c>
    b8d6:	80 3e       	cpi	r24, 0xE0	; 224
    b8d8:	30 f0       	brcs	.+12     	; 0xb8e6 <log+0x44>
    b8da:	21 96       	adiw	r28, 0x01	; 1
    b8dc:	8f 77       	andi	r24, 0x7F	; 127
    b8de:	82 dc       	rcall	.-1788   	; 0xb1e4 <__addsf3>
    b8e0:	ee e5       	ldi	r30, 0x5E	; 94
    b8e2:	f2 e0       	ldi	r31, 0x02	; 2
    b8e4:	03 c0       	rjmp	.+6      	; 0xb8ec <log+0x4a>
    b8e6:	7e dc       	rcall	.-1796   	; 0xb1e4 <__addsf3>
    b8e8:	eb e8       	ldi	r30, 0x8B	; 139
    b8ea:	f2 e0       	ldi	r31, 0x02	; 2
    b8ec:	62 df       	rcall	.-316    	; 0xb7b2 <__fp_powser>
    b8ee:	8b 01       	movw	r16, r22
    b8f0:	be 01       	movw	r22, r28
    b8f2:	ec 01       	movw	r28, r24
    b8f4:	fb 2e       	mov	r15, r27
    b8f6:	6f 57       	subi	r22, 0x7F	; 127
    b8f8:	71 09       	sbc	r23, r1
    b8fa:	75 95       	asr	r23
    b8fc:	77 1f       	adc	r23, r23
    b8fe:	88 0b       	sbc	r24, r24
    b900:	99 0b       	sbc	r25, r25
    b902:	76 dd       	rcall	.-1300   	; 0xb3f0 <__floatsisf>
    b904:	28 e1       	ldi	r18, 0x18	; 24
    b906:	32 e7       	ldi	r19, 0x72	; 114
    b908:	41 e3       	ldi	r20, 0x31	; 49
    b90a:	5f e3       	ldi	r21, 0x3F	; 63
    b90c:	6a de       	rcall	.-812    	; 0xb5e2 <__mulsf3x>
    b90e:	af 2d       	mov	r26, r15
    b910:	98 01       	movw	r18, r16
    b912:	ae 01       	movw	r20, r28
    b914:	ff 90       	pop	r15
    b916:	0f 91       	pop	r16
    b918:	1f 91       	pop	r17
    b91a:	cf 91       	pop	r28
    b91c:	df 91       	pop	r29
    b91e:	73 dc       	rcall	.-1818   	; 0xb206 <__addsf3x>
    b920:	05 ce       	rjmp	.-1014   	; 0xb52c <__fp_round>

0000b922 <modf>:
    b922:	fa 01       	movw	r30, r20
    b924:	dc 01       	movw	r26, r24
    b926:	aa 0f       	add	r26, r26
    b928:	bb 1f       	adc	r27, r27
    b92a:	9b 01       	movw	r18, r22
    b92c:	ac 01       	movw	r20, r24
    b92e:	bf 57       	subi	r27, 0x7F	; 127
    b930:	28 f4       	brcc	.+10     	; 0xb93c <modf+0x1a>
    b932:	22 27       	eor	r18, r18
    b934:	33 27       	eor	r19, r19
    b936:	44 27       	eor	r20, r20
    b938:	50 78       	andi	r21, 0x80	; 128
    b93a:	1f c0       	rjmp	.+62     	; 0xb97a <modf+0x58>
    b93c:	b7 51       	subi	r27, 0x17	; 23
    b93e:	88 f4       	brcc	.+34     	; 0xb962 <modf+0x40>
    b940:	ab 2f       	mov	r26, r27
    b942:	00 24       	eor	r0, r0
    b944:	46 95       	lsr	r20
    b946:	37 95       	ror	r19
    b948:	27 95       	ror	r18
    b94a:	01 1c       	adc	r0, r1
    b94c:	a3 95       	inc	r26
    b94e:	d2 f3       	brmi	.-12     	; 0xb944 <modf+0x22>
    b950:	00 20       	and	r0, r0
    b952:	69 f0       	breq	.+26     	; 0xb96e <modf+0x4c>
    b954:	22 0f       	add	r18, r18
    b956:	33 1f       	adc	r19, r19
    b958:	44 1f       	adc	r20, r20
    b95a:	b3 95       	inc	r27
    b95c:	da f3       	brmi	.-10     	; 0xb954 <modf+0x32>
    b95e:	0d d0       	rcall	.+26     	; 0xb97a <modf+0x58>
    b960:	40 cc       	rjmp	.-1920   	; 0xb1e2 <__subsf3>
    b962:	61 30       	cpi	r22, 0x01	; 1
    b964:	71 05       	cpc	r23, r1
    b966:	a0 e8       	ldi	r26, 0x80	; 128
    b968:	8a 07       	cpc	r24, r26
    b96a:	b9 46       	sbci	r27, 0x69	; 105
    b96c:	30 f4       	brcc	.+12     	; 0xb97a <modf+0x58>
    b96e:	9b 01       	movw	r18, r22
    b970:	ac 01       	movw	r20, r24
    b972:	66 27       	eor	r22, r22
    b974:	77 27       	eor	r23, r23
    b976:	88 27       	eor	r24, r24
    b978:	90 78       	andi	r25, 0x80	; 128
    b97a:	30 96       	adiw	r30, 0x00	; 0
    b97c:	21 f0       	breq	.+8      	; 0xb986 <modf+0x64>
    b97e:	20 83       	st	Z, r18
    b980:	31 83       	std	Z+1, r19	; 0x01
    b982:	42 83       	std	Z+2, r20	; 0x02
    b984:	53 83       	std	Z+3, r21	; 0x03
    b986:	08 95       	ret

0000b988 <memcpy>:
    b988:	fb 01       	movw	r30, r22
    b98a:	dc 01       	movw	r26, r24
    b98c:	02 c0       	rjmp	.+4      	; 0xb992 <memcpy+0xa>
    b98e:	01 90       	ld	r0, Z+
    b990:	0d 92       	st	X+, r0
    b992:	41 50       	subi	r20, 0x01	; 1
    b994:	50 40       	sbci	r21, 0x00	; 0
    b996:	d8 f7       	brcc	.-10     	; 0xb98e <memcpy+0x6>
    b998:	08 95       	ret

0000b99a <fdevopen>:
    b99a:	0f 93       	push	r16
    b99c:	1f 93       	push	r17
    b99e:	cf 93       	push	r28
    b9a0:	df 93       	push	r29
    b9a2:	00 97       	sbiw	r24, 0x00	; 0
    b9a4:	31 f4       	brne	.+12     	; 0xb9b2 <fdevopen+0x18>
    b9a6:	61 15       	cp	r22, r1
    b9a8:	71 05       	cpc	r23, r1
    b9aa:	19 f4       	brne	.+6      	; 0xb9b2 <fdevopen+0x18>
    b9ac:	80 e0       	ldi	r24, 0x00	; 0
    b9ae:	90 e0       	ldi	r25, 0x00	; 0
    b9b0:	39 c0       	rjmp	.+114    	; 0xba24 <fdevopen+0x8a>
    b9b2:	8b 01       	movw	r16, r22
    b9b4:	ec 01       	movw	r28, r24
    b9b6:	6e e0       	ldi	r22, 0x0E	; 14
    b9b8:	70 e0       	ldi	r23, 0x00	; 0
    b9ba:	81 e0       	ldi	r24, 0x01	; 1
    b9bc:	90 e0       	ldi	r25, 0x00	; 0
    b9be:	99 d2       	rcall	.+1330   	; 0xbef2 <calloc>
    b9c0:	fc 01       	movw	r30, r24
    b9c2:	89 2b       	or	r24, r25
    b9c4:	99 f3       	breq	.-26     	; 0xb9ac <fdevopen+0x12>
    b9c6:	80 e8       	ldi	r24, 0x80	; 128
    b9c8:	83 83       	std	Z+3, r24	; 0x03
    b9ca:	01 15       	cp	r16, r1
    b9cc:	11 05       	cpc	r17, r1
    b9ce:	71 f0       	breq	.+28     	; 0xb9ec <fdevopen+0x52>
    b9d0:	02 87       	std	Z+10, r16	; 0x0a
    b9d2:	13 87       	std	Z+11, r17	; 0x0b
    b9d4:	81 e8       	ldi	r24, 0x81	; 129
    b9d6:	83 83       	std	Z+3, r24	; 0x03
    b9d8:	80 91 29 2b 	lds	r24, 0x2B29	; 0x802b29 <__iob>
    b9dc:	90 91 2a 2b 	lds	r25, 0x2B2A	; 0x802b2a <__iob+0x1>
    b9e0:	89 2b       	or	r24, r25
    b9e2:	21 f4       	brne	.+8      	; 0xb9ec <fdevopen+0x52>
    b9e4:	e0 93 29 2b 	sts	0x2B29, r30	; 0x802b29 <__iob>
    b9e8:	f0 93 2a 2b 	sts	0x2B2A, r31	; 0x802b2a <__iob+0x1>
    b9ec:	20 97       	sbiw	r28, 0x00	; 0
    b9ee:	c9 f0       	breq	.+50     	; 0xba22 <fdevopen+0x88>
    b9f0:	c0 87       	std	Z+8, r28	; 0x08
    b9f2:	d1 87       	std	Z+9, r29	; 0x09
    b9f4:	83 81       	ldd	r24, Z+3	; 0x03
    b9f6:	82 60       	ori	r24, 0x02	; 2
    b9f8:	83 83       	std	Z+3, r24	; 0x03
    b9fa:	80 91 2b 2b 	lds	r24, 0x2B2B	; 0x802b2b <__iob+0x2>
    b9fe:	90 91 2c 2b 	lds	r25, 0x2B2C	; 0x802b2c <__iob+0x3>
    ba02:	89 2b       	or	r24, r25
    ba04:	71 f4       	brne	.+28     	; 0xba22 <fdevopen+0x88>
    ba06:	e0 93 2b 2b 	sts	0x2B2B, r30	; 0x802b2b <__iob+0x2>
    ba0a:	f0 93 2c 2b 	sts	0x2B2C, r31	; 0x802b2c <__iob+0x3>
    ba0e:	80 91 2d 2b 	lds	r24, 0x2B2D	; 0x802b2d <__iob+0x4>
    ba12:	90 91 2e 2b 	lds	r25, 0x2B2E	; 0x802b2e <__iob+0x5>
    ba16:	89 2b       	or	r24, r25
    ba18:	21 f4       	brne	.+8      	; 0xba22 <fdevopen+0x88>
    ba1a:	e0 93 2d 2b 	sts	0x2B2D, r30	; 0x802b2d <__iob+0x4>
    ba1e:	f0 93 2e 2b 	sts	0x2B2E, r31	; 0x802b2e <__iob+0x5>
    ba22:	cf 01       	movw	r24, r30
    ba24:	df 91       	pop	r29
    ba26:	cf 91       	pop	r28
    ba28:	1f 91       	pop	r17
    ba2a:	0f 91       	pop	r16
    ba2c:	08 95       	ret

0000ba2e <printf>:
    ba2e:	cf 93       	push	r28
    ba30:	df 93       	push	r29
    ba32:	cd b7       	in	r28, 0x3d	; 61
    ba34:	de b7       	in	r29, 0x3e	; 62
    ba36:	ae 01       	movw	r20, r28
    ba38:	4a 5f       	subi	r20, 0xFA	; 250
    ba3a:	5f 4f       	sbci	r21, 0xFF	; 255
    ba3c:	fa 01       	movw	r30, r20
    ba3e:	61 91       	ld	r22, Z+
    ba40:	71 91       	ld	r23, Z+
    ba42:	af 01       	movw	r20, r30
    ba44:	80 91 2b 2b 	lds	r24, 0x2B2B	; 0x802b2b <__iob+0x2>
    ba48:	90 91 2c 2b 	lds	r25, 0x2B2C	; 0x802b2c <__iob+0x3>
    ba4c:	5b d0       	rcall	.+182    	; 0xbb04 <vfprintf>
    ba4e:	df 91       	pop	r29
    ba50:	cf 91       	pop	r28
    ba52:	08 95       	ret

0000ba54 <puts>:
    ba54:	0f 93       	push	r16
    ba56:	1f 93       	push	r17
    ba58:	cf 93       	push	r28
    ba5a:	df 93       	push	r29
    ba5c:	e0 91 2b 2b 	lds	r30, 0x2B2B	; 0x802b2b <__iob+0x2>
    ba60:	f0 91 2c 2b 	lds	r31, 0x2B2C	; 0x802b2c <__iob+0x3>
    ba64:	23 81       	ldd	r18, Z+3	; 0x03
    ba66:	21 ff       	sbrs	r18, 1
    ba68:	1b c0       	rjmp	.+54     	; 0xbaa0 <puts+0x4c>
    ba6a:	8c 01       	movw	r16, r24
    ba6c:	d0 e0       	ldi	r29, 0x00	; 0
    ba6e:	c0 e0       	ldi	r28, 0x00	; 0
    ba70:	f8 01       	movw	r30, r16
    ba72:	81 91       	ld	r24, Z+
    ba74:	8f 01       	movw	r16, r30
    ba76:	60 91 2b 2b 	lds	r22, 0x2B2B	; 0x802b2b <__iob+0x2>
    ba7a:	70 91 2c 2b 	lds	r23, 0x2B2C	; 0x802b2c <__iob+0x3>
    ba7e:	db 01       	movw	r26, r22
    ba80:	18 96       	adiw	r26, 0x08	; 8
    ba82:	ed 91       	ld	r30, X+
    ba84:	fc 91       	ld	r31, X
    ba86:	19 97       	sbiw	r26, 0x09	; 9
    ba88:	88 23       	and	r24, r24
    ba8a:	31 f0       	breq	.+12     	; 0xba98 <puts+0x44>
    ba8c:	19 95       	eicall
    ba8e:	89 2b       	or	r24, r25
    ba90:	79 f3       	breq	.-34     	; 0xba70 <puts+0x1c>
    ba92:	df ef       	ldi	r29, 0xFF	; 255
    ba94:	cf ef       	ldi	r28, 0xFF	; 255
    ba96:	ec cf       	rjmp	.-40     	; 0xba70 <puts+0x1c>
    ba98:	8a e0       	ldi	r24, 0x0A	; 10
    ba9a:	19 95       	eicall
    ba9c:	89 2b       	or	r24, r25
    ba9e:	19 f0       	breq	.+6      	; 0xbaa6 <puts+0x52>
    baa0:	8f ef       	ldi	r24, 0xFF	; 255
    baa2:	9f ef       	ldi	r25, 0xFF	; 255
    baa4:	02 c0       	rjmp	.+4      	; 0xbaaa <puts+0x56>
    baa6:	8d 2f       	mov	r24, r29
    baa8:	9c 2f       	mov	r25, r28
    baaa:	df 91       	pop	r29
    baac:	cf 91       	pop	r28
    baae:	1f 91       	pop	r17
    bab0:	0f 91       	pop	r16
    bab2:	08 95       	ret

0000bab4 <sprintf>:
    bab4:	0f 93       	push	r16
    bab6:	1f 93       	push	r17
    bab8:	cf 93       	push	r28
    baba:	df 93       	push	r29
    babc:	cd b7       	in	r28, 0x3d	; 61
    babe:	de b7       	in	r29, 0x3e	; 62
    bac0:	2e 97       	sbiw	r28, 0x0e	; 14
    bac2:	cd bf       	out	0x3d, r28	; 61
    bac4:	de bf       	out	0x3e, r29	; 62
    bac6:	0e 89       	ldd	r16, Y+22	; 0x16
    bac8:	1f 89       	ldd	r17, Y+23	; 0x17
    baca:	86 e0       	ldi	r24, 0x06	; 6
    bacc:	8c 83       	std	Y+4, r24	; 0x04
    bace:	09 83       	std	Y+1, r16	; 0x01
    bad0:	1a 83       	std	Y+2, r17	; 0x02
    bad2:	8f ef       	ldi	r24, 0xFF	; 255
    bad4:	9f e7       	ldi	r25, 0x7F	; 127
    bad6:	8d 83       	std	Y+5, r24	; 0x05
    bad8:	9e 83       	std	Y+6, r25	; 0x06
    bada:	ae 01       	movw	r20, r28
    badc:	46 5e       	subi	r20, 0xE6	; 230
    bade:	5f 4f       	sbci	r21, 0xFF	; 255
    bae0:	68 8d       	ldd	r22, Y+24	; 0x18
    bae2:	79 8d       	ldd	r23, Y+25	; 0x19
    bae4:	ce 01       	movw	r24, r28
    bae6:	01 96       	adiw	r24, 0x01	; 1
    bae8:	0d d0       	rcall	.+26     	; 0xbb04 <vfprintf>
    baea:	ef 81       	ldd	r30, Y+7	; 0x07
    baec:	f8 85       	ldd	r31, Y+8	; 0x08
    baee:	e0 0f       	add	r30, r16
    baf0:	f1 1f       	adc	r31, r17
    baf2:	10 82       	st	Z, r1
    baf4:	2e 96       	adiw	r28, 0x0e	; 14
    baf6:	cd bf       	out	0x3d, r28	; 61
    baf8:	de bf       	out	0x3e, r29	; 62
    bafa:	df 91       	pop	r29
    bafc:	cf 91       	pop	r28
    bafe:	1f 91       	pop	r17
    bb00:	0f 91       	pop	r16
    bb02:	08 95       	ret

0000bb04 <vfprintf>:
    bb04:	2f 92       	push	r2
    bb06:	3f 92       	push	r3
    bb08:	4f 92       	push	r4
    bb0a:	5f 92       	push	r5
    bb0c:	6f 92       	push	r6
    bb0e:	7f 92       	push	r7
    bb10:	8f 92       	push	r8
    bb12:	9f 92       	push	r9
    bb14:	af 92       	push	r10
    bb16:	bf 92       	push	r11
    bb18:	cf 92       	push	r12
    bb1a:	df 92       	push	r13
    bb1c:	ef 92       	push	r14
    bb1e:	ff 92       	push	r15
    bb20:	0f 93       	push	r16
    bb22:	1f 93       	push	r17
    bb24:	cf 93       	push	r28
    bb26:	df 93       	push	r29
    bb28:	cd b7       	in	r28, 0x3d	; 61
    bb2a:	de b7       	in	r29, 0x3e	; 62
    bb2c:	2b 97       	sbiw	r28, 0x0b	; 11
    bb2e:	cd bf       	out	0x3d, r28	; 61
    bb30:	de bf       	out	0x3e, r29	; 62
    bb32:	6c 01       	movw	r12, r24
    bb34:	7b 01       	movw	r14, r22
    bb36:	8a 01       	movw	r16, r20
    bb38:	fc 01       	movw	r30, r24
    bb3a:	16 82       	std	Z+6, r1	; 0x06
    bb3c:	17 82       	std	Z+7, r1	; 0x07
    bb3e:	83 81       	ldd	r24, Z+3	; 0x03
    bb40:	81 ff       	sbrs	r24, 1
    bb42:	bf c1       	rjmp	.+894    	; 0xbec2 <vfprintf+0x3be>
    bb44:	ce 01       	movw	r24, r28
    bb46:	01 96       	adiw	r24, 0x01	; 1
    bb48:	3c 01       	movw	r6, r24
    bb4a:	f6 01       	movw	r30, r12
    bb4c:	93 81       	ldd	r25, Z+3	; 0x03
    bb4e:	f7 01       	movw	r30, r14
    bb50:	93 fd       	sbrc	r25, 3
    bb52:	85 91       	lpm	r24, Z+
    bb54:	93 ff       	sbrs	r25, 3
    bb56:	81 91       	ld	r24, Z+
    bb58:	7f 01       	movw	r14, r30
    bb5a:	88 23       	and	r24, r24
    bb5c:	09 f4       	brne	.+2      	; 0xbb60 <vfprintf+0x5c>
    bb5e:	ad c1       	rjmp	.+858    	; 0xbeba <vfprintf+0x3b6>
    bb60:	85 32       	cpi	r24, 0x25	; 37
    bb62:	39 f4       	brne	.+14     	; 0xbb72 <vfprintf+0x6e>
    bb64:	93 fd       	sbrc	r25, 3
    bb66:	85 91       	lpm	r24, Z+
    bb68:	93 ff       	sbrs	r25, 3
    bb6a:	81 91       	ld	r24, Z+
    bb6c:	7f 01       	movw	r14, r30
    bb6e:	85 32       	cpi	r24, 0x25	; 37
    bb70:	21 f4       	brne	.+8      	; 0xbb7a <vfprintf+0x76>
    bb72:	b6 01       	movw	r22, r12
    bb74:	90 e0       	ldi	r25, 0x00	; 0
    bb76:	15 d3       	rcall	.+1578   	; 0xc1a2 <fputc>
    bb78:	e8 cf       	rjmp	.-48     	; 0xbb4a <vfprintf+0x46>
    bb7a:	91 2c       	mov	r9, r1
    bb7c:	21 2c       	mov	r2, r1
    bb7e:	31 2c       	mov	r3, r1
    bb80:	ff e1       	ldi	r31, 0x1F	; 31
    bb82:	f3 15       	cp	r31, r3
    bb84:	d8 f0       	brcs	.+54     	; 0xbbbc <vfprintf+0xb8>
    bb86:	8b 32       	cpi	r24, 0x2B	; 43
    bb88:	79 f0       	breq	.+30     	; 0xbba8 <vfprintf+0xa4>
    bb8a:	38 f4       	brcc	.+14     	; 0xbb9a <vfprintf+0x96>
    bb8c:	80 32       	cpi	r24, 0x20	; 32
    bb8e:	79 f0       	breq	.+30     	; 0xbbae <vfprintf+0xaa>
    bb90:	83 32       	cpi	r24, 0x23	; 35
    bb92:	a1 f4       	brne	.+40     	; 0xbbbc <vfprintf+0xb8>
    bb94:	23 2d       	mov	r18, r3
    bb96:	20 61       	ori	r18, 0x10	; 16
    bb98:	1d c0       	rjmp	.+58     	; 0xbbd4 <vfprintf+0xd0>
    bb9a:	8d 32       	cpi	r24, 0x2D	; 45
    bb9c:	61 f0       	breq	.+24     	; 0xbbb6 <vfprintf+0xb2>
    bb9e:	80 33       	cpi	r24, 0x30	; 48
    bba0:	69 f4       	brne	.+26     	; 0xbbbc <vfprintf+0xb8>
    bba2:	23 2d       	mov	r18, r3
    bba4:	21 60       	ori	r18, 0x01	; 1
    bba6:	16 c0       	rjmp	.+44     	; 0xbbd4 <vfprintf+0xd0>
    bba8:	83 2d       	mov	r24, r3
    bbaa:	82 60       	ori	r24, 0x02	; 2
    bbac:	38 2e       	mov	r3, r24
    bbae:	e3 2d       	mov	r30, r3
    bbb0:	e4 60       	ori	r30, 0x04	; 4
    bbb2:	3e 2e       	mov	r3, r30
    bbb4:	2a c0       	rjmp	.+84     	; 0xbc0a <vfprintf+0x106>
    bbb6:	f3 2d       	mov	r31, r3
    bbb8:	f8 60       	ori	r31, 0x08	; 8
    bbba:	1d c0       	rjmp	.+58     	; 0xbbf6 <vfprintf+0xf2>
    bbbc:	37 fc       	sbrc	r3, 7
    bbbe:	2d c0       	rjmp	.+90     	; 0xbc1a <vfprintf+0x116>
    bbc0:	20 ed       	ldi	r18, 0xD0	; 208
    bbc2:	28 0f       	add	r18, r24
    bbc4:	2a 30       	cpi	r18, 0x0A	; 10
    bbc6:	40 f0       	brcs	.+16     	; 0xbbd8 <vfprintf+0xd4>
    bbc8:	8e 32       	cpi	r24, 0x2E	; 46
    bbca:	b9 f4       	brne	.+46     	; 0xbbfa <vfprintf+0xf6>
    bbcc:	36 fc       	sbrc	r3, 6
    bbce:	75 c1       	rjmp	.+746    	; 0xbeba <vfprintf+0x3b6>
    bbd0:	23 2d       	mov	r18, r3
    bbd2:	20 64       	ori	r18, 0x40	; 64
    bbd4:	32 2e       	mov	r3, r18
    bbd6:	19 c0       	rjmp	.+50     	; 0xbc0a <vfprintf+0x106>
    bbd8:	36 fe       	sbrs	r3, 6
    bbda:	06 c0       	rjmp	.+12     	; 0xbbe8 <vfprintf+0xe4>
    bbdc:	8a e0       	ldi	r24, 0x0A	; 10
    bbde:	98 9e       	mul	r9, r24
    bbe0:	20 0d       	add	r18, r0
    bbe2:	11 24       	eor	r1, r1
    bbe4:	92 2e       	mov	r9, r18
    bbe6:	11 c0       	rjmp	.+34     	; 0xbc0a <vfprintf+0x106>
    bbe8:	ea e0       	ldi	r30, 0x0A	; 10
    bbea:	2e 9e       	mul	r2, r30
    bbec:	20 0d       	add	r18, r0
    bbee:	11 24       	eor	r1, r1
    bbf0:	22 2e       	mov	r2, r18
    bbf2:	f3 2d       	mov	r31, r3
    bbf4:	f0 62       	ori	r31, 0x20	; 32
    bbf6:	3f 2e       	mov	r3, r31
    bbf8:	08 c0       	rjmp	.+16     	; 0xbc0a <vfprintf+0x106>
    bbfa:	8c 36       	cpi	r24, 0x6C	; 108
    bbfc:	21 f4       	brne	.+8      	; 0xbc06 <vfprintf+0x102>
    bbfe:	83 2d       	mov	r24, r3
    bc00:	80 68       	ori	r24, 0x80	; 128
    bc02:	38 2e       	mov	r3, r24
    bc04:	02 c0       	rjmp	.+4      	; 0xbc0a <vfprintf+0x106>
    bc06:	88 36       	cpi	r24, 0x68	; 104
    bc08:	41 f4       	brne	.+16     	; 0xbc1a <vfprintf+0x116>
    bc0a:	f7 01       	movw	r30, r14
    bc0c:	93 fd       	sbrc	r25, 3
    bc0e:	85 91       	lpm	r24, Z+
    bc10:	93 ff       	sbrs	r25, 3
    bc12:	81 91       	ld	r24, Z+
    bc14:	7f 01       	movw	r14, r30
    bc16:	81 11       	cpse	r24, r1
    bc18:	b3 cf       	rjmp	.-154    	; 0xbb80 <vfprintf+0x7c>
    bc1a:	98 2f       	mov	r25, r24
    bc1c:	9f 7d       	andi	r25, 0xDF	; 223
    bc1e:	95 54       	subi	r25, 0x45	; 69
    bc20:	93 30       	cpi	r25, 0x03	; 3
    bc22:	28 f4       	brcc	.+10     	; 0xbc2e <vfprintf+0x12a>
    bc24:	0c 5f       	subi	r16, 0xFC	; 252
    bc26:	1f 4f       	sbci	r17, 0xFF	; 255
    bc28:	9f e3       	ldi	r25, 0x3F	; 63
    bc2a:	99 83       	std	Y+1, r25	; 0x01
    bc2c:	0d c0       	rjmp	.+26     	; 0xbc48 <vfprintf+0x144>
    bc2e:	83 36       	cpi	r24, 0x63	; 99
    bc30:	31 f0       	breq	.+12     	; 0xbc3e <vfprintf+0x13a>
    bc32:	83 37       	cpi	r24, 0x73	; 115
    bc34:	71 f0       	breq	.+28     	; 0xbc52 <vfprintf+0x14e>
    bc36:	83 35       	cpi	r24, 0x53	; 83
    bc38:	09 f0       	breq	.+2      	; 0xbc3c <vfprintf+0x138>
    bc3a:	55 c0       	rjmp	.+170    	; 0xbce6 <vfprintf+0x1e2>
    bc3c:	20 c0       	rjmp	.+64     	; 0xbc7e <vfprintf+0x17a>
    bc3e:	f8 01       	movw	r30, r16
    bc40:	80 81       	ld	r24, Z
    bc42:	89 83       	std	Y+1, r24	; 0x01
    bc44:	0e 5f       	subi	r16, 0xFE	; 254
    bc46:	1f 4f       	sbci	r17, 0xFF	; 255
    bc48:	88 24       	eor	r8, r8
    bc4a:	83 94       	inc	r8
    bc4c:	91 2c       	mov	r9, r1
    bc4e:	53 01       	movw	r10, r6
    bc50:	12 c0       	rjmp	.+36     	; 0xbc76 <vfprintf+0x172>
    bc52:	28 01       	movw	r4, r16
    bc54:	f2 e0       	ldi	r31, 0x02	; 2
    bc56:	4f 0e       	add	r4, r31
    bc58:	51 1c       	adc	r5, r1
    bc5a:	f8 01       	movw	r30, r16
    bc5c:	a0 80       	ld	r10, Z
    bc5e:	b1 80       	ldd	r11, Z+1	; 0x01
    bc60:	36 fe       	sbrs	r3, 6
    bc62:	03 c0       	rjmp	.+6      	; 0xbc6a <vfprintf+0x166>
    bc64:	69 2d       	mov	r22, r9
    bc66:	70 e0       	ldi	r23, 0x00	; 0
    bc68:	02 c0       	rjmp	.+4      	; 0xbc6e <vfprintf+0x16a>
    bc6a:	6f ef       	ldi	r22, 0xFF	; 255
    bc6c:	7f ef       	ldi	r23, 0xFF	; 255
    bc6e:	c5 01       	movw	r24, r10
    bc70:	8d d2       	rcall	.+1306   	; 0xc18c <strnlen>
    bc72:	4c 01       	movw	r8, r24
    bc74:	82 01       	movw	r16, r4
    bc76:	f3 2d       	mov	r31, r3
    bc78:	ff 77       	andi	r31, 0x7F	; 127
    bc7a:	3f 2e       	mov	r3, r31
    bc7c:	15 c0       	rjmp	.+42     	; 0xbca8 <vfprintf+0x1a4>
    bc7e:	28 01       	movw	r4, r16
    bc80:	22 e0       	ldi	r18, 0x02	; 2
    bc82:	42 0e       	add	r4, r18
    bc84:	51 1c       	adc	r5, r1
    bc86:	f8 01       	movw	r30, r16
    bc88:	a0 80       	ld	r10, Z
    bc8a:	b1 80       	ldd	r11, Z+1	; 0x01
    bc8c:	36 fe       	sbrs	r3, 6
    bc8e:	03 c0       	rjmp	.+6      	; 0xbc96 <vfprintf+0x192>
    bc90:	69 2d       	mov	r22, r9
    bc92:	70 e0       	ldi	r23, 0x00	; 0
    bc94:	02 c0       	rjmp	.+4      	; 0xbc9a <vfprintf+0x196>
    bc96:	6f ef       	ldi	r22, 0xFF	; 255
    bc98:	7f ef       	ldi	r23, 0xFF	; 255
    bc9a:	c5 01       	movw	r24, r10
    bc9c:	65 d2       	rcall	.+1226   	; 0xc168 <strnlen_P>
    bc9e:	4c 01       	movw	r8, r24
    bca0:	f3 2d       	mov	r31, r3
    bca2:	f0 68       	ori	r31, 0x80	; 128
    bca4:	3f 2e       	mov	r3, r31
    bca6:	82 01       	movw	r16, r4
    bca8:	33 fc       	sbrc	r3, 3
    bcaa:	19 c0       	rjmp	.+50     	; 0xbcde <vfprintf+0x1da>
    bcac:	82 2d       	mov	r24, r2
    bcae:	90 e0       	ldi	r25, 0x00	; 0
    bcb0:	88 16       	cp	r8, r24
    bcb2:	99 06       	cpc	r9, r25
    bcb4:	a0 f4       	brcc	.+40     	; 0xbcde <vfprintf+0x1da>
    bcb6:	b6 01       	movw	r22, r12
    bcb8:	80 e2       	ldi	r24, 0x20	; 32
    bcba:	90 e0       	ldi	r25, 0x00	; 0
    bcbc:	72 d2       	rcall	.+1252   	; 0xc1a2 <fputc>
    bcbe:	2a 94       	dec	r2
    bcc0:	f5 cf       	rjmp	.-22     	; 0xbcac <vfprintf+0x1a8>
    bcc2:	f5 01       	movw	r30, r10
    bcc4:	37 fc       	sbrc	r3, 7
    bcc6:	85 91       	lpm	r24, Z+
    bcc8:	37 fe       	sbrs	r3, 7
    bcca:	81 91       	ld	r24, Z+
    bccc:	5f 01       	movw	r10, r30
    bcce:	b6 01       	movw	r22, r12
    bcd0:	90 e0       	ldi	r25, 0x00	; 0
    bcd2:	67 d2       	rcall	.+1230   	; 0xc1a2 <fputc>
    bcd4:	21 10       	cpse	r2, r1
    bcd6:	2a 94       	dec	r2
    bcd8:	21 e0       	ldi	r18, 0x01	; 1
    bcda:	82 1a       	sub	r8, r18
    bcdc:	91 08       	sbc	r9, r1
    bcde:	81 14       	cp	r8, r1
    bce0:	91 04       	cpc	r9, r1
    bce2:	79 f7       	brne	.-34     	; 0xbcc2 <vfprintf+0x1be>
    bce4:	e1 c0       	rjmp	.+450    	; 0xbea8 <vfprintf+0x3a4>
    bce6:	84 36       	cpi	r24, 0x64	; 100
    bce8:	11 f0       	breq	.+4      	; 0xbcee <vfprintf+0x1ea>
    bcea:	89 36       	cpi	r24, 0x69	; 105
    bcec:	39 f5       	brne	.+78     	; 0xbd3c <vfprintf+0x238>
    bcee:	f8 01       	movw	r30, r16
    bcf0:	37 fe       	sbrs	r3, 7
    bcf2:	07 c0       	rjmp	.+14     	; 0xbd02 <vfprintf+0x1fe>
    bcf4:	60 81       	ld	r22, Z
    bcf6:	71 81       	ldd	r23, Z+1	; 0x01
    bcf8:	82 81       	ldd	r24, Z+2	; 0x02
    bcfa:	93 81       	ldd	r25, Z+3	; 0x03
    bcfc:	0c 5f       	subi	r16, 0xFC	; 252
    bcfe:	1f 4f       	sbci	r17, 0xFF	; 255
    bd00:	08 c0       	rjmp	.+16     	; 0xbd12 <vfprintf+0x20e>
    bd02:	60 81       	ld	r22, Z
    bd04:	71 81       	ldd	r23, Z+1	; 0x01
    bd06:	07 2e       	mov	r0, r23
    bd08:	00 0c       	add	r0, r0
    bd0a:	88 0b       	sbc	r24, r24
    bd0c:	99 0b       	sbc	r25, r25
    bd0e:	0e 5f       	subi	r16, 0xFE	; 254
    bd10:	1f 4f       	sbci	r17, 0xFF	; 255
    bd12:	f3 2d       	mov	r31, r3
    bd14:	ff 76       	andi	r31, 0x6F	; 111
    bd16:	3f 2e       	mov	r3, r31
    bd18:	97 ff       	sbrs	r25, 7
    bd1a:	09 c0       	rjmp	.+18     	; 0xbd2e <vfprintf+0x22a>
    bd1c:	90 95       	com	r25
    bd1e:	80 95       	com	r24
    bd20:	70 95       	com	r23
    bd22:	61 95       	neg	r22
    bd24:	7f 4f       	sbci	r23, 0xFF	; 255
    bd26:	8f 4f       	sbci	r24, 0xFF	; 255
    bd28:	9f 4f       	sbci	r25, 0xFF	; 255
    bd2a:	f0 68       	ori	r31, 0x80	; 128
    bd2c:	3f 2e       	mov	r3, r31
    bd2e:	2a e0       	ldi	r18, 0x0A	; 10
    bd30:	30 e0       	ldi	r19, 0x00	; 0
    bd32:	a3 01       	movw	r20, r6
    bd34:	72 d2       	rcall	.+1252   	; 0xc21a <__ultoa_invert>
    bd36:	88 2e       	mov	r8, r24
    bd38:	86 18       	sub	r8, r6
    bd3a:	44 c0       	rjmp	.+136    	; 0xbdc4 <vfprintf+0x2c0>
    bd3c:	85 37       	cpi	r24, 0x75	; 117
    bd3e:	31 f4       	brne	.+12     	; 0xbd4c <vfprintf+0x248>
    bd40:	23 2d       	mov	r18, r3
    bd42:	2f 7e       	andi	r18, 0xEF	; 239
    bd44:	b2 2e       	mov	r11, r18
    bd46:	2a e0       	ldi	r18, 0x0A	; 10
    bd48:	30 e0       	ldi	r19, 0x00	; 0
    bd4a:	25 c0       	rjmp	.+74     	; 0xbd96 <vfprintf+0x292>
    bd4c:	93 2d       	mov	r25, r3
    bd4e:	99 7f       	andi	r25, 0xF9	; 249
    bd50:	b9 2e       	mov	r11, r25
    bd52:	8f 36       	cpi	r24, 0x6F	; 111
    bd54:	c1 f0       	breq	.+48     	; 0xbd86 <vfprintf+0x282>
    bd56:	18 f4       	brcc	.+6      	; 0xbd5e <vfprintf+0x25a>
    bd58:	88 35       	cpi	r24, 0x58	; 88
    bd5a:	79 f0       	breq	.+30     	; 0xbd7a <vfprintf+0x276>
    bd5c:	ae c0       	rjmp	.+348    	; 0xbeba <vfprintf+0x3b6>
    bd5e:	80 37       	cpi	r24, 0x70	; 112
    bd60:	19 f0       	breq	.+6      	; 0xbd68 <vfprintf+0x264>
    bd62:	88 37       	cpi	r24, 0x78	; 120
    bd64:	21 f0       	breq	.+8      	; 0xbd6e <vfprintf+0x26a>
    bd66:	a9 c0       	rjmp	.+338    	; 0xbeba <vfprintf+0x3b6>
    bd68:	e9 2f       	mov	r30, r25
    bd6a:	e0 61       	ori	r30, 0x10	; 16
    bd6c:	be 2e       	mov	r11, r30
    bd6e:	b4 fe       	sbrs	r11, 4
    bd70:	0d c0       	rjmp	.+26     	; 0xbd8c <vfprintf+0x288>
    bd72:	fb 2d       	mov	r31, r11
    bd74:	f4 60       	ori	r31, 0x04	; 4
    bd76:	bf 2e       	mov	r11, r31
    bd78:	09 c0       	rjmp	.+18     	; 0xbd8c <vfprintf+0x288>
    bd7a:	34 fe       	sbrs	r3, 4
    bd7c:	0a c0       	rjmp	.+20     	; 0xbd92 <vfprintf+0x28e>
    bd7e:	29 2f       	mov	r18, r25
    bd80:	26 60       	ori	r18, 0x06	; 6
    bd82:	b2 2e       	mov	r11, r18
    bd84:	06 c0       	rjmp	.+12     	; 0xbd92 <vfprintf+0x28e>
    bd86:	28 e0       	ldi	r18, 0x08	; 8
    bd88:	30 e0       	ldi	r19, 0x00	; 0
    bd8a:	05 c0       	rjmp	.+10     	; 0xbd96 <vfprintf+0x292>
    bd8c:	20 e1       	ldi	r18, 0x10	; 16
    bd8e:	30 e0       	ldi	r19, 0x00	; 0
    bd90:	02 c0       	rjmp	.+4      	; 0xbd96 <vfprintf+0x292>
    bd92:	20 e1       	ldi	r18, 0x10	; 16
    bd94:	32 e0       	ldi	r19, 0x02	; 2
    bd96:	f8 01       	movw	r30, r16
    bd98:	b7 fe       	sbrs	r11, 7
    bd9a:	07 c0       	rjmp	.+14     	; 0xbdaa <vfprintf+0x2a6>
    bd9c:	60 81       	ld	r22, Z
    bd9e:	71 81       	ldd	r23, Z+1	; 0x01
    bda0:	82 81       	ldd	r24, Z+2	; 0x02
    bda2:	93 81       	ldd	r25, Z+3	; 0x03
    bda4:	0c 5f       	subi	r16, 0xFC	; 252
    bda6:	1f 4f       	sbci	r17, 0xFF	; 255
    bda8:	06 c0       	rjmp	.+12     	; 0xbdb6 <vfprintf+0x2b2>
    bdaa:	60 81       	ld	r22, Z
    bdac:	71 81       	ldd	r23, Z+1	; 0x01
    bdae:	80 e0       	ldi	r24, 0x00	; 0
    bdb0:	90 e0       	ldi	r25, 0x00	; 0
    bdb2:	0e 5f       	subi	r16, 0xFE	; 254
    bdb4:	1f 4f       	sbci	r17, 0xFF	; 255
    bdb6:	a3 01       	movw	r20, r6
    bdb8:	30 d2       	rcall	.+1120   	; 0xc21a <__ultoa_invert>
    bdba:	88 2e       	mov	r8, r24
    bdbc:	86 18       	sub	r8, r6
    bdbe:	fb 2d       	mov	r31, r11
    bdc0:	ff 77       	andi	r31, 0x7F	; 127
    bdc2:	3f 2e       	mov	r3, r31
    bdc4:	36 fe       	sbrs	r3, 6
    bdc6:	0d c0       	rjmp	.+26     	; 0xbde2 <vfprintf+0x2de>
    bdc8:	23 2d       	mov	r18, r3
    bdca:	2e 7f       	andi	r18, 0xFE	; 254
    bdcc:	a2 2e       	mov	r10, r18
    bdce:	89 14       	cp	r8, r9
    bdd0:	58 f4       	brcc	.+22     	; 0xbde8 <vfprintf+0x2e4>
    bdd2:	34 fe       	sbrs	r3, 4
    bdd4:	0b c0       	rjmp	.+22     	; 0xbdec <vfprintf+0x2e8>
    bdd6:	32 fc       	sbrc	r3, 2
    bdd8:	09 c0       	rjmp	.+18     	; 0xbdec <vfprintf+0x2e8>
    bdda:	83 2d       	mov	r24, r3
    bddc:	8e 7e       	andi	r24, 0xEE	; 238
    bdde:	a8 2e       	mov	r10, r24
    bde0:	05 c0       	rjmp	.+10     	; 0xbdec <vfprintf+0x2e8>
    bde2:	b8 2c       	mov	r11, r8
    bde4:	a3 2c       	mov	r10, r3
    bde6:	03 c0       	rjmp	.+6      	; 0xbdee <vfprintf+0x2ea>
    bde8:	b8 2c       	mov	r11, r8
    bdea:	01 c0       	rjmp	.+2      	; 0xbdee <vfprintf+0x2ea>
    bdec:	b9 2c       	mov	r11, r9
    bdee:	a4 fe       	sbrs	r10, 4
    bdf0:	0f c0       	rjmp	.+30     	; 0xbe10 <vfprintf+0x30c>
    bdf2:	fe 01       	movw	r30, r28
    bdf4:	e8 0d       	add	r30, r8
    bdf6:	f1 1d       	adc	r31, r1
    bdf8:	80 81       	ld	r24, Z
    bdfa:	80 33       	cpi	r24, 0x30	; 48
    bdfc:	21 f4       	brne	.+8      	; 0xbe06 <vfprintf+0x302>
    bdfe:	9a 2d       	mov	r25, r10
    be00:	99 7e       	andi	r25, 0xE9	; 233
    be02:	a9 2e       	mov	r10, r25
    be04:	09 c0       	rjmp	.+18     	; 0xbe18 <vfprintf+0x314>
    be06:	a2 fe       	sbrs	r10, 2
    be08:	06 c0       	rjmp	.+12     	; 0xbe16 <vfprintf+0x312>
    be0a:	b3 94       	inc	r11
    be0c:	b3 94       	inc	r11
    be0e:	04 c0       	rjmp	.+8      	; 0xbe18 <vfprintf+0x314>
    be10:	8a 2d       	mov	r24, r10
    be12:	86 78       	andi	r24, 0x86	; 134
    be14:	09 f0       	breq	.+2      	; 0xbe18 <vfprintf+0x314>
    be16:	b3 94       	inc	r11
    be18:	a3 fc       	sbrc	r10, 3
    be1a:	10 c0       	rjmp	.+32     	; 0xbe3c <vfprintf+0x338>
    be1c:	a0 fe       	sbrs	r10, 0
    be1e:	06 c0       	rjmp	.+12     	; 0xbe2c <vfprintf+0x328>
    be20:	b2 14       	cp	r11, r2
    be22:	80 f4       	brcc	.+32     	; 0xbe44 <vfprintf+0x340>
    be24:	28 0c       	add	r2, r8
    be26:	92 2c       	mov	r9, r2
    be28:	9b 18       	sub	r9, r11
    be2a:	0d c0       	rjmp	.+26     	; 0xbe46 <vfprintf+0x342>
    be2c:	b2 14       	cp	r11, r2
    be2e:	58 f4       	brcc	.+22     	; 0xbe46 <vfprintf+0x342>
    be30:	b6 01       	movw	r22, r12
    be32:	80 e2       	ldi	r24, 0x20	; 32
    be34:	90 e0       	ldi	r25, 0x00	; 0
    be36:	b5 d1       	rcall	.+874    	; 0xc1a2 <fputc>
    be38:	b3 94       	inc	r11
    be3a:	f8 cf       	rjmp	.-16     	; 0xbe2c <vfprintf+0x328>
    be3c:	b2 14       	cp	r11, r2
    be3e:	18 f4       	brcc	.+6      	; 0xbe46 <vfprintf+0x342>
    be40:	2b 18       	sub	r2, r11
    be42:	02 c0       	rjmp	.+4      	; 0xbe48 <vfprintf+0x344>
    be44:	98 2c       	mov	r9, r8
    be46:	21 2c       	mov	r2, r1
    be48:	a4 fe       	sbrs	r10, 4
    be4a:	0f c0       	rjmp	.+30     	; 0xbe6a <vfprintf+0x366>
    be4c:	b6 01       	movw	r22, r12
    be4e:	80 e3       	ldi	r24, 0x30	; 48
    be50:	90 e0       	ldi	r25, 0x00	; 0
    be52:	a7 d1       	rcall	.+846    	; 0xc1a2 <fputc>
    be54:	a2 fe       	sbrs	r10, 2
    be56:	16 c0       	rjmp	.+44     	; 0xbe84 <vfprintf+0x380>
    be58:	a1 fc       	sbrc	r10, 1
    be5a:	03 c0       	rjmp	.+6      	; 0xbe62 <vfprintf+0x35e>
    be5c:	88 e7       	ldi	r24, 0x78	; 120
    be5e:	90 e0       	ldi	r25, 0x00	; 0
    be60:	02 c0       	rjmp	.+4      	; 0xbe66 <vfprintf+0x362>
    be62:	88 e5       	ldi	r24, 0x58	; 88
    be64:	90 e0       	ldi	r25, 0x00	; 0
    be66:	b6 01       	movw	r22, r12
    be68:	0c c0       	rjmp	.+24     	; 0xbe82 <vfprintf+0x37e>
    be6a:	8a 2d       	mov	r24, r10
    be6c:	86 78       	andi	r24, 0x86	; 134
    be6e:	51 f0       	breq	.+20     	; 0xbe84 <vfprintf+0x380>
    be70:	a1 fe       	sbrs	r10, 1
    be72:	02 c0       	rjmp	.+4      	; 0xbe78 <vfprintf+0x374>
    be74:	8b e2       	ldi	r24, 0x2B	; 43
    be76:	01 c0       	rjmp	.+2      	; 0xbe7a <vfprintf+0x376>
    be78:	80 e2       	ldi	r24, 0x20	; 32
    be7a:	a7 fc       	sbrc	r10, 7
    be7c:	8d e2       	ldi	r24, 0x2D	; 45
    be7e:	b6 01       	movw	r22, r12
    be80:	90 e0       	ldi	r25, 0x00	; 0
    be82:	8f d1       	rcall	.+798    	; 0xc1a2 <fputc>
    be84:	89 14       	cp	r8, r9
    be86:	30 f4       	brcc	.+12     	; 0xbe94 <vfprintf+0x390>
    be88:	b6 01       	movw	r22, r12
    be8a:	80 e3       	ldi	r24, 0x30	; 48
    be8c:	90 e0       	ldi	r25, 0x00	; 0
    be8e:	89 d1       	rcall	.+786    	; 0xc1a2 <fputc>
    be90:	9a 94       	dec	r9
    be92:	f8 cf       	rjmp	.-16     	; 0xbe84 <vfprintf+0x380>
    be94:	8a 94       	dec	r8
    be96:	f3 01       	movw	r30, r6
    be98:	e8 0d       	add	r30, r8
    be9a:	f1 1d       	adc	r31, r1
    be9c:	80 81       	ld	r24, Z
    be9e:	b6 01       	movw	r22, r12
    bea0:	90 e0       	ldi	r25, 0x00	; 0
    bea2:	7f d1       	rcall	.+766    	; 0xc1a2 <fputc>
    bea4:	81 10       	cpse	r8, r1
    bea6:	f6 cf       	rjmp	.-20     	; 0xbe94 <vfprintf+0x390>
    bea8:	22 20       	and	r2, r2
    beaa:	09 f4       	brne	.+2      	; 0xbeae <vfprintf+0x3aa>
    beac:	4e ce       	rjmp	.-868    	; 0xbb4a <vfprintf+0x46>
    beae:	b6 01       	movw	r22, r12
    beb0:	80 e2       	ldi	r24, 0x20	; 32
    beb2:	90 e0       	ldi	r25, 0x00	; 0
    beb4:	76 d1       	rcall	.+748    	; 0xc1a2 <fputc>
    beb6:	2a 94       	dec	r2
    beb8:	f7 cf       	rjmp	.-18     	; 0xbea8 <vfprintf+0x3a4>
    beba:	f6 01       	movw	r30, r12
    bebc:	86 81       	ldd	r24, Z+6	; 0x06
    bebe:	97 81       	ldd	r25, Z+7	; 0x07
    bec0:	02 c0       	rjmp	.+4      	; 0xbec6 <vfprintf+0x3c2>
    bec2:	8f ef       	ldi	r24, 0xFF	; 255
    bec4:	9f ef       	ldi	r25, 0xFF	; 255
    bec6:	2b 96       	adiw	r28, 0x0b	; 11
    bec8:	cd bf       	out	0x3d, r28	; 61
    beca:	de bf       	out	0x3e, r29	; 62
    becc:	df 91       	pop	r29
    bece:	cf 91       	pop	r28
    bed0:	1f 91       	pop	r17
    bed2:	0f 91       	pop	r16
    bed4:	ff 90       	pop	r15
    bed6:	ef 90       	pop	r14
    bed8:	df 90       	pop	r13
    beda:	cf 90       	pop	r12
    bedc:	bf 90       	pop	r11
    bede:	af 90       	pop	r10
    bee0:	9f 90       	pop	r9
    bee2:	8f 90       	pop	r8
    bee4:	7f 90       	pop	r7
    bee6:	6f 90       	pop	r6
    bee8:	5f 90       	pop	r5
    beea:	4f 90       	pop	r4
    beec:	3f 90       	pop	r3
    beee:	2f 90       	pop	r2
    bef0:	08 95       	ret

0000bef2 <calloc>:
    bef2:	0f 93       	push	r16
    bef4:	1f 93       	push	r17
    bef6:	cf 93       	push	r28
    bef8:	df 93       	push	r29
    befa:	86 9f       	mul	r24, r22
    befc:	80 01       	movw	r16, r0
    befe:	87 9f       	mul	r24, r23
    bf00:	10 0d       	add	r17, r0
    bf02:	96 9f       	mul	r25, r22
    bf04:	10 0d       	add	r17, r0
    bf06:	11 24       	eor	r1, r1
    bf08:	c8 01       	movw	r24, r16
    bf0a:	0d d0       	rcall	.+26     	; 0xbf26 <malloc>
    bf0c:	ec 01       	movw	r28, r24
    bf0e:	00 97       	sbiw	r24, 0x00	; 0
    bf10:	21 f0       	breq	.+8      	; 0xbf1a <calloc+0x28>
    bf12:	a8 01       	movw	r20, r16
    bf14:	60 e0       	ldi	r22, 0x00	; 0
    bf16:	70 e0       	ldi	r23, 0x00	; 0
    bf18:	32 d1       	rcall	.+612    	; 0xc17e <memset>
    bf1a:	ce 01       	movw	r24, r28
    bf1c:	df 91       	pop	r29
    bf1e:	cf 91       	pop	r28
    bf20:	1f 91       	pop	r17
    bf22:	0f 91       	pop	r16
    bf24:	08 95       	ret

0000bf26 <malloc>:
    bf26:	0f 93       	push	r16
    bf28:	1f 93       	push	r17
    bf2a:	cf 93       	push	r28
    bf2c:	df 93       	push	r29
    bf2e:	82 30       	cpi	r24, 0x02	; 2
    bf30:	91 05       	cpc	r25, r1
    bf32:	10 f4       	brcc	.+4      	; 0xbf38 <malloc+0x12>
    bf34:	82 e0       	ldi	r24, 0x02	; 2
    bf36:	90 e0       	ldi	r25, 0x00	; 0
    bf38:	e0 91 31 2b 	lds	r30, 0x2B31	; 0x802b31 <__flp>
    bf3c:	f0 91 32 2b 	lds	r31, 0x2B32	; 0x802b32 <__flp+0x1>
    bf40:	20 e0       	ldi	r18, 0x00	; 0
    bf42:	30 e0       	ldi	r19, 0x00	; 0
    bf44:	a0 e0       	ldi	r26, 0x00	; 0
    bf46:	b0 e0       	ldi	r27, 0x00	; 0
    bf48:	30 97       	sbiw	r30, 0x00	; 0
    bf4a:	19 f1       	breq	.+70     	; 0xbf92 <malloc+0x6c>
    bf4c:	40 81       	ld	r20, Z
    bf4e:	51 81       	ldd	r21, Z+1	; 0x01
    bf50:	02 81       	ldd	r16, Z+2	; 0x02
    bf52:	13 81       	ldd	r17, Z+3	; 0x03
    bf54:	48 17       	cp	r20, r24
    bf56:	59 07       	cpc	r21, r25
    bf58:	c8 f0       	brcs	.+50     	; 0xbf8c <malloc+0x66>
    bf5a:	84 17       	cp	r24, r20
    bf5c:	95 07       	cpc	r25, r21
    bf5e:	69 f4       	brne	.+26     	; 0xbf7a <malloc+0x54>
    bf60:	10 97       	sbiw	r26, 0x00	; 0
    bf62:	31 f0       	breq	.+12     	; 0xbf70 <malloc+0x4a>
    bf64:	12 96       	adiw	r26, 0x02	; 2
    bf66:	0c 93       	st	X, r16
    bf68:	12 97       	sbiw	r26, 0x02	; 2
    bf6a:	13 96       	adiw	r26, 0x03	; 3
    bf6c:	1c 93       	st	X, r17
    bf6e:	27 c0       	rjmp	.+78     	; 0xbfbe <malloc+0x98>
    bf70:	00 93 31 2b 	sts	0x2B31, r16	; 0x802b31 <__flp>
    bf74:	10 93 32 2b 	sts	0x2B32, r17	; 0x802b32 <__flp+0x1>
    bf78:	22 c0       	rjmp	.+68     	; 0xbfbe <malloc+0x98>
    bf7a:	21 15       	cp	r18, r1
    bf7c:	31 05       	cpc	r19, r1
    bf7e:	19 f0       	breq	.+6      	; 0xbf86 <malloc+0x60>
    bf80:	42 17       	cp	r20, r18
    bf82:	53 07       	cpc	r21, r19
    bf84:	18 f4       	brcc	.+6      	; 0xbf8c <malloc+0x66>
    bf86:	9a 01       	movw	r18, r20
    bf88:	bd 01       	movw	r22, r26
    bf8a:	ef 01       	movw	r28, r30
    bf8c:	df 01       	movw	r26, r30
    bf8e:	f8 01       	movw	r30, r16
    bf90:	db cf       	rjmp	.-74     	; 0xbf48 <malloc+0x22>
    bf92:	21 15       	cp	r18, r1
    bf94:	31 05       	cpc	r19, r1
    bf96:	f9 f0       	breq	.+62     	; 0xbfd6 <malloc+0xb0>
    bf98:	28 1b       	sub	r18, r24
    bf9a:	39 0b       	sbc	r19, r25
    bf9c:	24 30       	cpi	r18, 0x04	; 4
    bf9e:	31 05       	cpc	r19, r1
    bfa0:	80 f4       	brcc	.+32     	; 0xbfc2 <malloc+0x9c>
    bfa2:	8a 81       	ldd	r24, Y+2	; 0x02
    bfa4:	9b 81       	ldd	r25, Y+3	; 0x03
    bfa6:	61 15       	cp	r22, r1
    bfa8:	71 05       	cpc	r23, r1
    bfaa:	21 f0       	breq	.+8      	; 0xbfb4 <malloc+0x8e>
    bfac:	fb 01       	movw	r30, r22
    bfae:	82 83       	std	Z+2, r24	; 0x02
    bfb0:	93 83       	std	Z+3, r25	; 0x03
    bfb2:	04 c0       	rjmp	.+8      	; 0xbfbc <malloc+0x96>
    bfb4:	80 93 31 2b 	sts	0x2B31, r24	; 0x802b31 <__flp>
    bfb8:	90 93 32 2b 	sts	0x2B32, r25	; 0x802b32 <__flp+0x1>
    bfbc:	fe 01       	movw	r30, r28
    bfbe:	32 96       	adiw	r30, 0x02	; 2
    bfc0:	44 c0       	rjmp	.+136    	; 0xc04a <malloc+0x124>
    bfc2:	fe 01       	movw	r30, r28
    bfc4:	e2 0f       	add	r30, r18
    bfc6:	f3 1f       	adc	r31, r19
    bfc8:	81 93       	st	Z+, r24
    bfca:	91 93       	st	Z+, r25
    bfcc:	22 50       	subi	r18, 0x02	; 2
    bfce:	31 09       	sbc	r19, r1
    bfd0:	28 83       	st	Y, r18
    bfd2:	39 83       	std	Y+1, r19	; 0x01
    bfd4:	3a c0       	rjmp	.+116    	; 0xc04a <malloc+0x124>
    bfd6:	20 91 2f 2b 	lds	r18, 0x2B2F	; 0x802b2f <__brkval>
    bfda:	30 91 30 2b 	lds	r19, 0x2B30	; 0x802b30 <__brkval+0x1>
    bfde:	23 2b       	or	r18, r19
    bfe0:	41 f4       	brne	.+16     	; 0xbff2 <malloc+0xcc>
    bfe2:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    bfe6:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    bfea:	20 93 2f 2b 	sts	0x2B2F, r18	; 0x802b2f <__brkval>
    bfee:	30 93 30 2b 	sts	0x2B30, r19	; 0x802b30 <__brkval+0x1>
    bff2:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    bff6:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    bffa:	21 15       	cp	r18, r1
    bffc:	31 05       	cpc	r19, r1
    bffe:	41 f4       	brne	.+16     	; 0xc010 <malloc+0xea>
    c000:	2d b7       	in	r18, 0x3d	; 61
    c002:	3e b7       	in	r19, 0x3e	; 62
    c004:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    c008:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    c00c:	24 1b       	sub	r18, r20
    c00e:	35 0b       	sbc	r19, r21
    c010:	e0 91 2f 2b 	lds	r30, 0x2B2F	; 0x802b2f <__brkval>
    c014:	f0 91 30 2b 	lds	r31, 0x2B30	; 0x802b30 <__brkval+0x1>
    c018:	e2 17       	cp	r30, r18
    c01a:	f3 07       	cpc	r31, r19
    c01c:	a0 f4       	brcc	.+40     	; 0xc046 <malloc+0x120>
    c01e:	2e 1b       	sub	r18, r30
    c020:	3f 0b       	sbc	r19, r31
    c022:	28 17       	cp	r18, r24
    c024:	39 07       	cpc	r19, r25
    c026:	78 f0       	brcs	.+30     	; 0xc046 <malloc+0x120>
    c028:	ac 01       	movw	r20, r24
    c02a:	4e 5f       	subi	r20, 0xFE	; 254
    c02c:	5f 4f       	sbci	r21, 0xFF	; 255
    c02e:	24 17       	cp	r18, r20
    c030:	35 07       	cpc	r19, r21
    c032:	48 f0       	brcs	.+18     	; 0xc046 <malloc+0x120>
    c034:	4e 0f       	add	r20, r30
    c036:	5f 1f       	adc	r21, r31
    c038:	40 93 2f 2b 	sts	0x2B2F, r20	; 0x802b2f <__brkval>
    c03c:	50 93 30 2b 	sts	0x2B30, r21	; 0x802b30 <__brkval+0x1>
    c040:	81 93       	st	Z+, r24
    c042:	91 93       	st	Z+, r25
    c044:	02 c0       	rjmp	.+4      	; 0xc04a <malloc+0x124>
    c046:	e0 e0       	ldi	r30, 0x00	; 0
    c048:	f0 e0       	ldi	r31, 0x00	; 0
    c04a:	cf 01       	movw	r24, r30
    c04c:	df 91       	pop	r29
    c04e:	cf 91       	pop	r28
    c050:	1f 91       	pop	r17
    c052:	0f 91       	pop	r16
    c054:	08 95       	ret

0000c056 <free>:
    c056:	cf 93       	push	r28
    c058:	df 93       	push	r29
    c05a:	00 97       	sbiw	r24, 0x00	; 0
    c05c:	09 f4       	brne	.+2      	; 0xc060 <free+0xa>
    c05e:	81 c0       	rjmp	.+258    	; 0xc162 <free+0x10c>
    c060:	fc 01       	movw	r30, r24
    c062:	32 97       	sbiw	r30, 0x02	; 2
    c064:	12 82       	std	Z+2, r1	; 0x02
    c066:	13 82       	std	Z+3, r1	; 0x03
    c068:	a0 91 31 2b 	lds	r26, 0x2B31	; 0x802b31 <__flp>
    c06c:	b0 91 32 2b 	lds	r27, 0x2B32	; 0x802b32 <__flp+0x1>
    c070:	10 97       	sbiw	r26, 0x00	; 0
    c072:	81 f4       	brne	.+32     	; 0xc094 <free+0x3e>
    c074:	20 81       	ld	r18, Z
    c076:	31 81       	ldd	r19, Z+1	; 0x01
    c078:	82 0f       	add	r24, r18
    c07a:	93 1f       	adc	r25, r19
    c07c:	20 91 2f 2b 	lds	r18, 0x2B2F	; 0x802b2f <__brkval>
    c080:	30 91 30 2b 	lds	r19, 0x2B30	; 0x802b30 <__brkval+0x1>
    c084:	28 17       	cp	r18, r24
    c086:	39 07       	cpc	r19, r25
    c088:	51 f5       	brne	.+84     	; 0xc0de <free+0x88>
    c08a:	e0 93 2f 2b 	sts	0x2B2F, r30	; 0x802b2f <__brkval>
    c08e:	f0 93 30 2b 	sts	0x2B30, r31	; 0x802b30 <__brkval+0x1>
    c092:	67 c0       	rjmp	.+206    	; 0xc162 <free+0x10c>
    c094:	ed 01       	movw	r28, r26
    c096:	20 e0       	ldi	r18, 0x00	; 0
    c098:	30 e0       	ldi	r19, 0x00	; 0
    c09a:	ce 17       	cp	r28, r30
    c09c:	df 07       	cpc	r29, r31
    c09e:	40 f4       	brcc	.+16     	; 0xc0b0 <free+0x5a>
    c0a0:	4a 81       	ldd	r20, Y+2	; 0x02
    c0a2:	5b 81       	ldd	r21, Y+3	; 0x03
    c0a4:	9e 01       	movw	r18, r28
    c0a6:	41 15       	cp	r20, r1
    c0a8:	51 05       	cpc	r21, r1
    c0aa:	f1 f0       	breq	.+60     	; 0xc0e8 <free+0x92>
    c0ac:	ea 01       	movw	r28, r20
    c0ae:	f5 cf       	rjmp	.-22     	; 0xc09a <free+0x44>
    c0b0:	c2 83       	std	Z+2, r28	; 0x02
    c0b2:	d3 83       	std	Z+3, r29	; 0x03
    c0b4:	40 81       	ld	r20, Z
    c0b6:	51 81       	ldd	r21, Z+1	; 0x01
    c0b8:	84 0f       	add	r24, r20
    c0ba:	95 1f       	adc	r25, r21
    c0bc:	c8 17       	cp	r28, r24
    c0be:	d9 07       	cpc	r29, r25
    c0c0:	59 f4       	brne	.+22     	; 0xc0d8 <free+0x82>
    c0c2:	88 81       	ld	r24, Y
    c0c4:	99 81       	ldd	r25, Y+1	; 0x01
    c0c6:	84 0f       	add	r24, r20
    c0c8:	95 1f       	adc	r25, r21
    c0ca:	02 96       	adiw	r24, 0x02	; 2
    c0cc:	80 83       	st	Z, r24
    c0ce:	91 83       	std	Z+1, r25	; 0x01
    c0d0:	8a 81       	ldd	r24, Y+2	; 0x02
    c0d2:	9b 81       	ldd	r25, Y+3	; 0x03
    c0d4:	82 83       	std	Z+2, r24	; 0x02
    c0d6:	93 83       	std	Z+3, r25	; 0x03
    c0d8:	21 15       	cp	r18, r1
    c0da:	31 05       	cpc	r19, r1
    c0dc:	29 f4       	brne	.+10     	; 0xc0e8 <free+0x92>
    c0de:	e0 93 31 2b 	sts	0x2B31, r30	; 0x802b31 <__flp>
    c0e2:	f0 93 32 2b 	sts	0x2B32, r31	; 0x802b32 <__flp+0x1>
    c0e6:	3d c0       	rjmp	.+122    	; 0xc162 <free+0x10c>
    c0e8:	e9 01       	movw	r28, r18
    c0ea:	ea 83       	std	Y+2, r30	; 0x02
    c0ec:	fb 83       	std	Y+3, r31	; 0x03
    c0ee:	49 91       	ld	r20, Y+
    c0f0:	59 91       	ld	r21, Y+
    c0f2:	c4 0f       	add	r28, r20
    c0f4:	d5 1f       	adc	r29, r21
    c0f6:	ec 17       	cp	r30, r28
    c0f8:	fd 07       	cpc	r31, r29
    c0fa:	61 f4       	brne	.+24     	; 0xc114 <free+0xbe>
    c0fc:	80 81       	ld	r24, Z
    c0fe:	91 81       	ldd	r25, Z+1	; 0x01
    c100:	84 0f       	add	r24, r20
    c102:	95 1f       	adc	r25, r21
    c104:	02 96       	adiw	r24, 0x02	; 2
    c106:	e9 01       	movw	r28, r18
    c108:	88 83       	st	Y, r24
    c10a:	99 83       	std	Y+1, r25	; 0x01
    c10c:	82 81       	ldd	r24, Z+2	; 0x02
    c10e:	93 81       	ldd	r25, Z+3	; 0x03
    c110:	8a 83       	std	Y+2, r24	; 0x02
    c112:	9b 83       	std	Y+3, r25	; 0x03
    c114:	e0 e0       	ldi	r30, 0x00	; 0
    c116:	f0 e0       	ldi	r31, 0x00	; 0
    c118:	12 96       	adiw	r26, 0x02	; 2
    c11a:	8d 91       	ld	r24, X+
    c11c:	9c 91       	ld	r25, X
    c11e:	13 97       	sbiw	r26, 0x03	; 3
    c120:	00 97       	sbiw	r24, 0x00	; 0
    c122:	19 f0       	breq	.+6      	; 0xc12a <free+0xd4>
    c124:	fd 01       	movw	r30, r26
    c126:	dc 01       	movw	r26, r24
    c128:	f7 cf       	rjmp	.-18     	; 0xc118 <free+0xc2>
    c12a:	8d 91       	ld	r24, X+
    c12c:	9c 91       	ld	r25, X
    c12e:	11 97       	sbiw	r26, 0x01	; 1
    c130:	9d 01       	movw	r18, r26
    c132:	2e 5f       	subi	r18, 0xFE	; 254
    c134:	3f 4f       	sbci	r19, 0xFF	; 255
    c136:	82 0f       	add	r24, r18
    c138:	93 1f       	adc	r25, r19
    c13a:	20 91 2f 2b 	lds	r18, 0x2B2F	; 0x802b2f <__brkval>
    c13e:	30 91 30 2b 	lds	r19, 0x2B30	; 0x802b30 <__brkval+0x1>
    c142:	28 17       	cp	r18, r24
    c144:	39 07       	cpc	r19, r25
    c146:	69 f4       	brne	.+26     	; 0xc162 <free+0x10c>
    c148:	30 97       	sbiw	r30, 0x00	; 0
    c14a:	29 f4       	brne	.+10     	; 0xc156 <free+0x100>
    c14c:	10 92 31 2b 	sts	0x2B31, r1	; 0x802b31 <__flp>
    c150:	10 92 32 2b 	sts	0x2B32, r1	; 0x802b32 <__flp+0x1>
    c154:	02 c0       	rjmp	.+4      	; 0xc15a <free+0x104>
    c156:	12 82       	std	Z+2, r1	; 0x02
    c158:	13 82       	std	Z+3, r1	; 0x03
    c15a:	a0 93 2f 2b 	sts	0x2B2F, r26	; 0x802b2f <__brkval>
    c15e:	b0 93 30 2b 	sts	0x2B30, r27	; 0x802b30 <__brkval+0x1>
    c162:	df 91       	pop	r29
    c164:	cf 91       	pop	r28
    c166:	08 95       	ret

0000c168 <strnlen_P>:
    c168:	fc 01       	movw	r30, r24
    c16a:	05 90       	lpm	r0, Z+
    c16c:	61 50       	subi	r22, 0x01	; 1
    c16e:	70 40       	sbci	r23, 0x00	; 0
    c170:	01 10       	cpse	r0, r1
    c172:	d8 f7       	brcc	.-10     	; 0xc16a <strnlen_P+0x2>
    c174:	80 95       	com	r24
    c176:	90 95       	com	r25
    c178:	8e 0f       	add	r24, r30
    c17a:	9f 1f       	adc	r25, r31
    c17c:	08 95       	ret

0000c17e <memset>:
    c17e:	dc 01       	movw	r26, r24
    c180:	01 c0       	rjmp	.+2      	; 0xc184 <memset+0x6>
    c182:	6d 93       	st	X+, r22
    c184:	41 50       	subi	r20, 0x01	; 1
    c186:	50 40       	sbci	r21, 0x00	; 0
    c188:	e0 f7       	brcc	.-8      	; 0xc182 <memset+0x4>
    c18a:	08 95       	ret

0000c18c <strnlen>:
    c18c:	fc 01       	movw	r30, r24
    c18e:	61 50       	subi	r22, 0x01	; 1
    c190:	70 40       	sbci	r23, 0x00	; 0
    c192:	01 90       	ld	r0, Z+
    c194:	01 10       	cpse	r0, r1
    c196:	d8 f7       	brcc	.-10     	; 0xc18e <strnlen+0x2>
    c198:	80 95       	com	r24
    c19a:	90 95       	com	r25
    c19c:	8e 0f       	add	r24, r30
    c19e:	9f 1f       	adc	r25, r31
    c1a0:	08 95       	ret

0000c1a2 <fputc>:
    c1a2:	0f 93       	push	r16
    c1a4:	1f 93       	push	r17
    c1a6:	cf 93       	push	r28
    c1a8:	df 93       	push	r29
    c1aa:	fb 01       	movw	r30, r22
    c1ac:	23 81       	ldd	r18, Z+3	; 0x03
    c1ae:	21 fd       	sbrc	r18, 1
    c1b0:	03 c0       	rjmp	.+6      	; 0xc1b8 <fputc+0x16>
    c1b2:	8f ef       	ldi	r24, 0xFF	; 255
    c1b4:	9f ef       	ldi	r25, 0xFF	; 255
    c1b6:	2c c0       	rjmp	.+88     	; 0xc210 <fputc+0x6e>
    c1b8:	22 ff       	sbrs	r18, 2
    c1ba:	16 c0       	rjmp	.+44     	; 0xc1e8 <fputc+0x46>
    c1bc:	46 81       	ldd	r20, Z+6	; 0x06
    c1be:	57 81       	ldd	r21, Z+7	; 0x07
    c1c0:	24 81       	ldd	r18, Z+4	; 0x04
    c1c2:	35 81       	ldd	r19, Z+5	; 0x05
    c1c4:	42 17       	cp	r20, r18
    c1c6:	53 07       	cpc	r21, r19
    c1c8:	44 f4       	brge	.+16     	; 0xc1da <fputc+0x38>
    c1ca:	a0 81       	ld	r26, Z
    c1cc:	b1 81       	ldd	r27, Z+1	; 0x01
    c1ce:	9d 01       	movw	r18, r26
    c1d0:	2f 5f       	subi	r18, 0xFF	; 255
    c1d2:	3f 4f       	sbci	r19, 0xFF	; 255
    c1d4:	20 83       	st	Z, r18
    c1d6:	31 83       	std	Z+1, r19	; 0x01
    c1d8:	8c 93       	st	X, r24
    c1da:	26 81       	ldd	r18, Z+6	; 0x06
    c1dc:	37 81       	ldd	r19, Z+7	; 0x07
    c1de:	2f 5f       	subi	r18, 0xFF	; 255
    c1e0:	3f 4f       	sbci	r19, 0xFF	; 255
    c1e2:	26 83       	std	Z+6, r18	; 0x06
    c1e4:	37 83       	std	Z+7, r19	; 0x07
    c1e6:	14 c0       	rjmp	.+40     	; 0xc210 <fputc+0x6e>
    c1e8:	8b 01       	movw	r16, r22
    c1ea:	ec 01       	movw	r28, r24
    c1ec:	fb 01       	movw	r30, r22
    c1ee:	00 84       	ldd	r0, Z+8	; 0x08
    c1f0:	f1 85       	ldd	r31, Z+9	; 0x09
    c1f2:	e0 2d       	mov	r30, r0
    c1f4:	19 95       	eicall
    c1f6:	89 2b       	or	r24, r25
    c1f8:	e1 f6       	brne	.-72     	; 0xc1b2 <fputc+0x10>
    c1fa:	d8 01       	movw	r26, r16
    c1fc:	16 96       	adiw	r26, 0x06	; 6
    c1fe:	8d 91       	ld	r24, X+
    c200:	9c 91       	ld	r25, X
    c202:	17 97       	sbiw	r26, 0x07	; 7
    c204:	01 96       	adiw	r24, 0x01	; 1
    c206:	16 96       	adiw	r26, 0x06	; 6
    c208:	8d 93       	st	X+, r24
    c20a:	9c 93       	st	X, r25
    c20c:	17 97       	sbiw	r26, 0x07	; 7
    c20e:	ce 01       	movw	r24, r28
    c210:	df 91       	pop	r29
    c212:	cf 91       	pop	r28
    c214:	1f 91       	pop	r17
    c216:	0f 91       	pop	r16
    c218:	08 95       	ret

0000c21a <__ultoa_invert>:
    c21a:	fa 01       	movw	r30, r20
    c21c:	aa 27       	eor	r26, r26
    c21e:	28 30       	cpi	r18, 0x08	; 8
    c220:	51 f1       	breq	.+84     	; 0xc276 <__ultoa_invert+0x5c>
    c222:	20 31       	cpi	r18, 0x10	; 16
    c224:	81 f1       	breq	.+96     	; 0xc286 <__ultoa_invert+0x6c>
    c226:	e8 94       	clt
    c228:	6f 93       	push	r22
    c22a:	6e 7f       	andi	r22, 0xFE	; 254
    c22c:	6e 5f       	subi	r22, 0xFE	; 254
    c22e:	7f 4f       	sbci	r23, 0xFF	; 255
    c230:	8f 4f       	sbci	r24, 0xFF	; 255
    c232:	9f 4f       	sbci	r25, 0xFF	; 255
    c234:	af 4f       	sbci	r26, 0xFF	; 255
    c236:	b1 e0       	ldi	r27, 0x01	; 1
    c238:	3e d0       	rcall	.+124    	; 0xc2b6 <__ultoa_invert+0x9c>
    c23a:	b4 e0       	ldi	r27, 0x04	; 4
    c23c:	3c d0       	rcall	.+120    	; 0xc2b6 <__ultoa_invert+0x9c>
    c23e:	67 0f       	add	r22, r23
    c240:	78 1f       	adc	r23, r24
    c242:	89 1f       	adc	r24, r25
    c244:	9a 1f       	adc	r25, r26
    c246:	a1 1d       	adc	r26, r1
    c248:	68 0f       	add	r22, r24
    c24a:	79 1f       	adc	r23, r25
    c24c:	8a 1f       	adc	r24, r26
    c24e:	91 1d       	adc	r25, r1
    c250:	a1 1d       	adc	r26, r1
    c252:	6a 0f       	add	r22, r26
    c254:	71 1d       	adc	r23, r1
    c256:	81 1d       	adc	r24, r1
    c258:	91 1d       	adc	r25, r1
    c25a:	a1 1d       	adc	r26, r1
    c25c:	20 d0       	rcall	.+64     	; 0xc29e <__ultoa_invert+0x84>
    c25e:	09 f4       	brne	.+2      	; 0xc262 <__ultoa_invert+0x48>
    c260:	68 94       	set
    c262:	3f 91       	pop	r19
    c264:	2a e0       	ldi	r18, 0x0A	; 10
    c266:	26 9f       	mul	r18, r22
    c268:	11 24       	eor	r1, r1
    c26a:	30 19       	sub	r19, r0
    c26c:	30 5d       	subi	r19, 0xD0	; 208
    c26e:	31 93       	st	Z+, r19
    c270:	de f6       	brtc	.-74     	; 0xc228 <__ultoa_invert+0xe>
    c272:	cf 01       	movw	r24, r30
    c274:	08 95       	ret
    c276:	46 2f       	mov	r20, r22
    c278:	47 70       	andi	r20, 0x07	; 7
    c27a:	40 5d       	subi	r20, 0xD0	; 208
    c27c:	41 93       	st	Z+, r20
    c27e:	b3 e0       	ldi	r27, 0x03	; 3
    c280:	0f d0       	rcall	.+30     	; 0xc2a0 <__ultoa_invert+0x86>
    c282:	c9 f7       	brne	.-14     	; 0xc276 <__ultoa_invert+0x5c>
    c284:	f6 cf       	rjmp	.-20     	; 0xc272 <__ultoa_invert+0x58>
    c286:	46 2f       	mov	r20, r22
    c288:	4f 70       	andi	r20, 0x0F	; 15
    c28a:	40 5d       	subi	r20, 0xD0	; 208
    c28c:	4a 33       	cpi	r20, 0x3A	; 58
    c28e:	18 f0       	brcs	.+6      	; 0xc296 <__ultoa_invert+0x7c>
    c290:	49 5d       	subi	r20, 0xD9	; 217
    c292:	31 fd       	sbrc	r19, 1
    c294:	40 52       	subi	r20, 0x20	; 32
    c296:	41 93       	st	Z+, r20
    c298:	02 d0       	rcall	.+4      	; 0xc29e <__ultoa_invert+0x84>
    c29a:	a9 f7       	brne	.-22     	; 0xc286 <__ultoa_invert+0x6c>
    c29c:	ea cf       	rjmp	.-44     	; 0xc272 <__ultoa_invert+0x58>
    c29e:	b4 e0       	ldi	r27, 0x04	; 4
    c2a0:	a6 95       	lsr	r26
    c2a2:	97 95       	ror	r25
    c2a4:	87 95       	ror	r24
    c2a6:	77 95       	ror	r23
    c2a8:	67 95       	ror	r22
    c2aa:	ba 95       	dec	r27
    c2ac:	c9 f7       	brne	.-14     	; 0xc2a0 <__ultoa_invert+0x86>
    c2ae:	00 97       	sbiw	r24, 0x00	; 0
    c2b0:	61 05       	cpc	r22, r1
    c2b2:	71 05       	cpc	r23, r1
    c2b4:	08 95       	ret
    c2b6:	9b 01       	movw	r18, r22
    c2b8:	ac 01       	movw	r20, r24
    c2ba:	0a 2e       	mov	r0, r26
    c2bc:	06 94       	lsr	r0
    c2be:	57 95       	ror	r21
    c2c0:	47 95       	ror	r20
    c2c2:	37 95       	ror	r19
    c2c4:	27 95       	ror	r18
    c2c6:	ba 95       	dec	r27
    c2c8:	c9 f7       	brne	.-14     	; 0xc2bc <__ultoa_invert+0xa2>
    c2ca:	62 0f       	add	r22, r18
    c2cc:	73 1f       	adc	r23, r19
    c2ce:	84 1f       	adc	r24, r20
    c2d0:	95 1f       	adc	r25, r21
    c2d2:	a0 1d       	adc	r26, r0
    c2d4:	08 95       	ret

0000c2d6 <_exit>:
    c2d6:	f8 94       	cli

0000c2d8 <__stop_program>:
    c2d8:	ff cf       	rjmp	.-2      	; 0xc2d8 <__stop_program>
