## Up and down counter

This repository contains a simple Verilog counter module. It is counting up when `count_set` is equal to `0` and counting down when `count_set` is equal to `1`

There is also a testbench included, going through all possible states. 
