#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Oct 24 17:52:29 2019
# Process ID: 15336
# Current directory: C:/Vivado/i2s_playback
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12708 C:\Vivado\i2s_playback\i2s_playback.xpr
# Log file: C:/Vivado/i2s_playback/vivado.log
# Journal file: C:/Vivado/i2s_playback\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/i2s_playback/i2s_playback.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 824.141 ; gain = 109.484
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_randomEfect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_randomEfect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EfectoCHORUS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_randomEfect
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 893a0b9648674972a087b3809a8290bd --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_randomEfect_behav xil_defaultlib.tb_randomEfect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.EfectoCHORUS [efectochorus_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_randomefect
Built simulation snapshot tb_randomEfect_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav/xsim.dir/tb_randomEfect_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav/xsim.dir/tb_randomEfect_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 24 17:54:35 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 24 17:54:35 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_randomEfect_behav -key {Behavioral:sim_1:Functional:tb_randomEfect} -tclbatch {tb_randomEfect.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_randomEfect.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb_randomEfect/data_in_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /tb_randomEfect/data_out_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
Note: line: 6
Time: 0 ps  Iteration: 1  Process: /tb_randomEfect/line__121  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd
Note: line: 6
Time: 10 ns  Iteration: 1  Process: /tb_randomEfect/line__121  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd
Note: line: 6
Time: 20 ns  Iteration: 1  Process: /tb_randomEfect/line__121  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd
Note: line: 6
Time: 30 ns  Iteration: 1  Process: /tb_randomEfect/line__121  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd
Note: line: 6
Time: 40 ns  Iteration: 1  Process: /tb_randomEfect/line__121  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd
Note: line: 6
Time: 50 ns  Iteration: 1  Process: /tb_randomEfect/line__121  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd
Note: line: 6
Time: 60 ns  Iteration: 1  Process: /tb_randomEfect/line__121  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd
ERROR: Index 4000 out of bound 0 to 3999
Time: 70 ns  Iteration: 1  Process: /tb_randomEfect/Unit_EfectCHORUS/line__94
  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd

HDL Line: C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd:103
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_randomEfect_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 827.293 ; gain = 0.406
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_randomEfect' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_randomEfect_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EfectoCHORUS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/i2s_playback/i2s_playback.srcs/sim_1/new/tb_randomEfect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_randomEfect
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado/i2s_playback/i2s_playback.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 893a0b9648674972a087b3809a8290bd --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_randomEfect_behav xil_defaultlib.tb_randomEfect -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.EfectoCHORUS [efectochorus_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_randomefect
Built simulation snapshot tb_randomEfect_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
ERROR: Index 16 out of bound 15 downto 0
Time: 0 ps  Iteration: 0  Process: /tb_randomEfect/Unit_EfectCHORUS/line__78
  File: C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd

HDL Line: C:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/new/EfectoCHORUS.vhd:88
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 829.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 18:03:22 2019...
