$date
	Sat Aug 01 15:42:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TABLA1_POS $end
$var wire 1 ! a1 $end
$var wire 1 " a2 $end
$var wire 1 # a3 $end
$var wire 1 $ b1 $end
$var wire 1 % b2 $end
$var wire 1 & b3 $end
$var wire 1 ' out $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0'
0$
0#
1*
#2
1'
1#
1$
0"
0*
1)
#3
0'
0%
0#
1*
#4
1'
1#
1"
1%
0!
0*
0)
1(
#5
0#
1*
#6
0'
0&
1#
0"
0*
1)
#7
1'
1&
0#
1*
#8
