Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Desktop/cpu/EC1_copy/tbbbb_isim_beh.exe -prj /home/ise/Desktop/cpu/EC1_copy/tbbbb_beh.prj work.tbbbb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/romcpu.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/register_Answer.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/registerB.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/regAA.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/PCcpu.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/mux3.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/ircpu.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/incre.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/Bmux.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/Amux.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/ALUmain.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/datpath.v" into library work
Analyzing Verilog file "/home/ise/Desktop/cpu/EC1_copy/tbbbb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/Desktop/cpu/EC1_copy/datpath.v" Line 41: Size mismatch in connection of port <d2>. Formal port size is 2-bit while actual signal size is 4-bit.
Completed static elaboration
Fuse Memory Usage: 94932 KB
Fuse CPU Usage: 840 ms
Compiling module Amux
Compiling module Bmux
Compiling module regAA
Compiling module registerB
Compiling module ALUmain
Compiling module register_Answer
Compiling module romcpu
Compiling module ircpu
Compiling module mux3
Compiling module PCcpu
Compiling module incre
Compiling module datapath
Compiling module tbbbb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable /home/ise/Desktop/cpu/EC1_copy/tbbbb_isim_beh.exe
Fuse Memory Usage: 98128 KB
Fuse CPU Usage: 850 ms
GCC CPU Usage: 260 ms
