<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › traps_32.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>traps_32.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * &#39;traps.c&#39; handles hardware traps and faults after we have saved some</span>
<span class="cm"> * state in &#39;entry.S&#39;.</span>
<span class="cm"> *</span>
<span class="cm"> *  SuperH version: Copyright (C) 1999 Niibe Yutaka</span>
<span class="cm"> *                  Copyright (C) 2000 Philipp Rumpf</span>
<span class="cm"> *                  Copyright (C) 2000 David Howells</span>
<span class="cm"> *                  Copyright (C) 2002 - 2010 Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;linux/hardirq.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kallsyms.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/bug.h&gt;</span>
<span class="cp">#include &lt;linux/debug_locks.h&gt;</span>
<span class="cp">#include &lt;linux/kdebug.h&gt;</span>
<span class="cp">#include &lt;linux/kexec.h&gt;</span>
<span class="cp">#include &lt;linux/limits.h&gt;</span>
<span class="cp">#include &lt;linux/sysfs.h&gt;</span>
<span class="cp">#include &lt;linux/uaccess.h&gt;</span>
<span class="cp">#include &lt;linux/perf_event.h&gt;</span>
<span class="cp">#include &lt;asm/alignment.h&gt;</span>
<span class="cp">#include &lt;asm/fpu.h&gt;</span>
<span class="cp">#include &lt;asm/kprobes.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>
<span class="cp">#include &lt;asm/bl_bit.h&gt;</span>

<span class="cp">#ifdef CONFIG_CPU_SH2</span>
<span class="cp"># define TRAP_RESERVED_INST	4</span>
<span class="cp"># define TRAP_ILLEGAL_SLOT_INST	6</span>
<span class="cp"># define TRAP_ADDRESS_ERROR	9</span>
<span class="cp"># ifdef CONFIG_CPU_SH2A</span>
<span class="cp">#  define TRAP_UBC		12</span>
<span class="cp">#  define TRAP_FPU_ERROR	13</span>
<span class="cp">#  define TRAP_DIVZERO_ERROR	17</span>
<span class="cp">#  define TRAP_DIVOVF_ERROR	18</span>
<span class="cp"># endif</span>
<span class="cp">#else</span>
<span class="cp">#define TRAP_RESERVED_INST	12</span>
<span class="cp">#define TRAP_ILLEGAL_SLOT_INST	13</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dump_mem</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bottom</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">top</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">p</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s(0x%08lx to 0x%08lx)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">str</span><span class="p">,</span> <span class="n">bottom</span><span class="p">,</span> <span class="n">top</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">p</span> <span class="o">=</span> <span class="n">bottom</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">31</span><span class="p">;</span> <span class="n">p</span> <span class="o">&lt;</span> <span class="n">top</span><span class="p">;</span> <span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%04lx: &quot;</span><span class="p">,</span> <span class="n">p</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">p</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">p</span> <span class="o">&lt;</span> <span class="n">bottom</span> <span class="o">||</span> <span class="n">p</span> <span class="o">&gt;=</span> <span class="n">top</span><span class="p">)</span>
				<span class="n">printk</span><span class="p">(</span><span class="s">&quot;         &quot;</span><span class="p">);</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">__get_user</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
					<span class="k">return</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%08x &quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">die_lock</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">die</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">str</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span> <span class="n">regs</span><span class="p">,</span> <span class="kt">long</span> <span class="n">err</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">die_counter</span><span class="p">;</span>

	<span class="n">oops_enter</span><span class="p">();</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">die_lock</span><span class="p">);</span>
	<span class="n">console_verbose</span><span class="p">();</span>
	<span class="n">bust_spinlocks</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: %04lx [#%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">str</span><span class="p">,</span> <span class="n">err</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="o">++</span><span class="n">die_counter</span><span class="p">);</span>
	<span class="n">print_modules</span><span class="p">();</span>
	<span class="n">show_regs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Process: %s (pid: %d, stack limit = %p)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">comm</span><span class="p">,</span>
			<span class="n">task_pid_nr</span><span class="p">(</span><span class="n">current</span><span class="p">),</span> <span class="n">task_stack_page</span><span class="p">(</span><span class="n">current</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">user_mode</span><span class="p">(</span><span class="n">regs</span><span class="p">)</span> <span class="o">||</span> <span class="n">in_interrupt</span><span class="p">())</span>
		<span class="n">dump_mem</span><span class="p">(</span><span class="s">&quot;Stack: &quot;</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">15</span><span class="p">],</span> <span class="n">THREAD_SIZE</span> <span class="o">+</span>
			 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">task_stack_page</span><span class="p">(</span><span class="n">current</span><span class="p">));</span>

	<span class="n">notify_die</span><span class="p">(</span><span class="n">DIE_OOPS</span><span class="p">,</span> <span class="n">str</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">err</span><span class="p">,</span> <span class="mi">255</span><span class="p">,</span> <span class="n">SIGSEGV</span><span class="p">);</span>

	<span class="n">bust_spinlocks</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">add_taint</span><span class="p">(</span><span class="n">TAINT_DIE</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">die_lock</span><span class="p">);</span>
	<span class="n">oops_exit</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">kexec_should_crash</span><span class="p">(</span><span class="n">current</span><span class="p">))</span>
		<span class="n">crash_kexec</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">in_interrupt</span><span class="p">())</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Fatal exception in interrupt&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">panic_on_oops</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Fatal exception&quot;</span><span class="p">);</span>

	<span class="n">do_exit</span><span class="p">(</span><span class="n">SIGSEGV</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">die_if_kernel</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
				 <span class="kt">long</span> <span class="n">err</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">user_mode</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span>
		<span class="n">die</span><span class="p">(</span><span class="n">str</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * try and fix up kernelspace address errors</span>
<span class="cm"> * - userspace errors just cause EFAULT to be returned, resulting in SEGV</span>
<span class="cm"> * - kernel/userspace interfaces cause a jump to an appropriate handler</span>
<span class="cm"> * - other kernel errors are bad</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">die_if_no_fixup</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">str</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span> <span class="n">regs</span><span class="p">,</span> <span class="kt">long</span> <span class="n">err</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">user_mode</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">exception_table_entry</span> <span class="o">*</span><span class="n">fixup</span><span class="p">;</span>
		<span class="n">fixup</span> <span class="o">=</span> <span class="n">search_exception_tables</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fixup</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">fixup</span><span class="o">-&gt;</span><span class="n">fixup</span><span class="p">;</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">die</span><span class="p">(</span><span class="n">str</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sign_extend</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">dst</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef __LITTLE_ENDIAN__</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">dst</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#else</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">dst</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">dst</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">dst</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mem_access</span> <span class="n">user_mem_access</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">copy_from_user</span><span class="p">,</span>
	<span class="n">copy_to_user</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * handle an instruction that does an unaligned memory access by emulating the</span>
<span class="cm"> * desired behaviour</span>
<span class="cm"> * - note that PC _may not_ point to the faulting instruction</span>
<span class="cm"> *   (if that instruction is in a branch delay slot)</span>
<span class="cm"> * - return 0 if emulation okay, -EFAULT on existential error</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">handle_unaligned_ins</span><span class="p">(</span><span class="n">insn_size_t</span> <span class="n">instruction</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">mem_access</span> <span class="o">*</span><span class="n">ma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">rm</span><span class="p">,</span> <span class="o">*</span><span class="n">rn</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="o">*</span><span class="n">dst</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="n">srcu</span><span class="p">,</span> <span class="o">*</span><span class="n">dstu</span><span class="p">;</span>

	<span class="n">index</span> <span class="o">=</span> <span class="p">(</span><span class="n">instruction</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">)</span><span class="o">&amp;</span><span class="mi">15</span><span class="p">;</span>	<span class="cm">/* 0x0F00 */</span>
	<span class="n">rn</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>

	<span class="n">index</span> <span class="o">=</span> <span class="p">(</span><span class="n">instruction</span><span class="o">&gt;&gt;</span><span class="mi">4</span><span class="p">)</span><span class="o">&amp;</span><span class="mi">15</span><span class="p">;</span>	<span class="cm">/* 0x00F0 */</span>
	<span class="n">rm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>

	<span class="n">count</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mi">3</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">count</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="n">inc_unaligned_byte_access</span><span class="p">();</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="n">inc_unaligned_word_access</span><span class="p">();</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>: <span class="n">inc_unaligned_dword_access</span><span class="p">();</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>: <span class="n">inc_unaligned_multi_access</span><span class="p">();</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">instruction</span><span class="o">&gt;&gt;</span><span class="mi">12</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* mov.[bwl] to/from memory via r0+rn */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">instruction</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* from memory */</span>
			<span class="n">srcu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">*</span><span class="n">rm</span><span class="p">;</span>
			<span class="n">srcu</span> <span class="o">+=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
			<span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">rn</span><span class="p">;</span>
			<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">dst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#if !defined(__LITTLE_ENDIAN__)</span>
			<span class="n">dst</span> <span class="o">+=</span> <span class="mi">4</span><span class="o">-</span><span class="n">count</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">from</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">srcu</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>

			<span class="n">sign_extend</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">dst</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* to memory */</span>
			<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">rm</span><span class="p">;</span>
<span class="cp">#if !defined(__LITTLE_ENDIAN__)</span>
			<span class="n">src</span> <span class="o">+=</span> <span class="mi">4</span><span class="o">-</span><span class="n">count</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="n">dstu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">*</span><span class="n">rn</span><span class="p">;</span>
			<span class="n">dstu</span> <span class="o">+=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">to</span><span class="p">(</span><span class="n">dstu</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* mov.l Rm,@(disp,Rn) */</span>
		<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span> <span class="n">rm</span><span class="p">;</span>
		<span class="n">dstu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">*</span><span class="n">rn</span><span class="p">;</span>
		<span class="n">dstu</span> <span class="o">+=</span> <span class="p">(</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mh">0x000F</span><span class="p">)</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">to</span><span class="p">(</span><span class="n">dstu</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="mi">4</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">2</span>: <span class="cm">/* mov.[bwl] to memory, possibly with pre-decrement */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">instruction</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span>
			<span class="o">*</span><span class="n">rn</span> <span class="o">-=</span> <span class="n">count</span><span class="p">;</span>
		<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span> <span class="n">rm</span><span class="p">;</span>
		<span class="n">dstu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">*</span><span class="n">rn</span><span class="p">;</span>
<span class="cp">#if !defined(__LITTLE_ENDIAN__)</span>
		<span class="n">src</span> <span class="o">+=</span> <span class="mi">4</span><span class="o">-</span><span class="n">count</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">to</span><span class="p">(</span><span class="n">dstu</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">5</span>: <span class="cm">/* mov.l @(disp,Rm),Rn */</span>
		<span class="n">srcu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">*</span><span class="n">rm</span><span class="p">;</span>
		<span class="n">srcu</span> <span class="o">+=</span> <span class="p">(</span><span class="n">instruction</span> <span class="o">&amp;</span> <span class="mh">0x000F</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">rn</span><span class="p">;</span>
		<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">dst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">from</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">srcu</span><span class="p">,</span> <span class="mi">4</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">6</span>:	<span class="cm">/* mov.[bwl] from memory, possibly with post-increment */</span>
		<span class="n">srcu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">*</span><span class="n">rm</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">instruction</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span>
			<span class="o">*</span><span class="n">rm</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>
		<span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="o">*</span><span class="p">)</span> <span class="n">rn</span><span class="p">;</span>
		<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="o">*</span><span class="p">)</span><span class="n">dst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#if !defined(__LITTLE_ENDIAN__)</span>
		<span class="n">dst</span> <span class="o">+=</span> <span class="mi">4</span><span class="o">-</span><span class="n">count</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">from</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">srcu</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
		<span class="n">sign_extend</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">dst</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">8</span>:
		<span class="k">switch</span> <span class="p">((</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mh">0xFF00</span><span class="p">)</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x81</span>: <span class="cm">/* mov.w R0,@(disp,Rn) */</span>
			<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="cp">#if !defined(__LITTLE_ENDIAN__)</span>
			<span class="n">src</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="n">dstu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">*</span><span class="n">rm</span><span class="p">;</span> <span class="cm">/* called Rn in the spec */</span>
			<span class="n">dstu</span> <span class="o">+=</span> <span class="p">(</span><span class="n">instruction</span> <span class="o">&amp;</span> <span class="mh">0x000F</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">to</span><span class="p">(</span><span class="n">dstu</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="mi">2</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="mh">0x85</span>: <span class="cm">/* mov.w @(disp,Rm),R0 */</span>
			<span class="n">srcu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="o">*</span><span class="n">rm</span><span class="p">;</span>
			<span class="n">srcu</span> <span class="o">+=</span> <span class="p">(</span><span class="n">instruction</span> <span class="o">&amp;</span> <span class="mh">0x000F</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
			<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">dst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#if !defined(__LITTLE_ENDIAN__)</span>
			<span class="n">dst</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">from</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">srcu</span><span class="p">,</span> <span class="mi">2</span><span class="p">))</span>
				<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
			<span class="n">sign_extend</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">dst</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">9</span>: <span class="cm">/* mov.w @(disp,PC),Rn */</span>
		<span class="n">srcu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">;</span>
		<span class="n">srcu</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">srcu</span> <span class="o">+=</span> <span class="p">(</span><span class="n">instruction</span> <span class="o">&amp;</span> <span class="mh">0x00FF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">rn</span><span class="p">;</span>
		<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">dst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#if !defined(__LITTLE_ENDIAN__)</span>
		<span class="n">dst</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
<span class="cp">#endif</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">from</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">srcu</span><span class="p">,</span> <span class="mi">2</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
		<span class="n">sign_extend</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">dst</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0xd</span>: <span class="cm">/* mov.l @(disp,PC),Rn */</span>
		<span class="n">srcu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">);</span>
		<span class="n">srcu</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">srcu</span> <span class="o">+=</span> <span class="p">(</span><span class="n">instruction</span> <span class="o">&amp;</span> <span class="mh">0x00FF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dst</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">rn</span><span class="p">;</span>
		<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">dst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ma</span><span class="o">-&gt;</span><span class="n">from</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">srcu</span><span class="p">,</span> <span class="mi">4</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">fetch_fault</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

 <span class="nl">fetch_fault:</span>
	<span class="cm">/* Argh. Address not only misaligned but also non-existent.</span>
<span class="cm">	 * Raise an EFAULT and see if it&#39;s trapped</span>
<span class="cm">	 */</span>
	<span class="n">die_if_no_fixup</span><span class="p">(</span><span class="s">&quot;Fault in unaligned fixup&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * emulate the instruction in the delay slot</span>
<span class="cm"> * - fetches the instruction from PC+2</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">handle_delayslot</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
				   <span class="n">insn_size_t</span> <span class="n">old_instruction</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">mem_access</span> <span class="o">*</span><span class="n">ma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">insn_size_t</span> <span class="n">instruction</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__user</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span>
		<span class="n">instruction_size</span><span class="p">(</span><span class="n">old_instruction</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">copy_from_user</span><span class="p">(</span><span class="o">&amp;</span><span class="n">instruction</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">instruction</span><span class="p">)))</span> <span class="p">{</span>
		<span class="cm">/* the instruction-fetch faulted */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">user_mode</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

		<span class="cm">/* kernel */</span>
		<span class="n">die</span><span class="p">(</span><span class="s">&quot;delay-slot-insn faulting in handle_unaligned_delayslot&quot;</span><span class="p">,</span>
		    <span class="n">regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">handle_unaligned_ins</span><span class="p">(</span><span class="n">instruction</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * handle an instruction that does an unaligned memory access</span>
<span class="cm"> * - have to be careful of branch delay-slot instructions that fault</span>
<span class="cm"> *  SH3:</span>
<span class="cm"> *   - if the branch would be taken PC points to the branch</span>
<span class="cm"> *   - if the branch would not be taken, PC points to delay-slot</span>
<span class="cm"> *  SH4:</span>
<span class="cm"> *   - PC always points to delayed branch</span>
<span class="cm"> * - return 0 if handled, -EFAULT if failed (may not return if in kernel)</span>
<span class="cm"> */</span>

<span class="cm">/* Macros to determine offset from current PC for branch instructions */</span>
<span class="cm">/* Explicit type coercion is used to force sign extension where needed */</span>
<span class="cp">#define SH_PC_8BIT_OFFSET(instr) ((((signed char)(instr))*2) + 4)</span>
<span class="cp">#define SH_PC_12BIT_OFFSET(instr) ((((signed short)(instr&lt;&lt;4))&gt;&gt;3) + 4)</span>

<span class="kt">int</span> <span class="nf">handle_unaligned_access</span><span class="p">(</span><span class="n">insn_size_t</span> <span class="n">instruction</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">mem_access</span> <span class="o">*</span><span class="n">ma</span><span class="p">,</span> <span class="kt">int</span> <span class="n">expected</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u_int</span> <span class="n">rm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">index</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * XXX: We can&#39;t handle mixed 16/32-bit instructions yet</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">instruction_size</span><span class="p">(</span><span class="n">instruction</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">index</span> <span class="o">=</span> <span class="p">(</span><span class="n">instruction</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">)</span><span class="o">&amp;</span><span class="mi">15</span><span class="p">;</span>	<span class="cm">/* 0x0F00 */</span>
	<span class="n">rm</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>

	<span class="cm">/*</span>
<span class="cm">	 * Log the unexpected fixups, and then pass them on to perf.</span>
<span class="cm">	 *</span>
<span class="cm">	 * We intentionally don&#39;t report the expected cases to perf as</span>
<span class="cm">	 * otherwise the trapped I/O case will skew the results too much</span>
<span class="cm">	 * to be useful.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">expected</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">unaligned_fixups_notify</span><span class="p">(</span><span class="n">current</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
		<span class="n">perf_sw_event</span><span class="p">(</span><span class="n">PERF_COUNT_SW_ALIGNMENT_FAULTS</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
			      <span class="n">regs</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mh">0xF000</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x0000</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">instruction</span><span class="o">==</span><span class="mh">0x000B</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* rts */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mh">0x00FF</span><span class="p">)</span><span class="o">==</span><span class="mh">0x0023</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* braf @Rm */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">rm</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mh">0x00FF</span><span class="p">)</span><span class="o">==</span><span class="mh">0x0003</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* bsrf @Rm */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">rm</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* mov.[bwl] to/from memory via r0+rn */</span>
			<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x1000</span>: <span class="cm">/* mov.l Rm,@(disp,Rn) */</span>
		<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x2000</span>: <span class="cm">/* mov.[bwl] to memory, possibly with pre-decrement */</span>
		<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x4000</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mh">0x00FF</span><span class="p">)</span><span class="o">==</span><span class="mh">0x002B</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* jmp @Rm */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">rm</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mh">0x00FF</span><span class="p">)</span><span class="o">==</span><span class="mh">0x000B</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* jsr @Rm */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
				<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">rm</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* mov.[bwl] to/from memory via r0+rn */</span>
			<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x5000</span>: <span class="cm">/* mov.l @(disp,Rm),Rn */</span>
		<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x6000</span>: <span class="cm">/* mov.[bwl] from memory, possibly with post-increment */</span>
		<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x8000</span>: <span class="cm">/* bf lab, bf/s lab, bt lab, bt/s lab */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">instruction</span><span class="o">&amp;</span><span class="mh">0x0F00</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x0100</span>: <span class="cm">/* mov.w R0,@(disp,Rm) */</span>
			<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0500</span>: <span class="cm">/* mov.w @(disp,Rm),R0 */</span>
			<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0B00</span>: <span class="cm">/* bf   lab - no delayslot*/</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0F00</span>: <span class="cm">/* bf/s lab */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#if defined(CONFIG_CPU_SH4) || defined(CONFIG_SH7705_CACHE_32KB)</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* next after slot */</span>
				<span class="k">else</span>
<span class="cp">#endif</span>
					<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">SH_PC_8BIT_OFFSET</span><span class="p">(</span><span class="n">instruction</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0900</span>: <span class="cm">/* bt   lab - no delayslot */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0D00</span>: <span class="cm">/* bt/s lab */</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#if defined(CONFIG_CPU_SH4) || defined(CONFIG_SH7705_CACHE_32KB)</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* next after slot */</span>
				<span class="k">else</span>
<span class="cp">#endif</span>
					<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">SH_PC_8BIT_OFFSET</span><span class="p">(</span><span class="n">instruction</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x9000</span>: <span class="cm">/* mov.w @(disp,Rm),Rn */</span>
		<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0xA000</span>: <span class="cm">/* bra label */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">SH_PC_12BIT_OFFSET</span><span class="p">(</span><span class="n">instruction</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0xB000</span>: <span class="cm">/* bsr label */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_delayslot</span><span class="p">(</span><span class="n">regs</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">SH_PC_12BIT_OFFSET</span><span class="p">(</span><span class="n">instruction</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0xD000</span>: <span class="cm">/* mov.l @(disp,Rm),Rn */</span>
		<span class="k">goto</span> <span class="n">simple</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* handle non-delay-slot instruction */</span>
 <span class="nl">simple:</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_unaligned_ins</span><span class="p">(</span><span class="n">instruction</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">ma</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">instruction_size</span><span class="p">(</span><span class="n">instruction</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Handle various address error exceptions:</span>
<span class="cm"> *  - instruction address error:</span>
<span class="cm"> *       misaligned PC</span>
<span class="cm"> *       PC &gt;= 0x80000000 in user mode</span>
<span class="cm"> *  - data address error (read and write)</span>
<span class="cm"> *       misaligned data access</span>
<span class="cm"> *       access to &gt;= 0x80000000 is user mode</span>
<span class="cm"> * Unfortuntaly we can&#39;t distinguish between instruction address error</span>
<span class="cm"> * and data address errors caused by read accesses.</span>
<span class="cm"> */</span>
<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">do_address_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">writeaccess</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">error_code</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">mm_segment_t</span> <span class="n">oldfs</span><span class="p">;</span>
	<span class="n">siginfo_t</span> <span class="n">info</span><span class="p">;</span>
	<span class="n">insn_size_t</span> <span class="n">instruction</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Intentional ifdef */</span>
<span class="cp">#ifdef CONFIG_CPU_HAS_SR_RB</span>
	<span class="n">error_code</span> <span class="o">=</span> <span class="n">lookup_exception_vector</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="n">oldfs</span> <span class="o">=</span> <span class="n">get_fs</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">user_mode</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">si_code</span> <span class="o">=</span> <span class="n">BUS_ADRERR</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">user_action</span><span class="p">;</span>

		<span class="n">local_irq_enable</span><span class="p">();</span>
		<span class="n">inc_unaligned_user_access</span><span class="p">();</span>

		<span class="n">set_fs</span><span class="p">(</span><span class="n">USER_DS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">copy_from_user</span><span class="p">(</span><span class="o">&amp;</span><span class="n">instruction</span><span class="p">,</span> <span class="p">(</span><span class="n">insn_size_t</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">),</span>
				   <span class="k">sizeof</span><span class="p">(</span><span class="n">instruction</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">set_fs</span><span class="p">(</span><span class="n">oldfs</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">uspace_segv</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">set_fs</span><span class="p">(</span><span class="n">oldfs</span><span class="p">);</span>

		<span class="cm">/* shout about userspace fixups */</span>
		<span class="n">unaligned_fixups_notify</span><span class="p">(</span><span class="n">current</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>

		<span class="n">user_action</span> <span class="o">=</span> <span class="n">unaligned_user_action</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">user_action</span> <span class="o">&amp;</span> <span class="n">UM_FIXUP</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">fixup</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">user_action</span> <span class="o">&amp;</span> <span class="n">UM_SIGNAL</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">uspace_segv</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* ignore */</span>
			<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">instruction_size</span><span class="p">(</span><span class="n">instruction</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

<span class="nl">fixup:</span>
		<span class="cm">/* bad PC is not something we can fix */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">si_code</span> <span class="o">=</span> <span class="n">BUS_ADRALN</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">uspace_segv</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">set_fs</span><span class="p">(</span><span class="n">USER_DS</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">handle_unaligned_access</span><span class="p">(</span><span class="n">instruction</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">user_mem_access</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					      <span class="n">address</span><span class="p">);</span>
		<span class="n">set_fs</span><span class="p">(</span><span class="n">oldfs</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span> <span class="cm">/* sorted */</span>
<span class="nl">uspace_segv:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;Sending SIGBUS to </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;</span><span class="s"> due to unaligned &quot;</span>
		       <span class="s">&quot;access (PC %lx PR %lx)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">comm</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">,</span>
		       <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span><span class="p">);</span>

		<span class="n">info</span><span class="p">.</span><span class="n">si_signo</span> <span class="o">=</span> <span class="n">SIGBUS</span><span class="p">;</span>
		<span class="n">info</span><span class="p">.</span><span class="n">si_errno</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">info</span><span class="p">.</span><span class="n">si_code</span> <span class="o">=</span> <span class="n">si_code</span><span class="p">;</span>
		<span class="n">info</span><span class="p">.</span><span class="n">si_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">address</span><span class="p">;</span>
		<span class="n">force_sig_info</span><span class="p">(</span><span class="n">SIGBUS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">,</span> <span class="n">current</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">inc_unaligned_kernel_access</span><span class="p">();</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">die</span><span class="p">(</span><span class="s">&quot;unaligned program counter&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">error_code</span><span class="p">);</span>

		<span class="n">set_fs</span><span class="p">(</span><span class="n">KERNEL_DS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">copy_from_user</span><span class="p">(</span><span class="o">&amp;</span><span class="n">instruction</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">),</span>
				   <span class="k">sizeof</span><span class="p">(</span><span class="n">instruction</span><span class="p">)))</span> <span class="p">{</span>
			<span class="cm">/* Argh. Fault on the instruction itself.</span>
<span class="cm">			   This should never happen non-SMP</span>
<span class="cm">			*/</span>
			<span class="n">set_fs</span><span class="p">(</span><span class="n">oldfs</span><span class="p">);</span>
			<span class="n">die</span><span class="p">(</span><span class="s">&quot;insn faulting in do_address_error&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">unaligned_fixups_notify</span><span class="p">(</span><span class="n">current</span><span class="p">,</span> <span class="n">instruction</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>

		<span class="n">handle_unaligned_access</span><span class="p">(</span><span class="n">instruction</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">user_mem_access</span><span class="p">,</span>
					<span class="mi">0</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>
		<span class="n">set_fs</span><span class="p">(</span><span class="n">oldfs</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SH_DSP</span>
<span class="cm">/*</span>
<span class="cm"> *	SH-DSP support gerg@snapgear.com.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">is_dsp_inst</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">inst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Safe guard if DSP mode is already enabled or we&#39;re lacking</span>
<span class="cm">	 * the DSP altogether.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CPU_HAS_DSP</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">SR_DSP</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">get_user</span><span class="p">(</span><span class="n">inst</span><span class="p">,</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">));</span>

	<span class="n">inst</span> <span class="o">&amp;=</span> <span class="mh">0xf000</span><span class="p">;</span>

	<span class="cm">/* Check for any type of DSP or support instruction */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">inst</span> <span class="o">==</span> <span class="mh">0xf000</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">inst</span> <span class="o">==</span> <span class="mh">0x4000</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define is_dsp_inst(regs)	(0)</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SH_DSP */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_CPU_SH2A</span>
<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">do_divide_error</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r4</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r5</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r6</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r7</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">__regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">siginfo_t</span> <span class="n">info</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">r4</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TRAP_DIVZERO_ERROR</span>:
		<span class="n">info</span><span class="p">.</span><span class="n">si_code</span> <span class="o">=</span> <span class="n">FPE_INTDIV</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">TRAP_DIVOVF_ERROR</span>:
		<span class="n">info</span><span class="p">.</span><span class="n">si_code</span> <span class="o">=</span> <span class="n">FPE_INTOVF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">force_sig_info</span><span class="p">(</span><span class="n">SIGFPE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">,</span> <span class="n">current</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">do_reserved_inst</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r4</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r5</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r6</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r7</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">__regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">RELOC_HIDE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">__regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">error_code</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_SH_FPU_EMU</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">inst</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">get_user</span><span class="p">(</span><span class="n">inst</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span><span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">do_fpu_inst</span><span class="p">(</span><span class="n">inst</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">instruction_size</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* not a FPU inst. */</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_SH_DSP</span>
	<span class="cm">/* Check if it&#39;s a DSP instruction */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_dsp_inst</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Enable DSP mode, and restart instruction. */</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">sr</span> <span class="o">|=</span> <span class="n">SR_DSP</span><span class="p">;</span>
		<span class="cm">/* Save DSP mode */</span>
		<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">dsp_status</span><span class="p">.</span><span class="n">status</span> <span class="o">|=</span> <span class="n">SR_DSP</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">error_code</span> <span class="o">=</span> <span class="n">lookup_exception_vector</span><span class="p">();</span>

	<span class="n">local_irq_enable</span><span class="p">();</span>
	<span class="n">force_sig</span><span class="p">(</span><span class="n">SIGILL</span><span class="p">,</span> <span class="n">tsk</span><span class="p">);</span>
	<span class="n">die_if_no_fixup</span><span class="p">(</span><span class="s">&quot;reserved instruction&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">error_code</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SH_FPU_EMU</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">emulate_branch</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">inst</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * bfs: 8fxx: PC+=d*2+4;</span>
<span class="cm">	 * bts: 8dxx: PC+=d*2+4;</span>
<span class="cm">	 * bra: axxx: PC+=D*2+4;</span>
<span class="cm">	 * bsr: bxxx: PC+=D*2+4  after PR=PC+4;</span>
<span class="cm">	 * braf:0x23: PC+=Rn*2+4;</span>
<span class="cm">	 * bsrf:0x03: PC+=Rn*2+4 after PR=PC+4;</span>
<span class="cm">	 * jmp: 4x2b: PC=Rn;</span>
<span class="cm">	 * jsr: 4x0b: PC=Rn      after PR=PC+4;</span>
<span class="cm">	 * rts: 000b: PC=PR;</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0xf000</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xb000</span><span class="p">)</span>  <span class="o">||</span>	<span class="cm">/* bsr */</span>
	    <span class="p">((</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0xf0ff</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0003</span><span class="p">)</span>  <span class="o">||</span>	<span class="cm">/* bsrf */</span>
	    <span class="p">((</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0xf0ff</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x400b</span><span class="p">))</span>	<span class="cm">/* jsr */</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0xfd00</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x8d00</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* bfs, bts */</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">SH_PC_8BIT_OFFSET</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0xe000</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xa000</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* bra, bsr */</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">SH_PC_12BIT_OFFSET</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0xf0df</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0003</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* braf, bsrf */</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[(</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0x0f00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">]</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0xf0df</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x400b</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* jmp, jsr */</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[(</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0x0f00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">];</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x000b</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* rts */</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">do_illegal_slot_inst</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r4</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r5</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r6</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r7</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">__regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">RELOC_HIDE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">__regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">inst</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">kprobe_handle_illslot</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_SH_FPU_EMU</span>
	<span class="n">get_user</span><span class="p">(</span><span class="n">inst</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">do_fpu_inst</span><span class="p">(</span><span class="n">inst</span><span class="p">,</span> <span class="n">regs</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">get_user</span><span class="p">(</span><span class="n">inst</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">emulate_branch</span><span class="p">(</span><span class="n">inst</span><span class="p">,</span> <span class="n">regs</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="cm">/* fault in branch.*/</span>
	<span class="p">}</span>
	<span class="cm">/* not a FPU inst. */</span>
<span class="cp">#endif</span>

	<span class="n">inst</span> <span class="o">=</span> <span class="n">lookup_exception_vector</span><span class="p">();</span>

	<span class="n">local_irq_enable</span><span class="p">();</span>
	<span class="n">force_sig</span><span class="p">(</span><span class="n">SIGILL</span><span class="p">,</span> <span class="n">tsk</span><span class="p">);</span>
	<span class="n">die_if_no_fixup</span><span class="p">(</span><span class="s">&quot;illegal slot instruction&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">inst</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">do_exception_error</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r4</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r5</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r6</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">r7</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">__regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">RELOC_HIDE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">__regs</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="kt">long</span> <span class="n">ex</span><span class="p">;</span>

	<span class="n">ex</span> <span class="o">=</span> <span class="n">lookup_exception_vector</span><span class="p">();</span>
	<span class="n">die_if_kernel</span><span class="p">(</span><span class="s">&quot;exception&quot;</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">ex</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">per_cpu_trap_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="o">*</span><span class="n">vbr_base</span><span class="p">;</span>

	<span class="cm">/* NOTE: The VBR value should be at P1</span>
<span class="cm">	   (or P2, virtural &quot;fixed&quot; address space).</span>
<span class="cm">	   It&#39;s definitely should not in physical address.  */</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;ldc	%0, vbr&quot;</span>
		     <span class="o">:</span> <span class="cm">/* no output */</span>
		     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">vbr_base</span><span class="p">)</span>
		     <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>

	<span class="cm">/* disable exception blocking now when the vbr has been setup */</span>
	<span class="n">clear_bl_bit</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="o">*</span><span class="nf">set_exception_table_vec</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vec</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">handler</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="o">*</span><span class="n">exception_handling_table</span><span class="p">[];</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">old_handler</span><span class="p">;</span>

	<span class="n">old_handler</span> <span class="o">=</span> <span class="n">exception_handling_table</span><span class="p">[</span><span class="n">vec</span><span class="p">];</span>
	<span class="n">exception_handling_table</span><span class="p">[</span><span class="n">vec</span><span class="p">]</span> <span class="o">=</span> <span class="n">handler</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">old_handler</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">trap_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">set_exception_table_vec</span><span class="p">(</span><span class="n">TRAP_RESERVED_INST</span><span class="p">,</span> <span class="n">do_reserved_inst</span><span class="p">);</span>
	<span class="n">set_exception_table_vec</span><span class="p">(</span><span class="n">TRAP_ILLEGAL_SLOT_INST</span><span class="p">,</span> <span class="n">do_illegal_slot_inst</span><span class="p">);</span>

<span class="cp">#if defined(CONFIG_CPU_SH4) &amp;&amp; !defined(CONFIG_SH_FPU) || \</span>
<span class="cp">    defined(CONFIG_SH_FPU_EMU)</span>
	<span class="cm">/*</span>
<span class="cm">	 * For SH-4 lacking an FPU, treat floating point instructions as</span>
<span class="cm">	 * reserved. They&#39;ll be handled in the math-emu case, or faulted on</span>
<span class="cm">	 * otherwise.</span>
<span class="cm">	 */</span>
	<span class="n">set_exception_table_evt</span><span class="p">(</span><span class="mh">0x800</span><span class="p">,</span> <span class="n">do_reserved_inst</span><span class="p">);</span>
	<span class="n">set_exception_table_evt</span><span class="p">(</span><span class="mh">0x820</span><span class="p">,</span> <span class="n">do_illegal_slot_inst</span><span class="p">);</span>
<span class="cp">#elif defined(CONFIG_SH_FPU)</span>
	<span class="n">set_exception_table_evt</span><span class="p">(</span><span class="mh">0x800</span><span class="p">,</span> <span class="n">fpu_state_restore_trap_handler</span><span class="p">);</span>
	<span class="n">set_exception_table_evt</span><span class="p">(</span><span class="mh">0x820</span><span class="p">,</span> <span class="n">fpu_state_restore_trap_handler</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_CPU_SH2</span>
	<span class="n">set_exception_table_vec</span><span class="p">(</span><span class="n">TRAP_ADDRESS_ERROR</span><span class="p">,</span> <span class="n">address_error_trap_handler</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_CPU_SH2A</span>
	<span class="n">set_exception_table_vec</span><span class="p">(</span><span class="n">TRAP_DIVZERO_ERROR</span><span class="p">,</span> <span class="n">do_divide_error</span><span class="p">);</span>
	<span class="n">set_exception_table_vec</span><span class="p">(</span><span class="n">TRAP_DIVOVF_ERROR</span><span class="p">,</span> <span class="n">do_divide_error</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_SH_FPU</span>
	<span class="n">set_exception_table_vec</span><span class="p">(</span><span class="n">TRAP_FPU_ERROR</span><span class="p">,</span> <span class="n">fpu_error_trap_handler</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef TRAP_UBC</span>
	<span class="n">set_exception_table_vec</span><span class="p">(</span><span class="n">TRAP_UBC</span><span class="p">,</span> <span class="n">breakpoint_trap_handler</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">show_stack</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">sp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">stack</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tsk</span><span class="p">)</span>
		<span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tsk</span> <span class="o">==</span> <span class="n">current</span><span class="p">)</span>
		<span class="n">sp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">current_stack_pointer</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">sp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">sp</span><span class="p">;</span>

	<span class="n">stack</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">sp</span><span class="p">;</span>
	<span class="n">dump_mem</span><span class="p">(</span><span class="s">&quot;Stack: &quot;</span><span class="p">,</span> <span class="n">stack</span><span class="p">,</span> <span class="n">THREAD_SIZE</span> <span class="o">+</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">task_stack_page</span><span class="p">(</span><span class="n">tsk</span><span class="p">));</span>
	<span class="n">show_trace</span><span class="p">(</span><span class="n">tsk</span><span class="p">,</span> <span class="n">sp</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dump_stack</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">show_stack</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dump_stack</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
