{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730225811434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730225811434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 14:16:51 2024 " "Processing started: Tue Oct 29 14:16:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730225811434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730225811434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BinaryAdder -c BinaryAdder --convert_bdf_to_verilog=C:/Users/User/Documents/KevinYang/BinaryAdder.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off BinaryAdder -c BinaryAdder --convert_bdf_to_verilog=C:/Users/User/Documents/KevinYang/BinaryAdder.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730225811434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binaryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryAdder " "Found entity 1: BinaryAdder" {  } { { "binaryadder.bdf" "" { Schematic "C:/Users/User/Documents/KevinYang/binaryadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730225811872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730225811872 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1730225811903 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1730225811903 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1730225811903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730225811903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Create Verilog File was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730225811919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 14:16:51 2024 " "Processing ended: Tue Oct 29 14:16:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730225811919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730225811919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730225811919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730225811919 ""}
