{
"epics_root" : "test_epics",
"init": {

	"dspEnable": 1,

	"band_0" : {
		"iq_swap_in" : 0,
		"iq_swap_out" : 0,
		"refPhaseDelay" : 6,
		"refPhaseDelayFine" : 0,
		# Matches system latency for LMS feedback (multiplex
		# of 52x 9.6MHz ticks) Adjust to match refPhaseDelay*4
		# (e.g. if refPhaseDelay = 6, lmsDelay = 24).  Mitch
		# is checking this ; might not be refPhaseDelay*4 -
		# need to revisit.
		"lmsDelay" : 24,
		# Adjust trigRstDly such that the ramp resets at the
		# flux ramp glitch.  Not totally clear at the moment
		# what that means.
		"trigRstDly" : 15, # 0xF
		"feedbackEnable": 1,
		"feedbackGain" : 256,
		"feedbackPolarity" : 1,
		"feedbackLimitkHz": 225,
		"lmsGain": 7,
		"att_uc": 12,
		"att_dc": 0,
		"amplitude_scale": 12
	},

	"band_1" : {
		"iq_swap_in" : 0,
		"iq_swap_out" : 0,
		"refPhaseDelay" : 6,
		"refPhaseDelayFine" : 0,
		# Matches system latency for LMS feedback (multiplex
		# of 52x 9.6MHz ticks) Adjust to match refPhaseDelay*4
		# (e.g. if refPhaseDelay = 6, lmsDelay = 24).  Mitch
		# is checking this ; might not be refPhaseDelay*4 -
		# need to revisit.		
		"lmsDelay": 24,
		# Adjust trigRstDly such that the ramp resets at the
		# flux ramp glitch.  Not totally clear at the moment
		# what that means.
		"trigRstDly" : 15, # 0xF
		"feedbackEnable": 1,
		"feedbackGain" : 256,
		"feedbackPolarity" : 1,
		"feedbackLimitkHz": 225,
		"lmsGain": 7,
		"att_uc": 12,
		"att_dc": 0,
		"amplitude_scale": 12
	},

	"band_2" : {
		"iq_swap_in" : 0,
		"iq_swap_out" : 0,
		"refPhaseDelay" : 6,
		"refPhaseDelayFine" : 0,
		# Matches system latency for LMS feedback (multiplex
		# of 52x 9.6MHz ticks) Adjust to match refPhaseDelay*4
		# (e.g. if refPhaseDelay = 6, lmsDelay = 24).  Mitch
		# is checking this ; might not be refPhaseDelay*4 -
		# need to revisit.
		"lmsDelay" : 24,
		# Adjust trigRstDly such that the ramp resets at the
		# flux ramp glitch.  Not totally clear at the moment
		# what that means.
		"trigRstDly" : 15, # 0xF
		"feedbackEnable": 1,
		"feedbackGain" : 256,
		"feedbackPolarity" : 1,
		"feedbackLimitkHz": 225,
		"lmsGain": 7,
		"att_uc": 12,
		"att_dc": 0,
		"amplitude_scale": 12
	},

	"band_3" : {
		"iq_swap_in" : 0,
		"iq_swap_out" : 0,
		"refPhaseDelay" : 6,
		"refPhaseDelayFine" : 0,
		# Matches system latency for LMS feedback (multiplex
		# of 52x 9.6MHz ticks) Adjust to match refPhaseDelay*4
		# (e.g. if refPhaseDelay = 6, lmsDelay = 24).  Mitch
		# is checking this ; might not be refPhaseDelay*4 -
		# need to revisit.		
		"lmsDelay": 24,
		# Adjust trigRstDly such that the ramp resets at the
		# flux ramp glitch.  Not totally clear at the moment
		# what that means.
		"trigRstDly" : 15, # 0xF
		"feedbackEnable": 1,
		"feedbackGain" : 256,
		"feedbackPolarity" : 1,
		"feedbackLimitkHz": 225,
		"lmsGain": 7,
		"att_uc": 12,
		"att_dc": 0,
		"amplitude_scale": 12
	}
},

"bad_mask" : {
},

"amplifier": {
	     "hemt_Vg" : 0.570,
	     "bit_to_V_hemt" : 1.92e-6,
	     "hemt_Id_offset" : 0.12891,
	     "LNA_Vg" : -0.7575,
	     # 32 if using a C02 cryostat card.  Some C01s were
	     # kludged to provide a 50k gate voltage for ASU 50K LNAs
	     # in early testing.  For those, use 2.	     
	     "dac_num_50k" : 32,
	     "bit_to_V_50k" : 3.88e-6,
	     "hemt_gate_min_voltage" : -1.0,
	     "hemt_gate_max_voltage" :  1.0
},

"attenuator" : {
	"att1" : 0,
	"att2" : 1,
	"att3" : 2,
	"att4" : 3
},

"chip_to_freq" : {
	"9" :  [4.94150, 5.05],
	"10" : [5.05, 5.17550 ],
	"11" : [5.20150, 5.28250 ],
	"12" : [5.28250, 5.41050 ],
	"13" : [5.42050, 5.54550 ],
	"14" : [5.55150, 5.67650 ],
	"15" : [5.66650, 5.79150 ],
	"16" : [5.79050, 5.91550 ]
},

# Set for C02 cryostat card.  See
#https://confluence.slac.stanford.edu/display/SMuRF/Cryostat+board
"pic_to_bias_group": {
        "0" : 0,
        "1" : 1,
        "2" : 2,
        "3" : 3,
        "4" : 4,
        "5" : 5,
        "6" : 6,
        "7" : 7,
        "8" : 8,
        "9" : 9,
        "10" : 10,
        "11" : 11,
        "12" : 12,
        "13" : 13,
        "14" : 14,
        "15" : 15
},

# Set for C02 cryostat card.  See
#https://confluence.slac.stanford.edu/display/SMuRF/Cryostat+board
"bias_group_to_pair" : {
        "0" : [1,2],
        "1" : [3,4],
        "2" : [5,6],
        "3" : [7,8],
        "4" : [9,10],
        "5" : [11,12],
        "6" : [13,14],
        "7" : [15,16],
        "8" : [17,18],
        "9" : [19,20],
        "10" : [21,22],
        "11" : [23,24],
        "12" : [25,26],
        "13" : [27,28],
        "14" : [29,30]
},

"R_sh" : 390e-6,
"bias_line_resistance" : 25479,
"high_low_current_ratio" : 12.50,

"high_current_mode_bool": 0,

"all_bias_groups": [3],

"tune_band" : {
	"n_samples" : 262144,
	"grad_cut" : 0.05,
	"amp_cut" : 0.25,
	"freq_max" : 250000000,
	"freq_min" : -250000000,
	# For Stanford 5-6ghz 528 box in FP29, with a standard (not
	# modified for high current) RTM
	"fraction_full_scale": 0.495,
	"lms_freq": {
		    "0" : 16500,	
		    "1" : 16500,
		    "2" : 16500,
		    "3" : 16500
        },
	# The fraction of each flux ramp cycle above which we start
	# applying feedback, within each cycle.  Must be >0.  If >1,
	# then You want this to be large enough to mask the transient
	# which occurs after each flux ramp reset.  Must be in [0,1).
	"feedback_start_frac" : {
		    "0" : 0.05,	
		    "1" : 0.05,
		    "2" : 0.05,
		    "3" : 0.05
	},
	# The fraction of each flux ramp cycle above which we stop
	# applying feedback, within each cycle.  Must be >0.  If >1,
	# then feedback over the entire cycle (after feedbackStart).
	"feedback_end_frac" : {
		    "0" : 0.98,
		    "1" : 0.98,		    
		    "2" : 0.98,
		    "3" : 0.98
	},	
	"gradient_descent_gain": {
		    "0" : 1e-5,
		    "1" : 1e-5,		    
		    "2" : 1e-5,
		    "3" : 1e-5
        },
	"gradient_descent_averages": {
		    "0" : 10,
		    "1" : 10,		    
		    "2" : 10,
		    "3" : 10
        },
	"eta_scan_averages": {
		    "0" : 10,
		    "1" : 10,		    
		    "2" : 10,
		    "3" : 10
        }
	#"default_tune": "/data/smurf_data/tune/1558666435_tune.npy"
},

"flux_ramp" : {
	"select_ramp" : 1,
	"num_flux_ramp_counter_bits" : 32
},

"constant" : {
	"pA_per_phi0" : 9e6
},

"timing" : {
	# "ext_ref" : internal oscillator locked to an external
	#   front-panel reference, or unlocked if there is no front
	#   panel reference.  (LmkReg_0x0147 : 0x1A).  Also sets
	#   flux_ramp_start_mode=0
	# "backplane" : takes timing from timing master through
	#   backplane.  Also sets flux_ramp_start_mode=1.
	"timing_reference" : "backplane"
},

"fs" : 200.0,

"smurf_to_mce" : {
	"smurf_to_mce_file" : "/data/smurf2mce_config/smurf2mce.cfg",
	"mask_file" : "/data/smurf2mce_config/mask.txt",
	"receiver_ip" : "tcp://192.168.3.1:3334",
	"port_number" : "3334",
	"filter_freq" : 63,
	"filter_order" : 4,
	"filter_gain" : 1.0,
	"file_name_extend" : 1,
	"data_frames" : 300000,
	"static_mask" : 0,
	"num_averages" : 20,
	# Kludge to account for offset in gcp channel number in early
	# versios of the DSPv3 fw.  May be different for each band, in
	# mitch_4_30 the offset for band 2 is -2.  Mitch plans to fix
	# in fw, so this should be unnecessary soon.
	"mask_channel_offset" : -2
},

"default_data_dir": "/data/smurf_data",
# For remote commanding
#"smurf_cmd_dir": "/data/smurf_data/smurf_cmd",
"tune_dir" : "/data/smurf_data/tune",
"status_dir" : "/data/smurf_data/status"
}
