strict digraph "" {
	node [label="\N"];
	"Leaf_771:AL"	 [def_var="['Nvalid']",
		label="Leaf_771:AL"];
	"783:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415540bcd0>",
		fillcolor=springgreen,
		label="783:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"784:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540bdd0>",
		fillcolor=firebrick,
		label="784:NS
Nvalid <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540bdd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"783:IF" -> "784:NS"	 [cond="['ScanStat_q2', 'SyncStatMdcEn']",
		label="(ScanStat_q2 & ~SyncStatMdcEn)",
		lineno=783];
	"773:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f41554112d0>",
		fillcolor=springgreen,
		label="773:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"776:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4155411310>",
		fillcolor=turquoise,
		label="776:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"773:IF" -> "776:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=773];
	"774:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155411750>",
		fillcolor=firebrick,
		label="774:NS
Nvalid <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155411750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"773:IF" -> "774:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=773];
	"777:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4155411350>",
		fillcolor=springgreen,
		label="777:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"778:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f41554113d0>",
		fillcolor=turquoise,
		label="778:BL
Nvalid <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155411410>]",
		style=filled,
		typ=Block];
	"777:IF" -> "778:BL"	 [cond="['InProgress_q2', 'InProgress_q3']",
		label="(~InProgress_q2 & InProgress_q3)",
		lineno=777];
	"782:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4155411390>",
		fillcolor=turquoise,
		label="782:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"777:IF" -> "782:BL"	 [cond="['InProgress_q2', 'InProgress_q3']",
		label="!((~InProgress_q2 & InProgress_q3))",
		lineno=777];
	"772:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4155411950>",
		fillcolor=turquoise,
		label="772:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"772:BL" -> "773:IF"	 [cond="[]",
		lineno=None];
	"776:BL" -> "777:IF"	 [cond="[]",
		lineno=None];
	"784:NS" -> "Leaf_771:AL"	 [cond="[]",
		lineno=None];
	"771:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f41554119d0>",
		clk_sens=True,
		fillcolor=gold,
		label="771:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'InProgress_q3', 'InProgress_q2', 'ScanStat_q2', 'SyncStatMdcEn']"];
	"771:AL" -> "772:BL"	 [cond="[]",
		lineno=None];
	"774:NS" -> "Leaf_771:AL"	 [cond="[]",
		lineno=None];
	"778:BL" -> "Leaf_771:AL"	 [cond="[]",
		lineno=None];
	"782:BL" -> "783:IF"	 [cond="[]",
		lineno=None];
}
