Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jul 31 17:56:29 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OrologioOnBoard_timing_summary_routed.rpt -pb OrologioOnBoard_timing_summary_routed.pb -rpx OrologioOnBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : OrologioOnBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.944        0.000                      0                  865        0.155        0.000                      0                  865        9.500        0.000                       0                   397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        13.944        0.000                      0                  865        0.155        0.000                      0                  865        9.500        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.944ns  (required time - arrival time)
  Source:                 set_debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            set_debouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.980ns (18.305%)  route 4.374ns (81.695%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  set_debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  set_debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.962     6.740    set_debouncer/count__0[28]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.864 f  set_debouncer/deb.count[31]_i_10/O
                         net (fo=1, routed)           0.444     7.308    set_debouncer/deb.count[31]_i_10_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  set_debouncer/deb.count[31]_i_6/O
                         net (fo=1, routed)           0.812     8.245    set_debouncer/deb.count[31]_i_6_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.369 r  set_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.969     9.338    set_debouncer/CLEARED_BTN
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.490 r  set_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.186    10.676    set_debouncer/deb.count[31]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  set_debouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.595    25.018    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  set_debouncer/deb.count_reg[5]/C
                         clock pessimism              0.275    25.293    
                         clock uncertainty           -0.035    25.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.637    24.620    set_debouncer/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 13.944    

Slack (MET) :             13.944ns  (required time - arrival time)
  Source:                 set_debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            set_debouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.980ns (18.305%)  route 4.374ns (81.695%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  set_debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  set_debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.962     6.740    set_debouncer/count__0[28]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.864 f  set_debouncer/deb.count[31]_i_10/O
                         net (fo=1, routed)           0.444     7.308    set_debouncer/deb.count[31]_i_10_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  set_debouncer/deb.count[31]_i_6/O
                         net (fo=1, routed)           0.812     8.245    set_debouncer/deb.count[31]_i_6_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.369 r  set_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.969     9.338    set_debouncer/CLEARED_BTN
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.490 r  set_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.186    10.676    set_debouncer/deb.count[31]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  set_debouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.595    25.018    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  set_debouncer/deb.count_reg[6]/C
                         clock pessimism              0.275    25.293    
                         clock uncertainty           -0.035    25.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.637    24.620    set_debouncer/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 13.944    

Slack (MET) :             13.944ns  (required time - arrival time)
  Source:                 set_debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            set_debouncer/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.980ns (18.305%)  route 4.374ns (81.695%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  set_debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  set_debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.962     6.740    set_debouncer/count__0[28]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.864 f  set_debouncer/deb.count[31]_i_10/O
                         net (fo=1, routed)           0.444     7.308    set_debouncer/deb.count[31]_i_10_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  set_debouncer/deb.count[31]_i_6/O
                         net (fo=1, routed)           0.812     8.245    set_debouncer/deb.count[31]_i_6_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.369 r  set_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.969     9.338    set_debouncer/CLEARED_BTN
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.490 r  set_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.186    10.676    set_debouncer/deb.count[31]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  set_debouncer/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.595    25.018    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  set_debouncer/deb.count_reg[7]/C
                         clock pessimism              0.275    25.293    
                         clock uncertainty           -0.035    25.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.637    24.620    set_debouncer/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 13.944    

Slack (MET) :             13.944ns  (required time - arrival time)
  Source:                 set_debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            set_debouncer/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.980ns (18.305%)  route 4.374ns (81.695%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  set_debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  set_debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.962     6.740    set_debouncer/count__0[28]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.864 f  set_debouncer/deb.count[31]_i_10/O
                         net (fo=1, routed)           0.444     7.308    set_debouncer/deb.count[31]_i_10_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  set_debouncer/deb.count[31]_i_6/O
                         net (fo=1, routed)           0.812     8.245    set_debouncer/deb.count[31]_i_6_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.369 r  set_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.969     9.338    set_debouncer/CLEARED_BTN
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.490 r  set_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.186    10.676    set_debouncer/deb.count[31]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  set_debouncer/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.595    25.018    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  set_debouncer/deb.count_reg[8]/C
                         clock pessimism              0.275    25.293    
                         clock uncertainty           -0.035    25.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.637    24.620    set_debouncer/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 13.944    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 set_debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            set_debouncer/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.980ns (18.796%)  route 4.234ns (81.204%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  set_debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  set_debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.962     6.740    set_debouncer/count__0[28]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.864 f  set_debouncer/deb.count[31]_i_10/O
                         net (fo=1, routed)           0.444     7.308    set_debouncer/deb.count[31]_i_10_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  set_debouncer/deb.count[31]_i_6/O
                         net (fo=1, routed)           0.812     8.245    set_debouncer/deb.count[31]_i_6_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.369 r  set_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.969     9.338    set_debouncer/CLEARED_BTN
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.490 r  set_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.046    10.536    set_debouncer/deb.count[31]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  set_debouncer/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.597    25.020    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  set_debouncer/deb.count_reg[10]/C
                         clock pessimism              0.275    25.295    
                         clock uncertainty           -0.035    25.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.637    24.622    set_debouncer/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 set_debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            set_debouncer/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.980ns (18.796%)  route 4.234ns (81.204%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  set_debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  set_debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.962     6.740    set_debouncer/count__0[28]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.864 f  set_debouncer/deb.count[31]_i_10/O
                         net (fo=1, routed)           0.444     7.308    set_debouncer/deb.count[31]_i_10_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  set_debouncer/deb.count[31]_i_6/O
                         net (fo=1, routed)           0.812     8.245    set_debouncer/deb.count[31]_i_6_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.369 r  set_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.969     9.338    set_debouncer/CLEARED_BTN
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.490 r  set_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.046    10.536    set_debouncer/deb.count[31]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  set_debouncer/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.597    25.020    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  set_debouncer/deb.count_reg[11]/C
                         clock pessimism              0.275    25.295    
                         clock uncertainty           -0.035    25.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.637    24.622    set_debouncer/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 set_debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            set_debouncer/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.980ns (18.796%)  route 4.234ns (81.204%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  set_debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  set_debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.962     6.740    set_debouncer/count__0[28]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.864 f  set_debouncer/deb.count[31]_i_10/O
                         net (fo=1, routed)           0.444     7.308    set_debouncer/deb.count[31]_i_10_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  set_debouncer/deb.count[31]_i_6/O
                         net (fo=1, routed)           0.812     8.245    set_debouncer/deb.count[31]_i_6_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.369 r  set_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.969     9.338    set_debouncer/CLEARED_BTN
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.490 r  set_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.046    10.536    set_debouncer/deb.count[31]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  set_debouncer/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.597    25.020    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  set_debouncer/deb.count_reg[12]/C
                         clock pessimism              0.275    25.295    
                         clock uncertainty           -0.035    25.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.637    24.622    set_debouncer/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 set_debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            set_debouncer/deb.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 0.980ns (18.796%)  route 4.234ns (81.204%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 25.020 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.720     5.323    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  set_debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  set_debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.962     6.740    set_debouncer/count__0[28]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.864 f  set_debouncer/deb.count[31]_i_10/O
                         net (fo=1, routed)           0.444     7.308    set_debouncer/deb.count[31]_i_10_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.432 r  set_debouncer/deb.count[31]_i_6/O
                         net (fo=1, routed)           0.812     8.245    set_debouncer/deb.count[31]_i_6_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.369 r  set_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.969     9.338    set_debouncer/CLEARED_BTN
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.490 r  set_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.046    10.536    set_debouncer/deb.count[31]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  set_debouncer/deb.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.597    25.020    set_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  set_debouncer/deb.count_reg[9]/C
                         clock pessimism              0.275    25.295    
                         clock uncertainty           -0.035    25.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.637    24.622    set_debouncer/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         24.622    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.133ns  (required time - arrival time)
  Source:                 save_debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            save_debouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.042ns (20.530%)  route 4.034ns (79.470%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 24.944 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.642     5.245    save_debouncer/CLK_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  save_debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  save_debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           1.089     6.852    save_debouncer/deb.count_reg_n_0_[3]
    SLICE_X13Y90         LUT4 (Prop_lut4_I0_O)        0.124     6.976 f  save_debouncer/deb.count[31]_i_11__1/O
                         net (fo=1, routed)           0.433     7.408    save_debouncer/deb.count[31]_i_11__1_n_0
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.532 f  save_debouncer/deb.count[31]_i_7__1/O
                         net (fo=1, routed)           0.637     8.169    save_debouncer/deb.count[31]_i_7__1_n_0
    SLICE_X13Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.293 r  save_debouncer/deb.count[31]_i_4__1/O
                         net (fo=3, routed)           0.686     8.979    save_debouncer/CLEARED_BTN
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.152     9.131 r  save_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.189    10.320    save_debouncer/deb.count[31]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  save_debouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521    24.944    save_debouncer/CLK_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  save_debouncer/deb.count_reg[5]/C
                         clock pessimism              0.277    25.221    
                         clock uncertainty           -0.035    25.185    
    SLICE_X12Y88         FDRE (Setup_fdre_C_R)       -0.732    24.453    save_debouncer/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.453    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                 14.133    

Slack (MET) :             14.133ns  (required time - arrival time)
  Source:                 save_debouncer/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            save_debouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.042ns (20.530%)  route 4.034ns (79.470%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 24.944 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.642     5.245    save_debouncer/CLK_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  save_debouncer/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  save_debouncer/deb.count_reg[3]/Q
                         net (fo=2, routed)           1.089     6.852    save_debouncer/deb.count_reg_n_0_[3]
    SLICE_X13Y90         LUT4 (Prop_lut4_I0_O)        0.124     6.976 f  save_debouncer/deb.count[31]_i_11__1/O
                         net (fo=1, routed)           0.433     7.408    save_debouncer/deb.count[31]_i_11__1_n_0
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.532 f  save_debouncer/deb.count[31]_i_7__1/O
                         net (fo=1, routed)           0.637     8.169    save_debouncer/deb.count[31]_i_7__1_n_0
    SLICE_X13Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.293 r  save_debouncer/deb.count[31]_i_4__1/O
                         net (fo=3, routed)           0.686     8.979    save_debouncer/CLEARED_BTN
    SLICE_X11Y92         LUT3 (Prop_lut3_I0_O)        0.152     9.131 r  save_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.189    10.320    save_debouncer/deb.count[31]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  save_debouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.521    24.944    save_debouncer/CLK_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  save_debouncer/deb.count_reg[6]/C
                         clock pessimism              0.277    25.221    
                         clock uncertainty           -0.035    25.185    
    SLICE_X12Y88         FDRE (Setup_fdre_C_R)       -0.732    24.453    save_debouncer/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.453    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                 14.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.248ns (82.091%)  route 0.054ns (17.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  datapath/mem/RAM_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  datapath/mem/RAM_reg[3][4]/Q
                         net (fo=1, routed)           0.054     1.717    datapath/mem/RAM_reg[3][4]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.762 r  datapath/mem/data_out[4]_i_2/O
                         net (fo=1, routed)           0.000     1.762    datapath/mem/data_out[4]_i_2_n_0
    SLICE_X2Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     1.824 r  datapath/mem/data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    datapath/mem/RAM[7]_0[4]
    SLICE_X2Y92          FDRE                                         r  datapath/mem/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.876     2.041    datapath/mem/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  datapath/mem/data_out_reg[4]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.669    datapath/mem/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    datapath/mem/CLK_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  datapath/mem/RAM_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  datapath/mem/RAM_reg[7][2]/Q
                         net (fo=1, routed)           0.056     1.718    datapath/mem/RAM_reg[7][2]
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  datapath/mem/data_out[2]_i_3/O
                         net (fo=1, routed)           0.000     1.763    datapath/mem/data_out[2]_i_3_n_0
    SLICE_X6Y90          MUXF7 (Prop_muxf7_I1_O)      0.064     1.827 r  datapath/mem/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    datapath/mem/RAM[7]_0[2]
    SLICE_X6Y90          FDRE                                         r  datapath/mem/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    datapath/mem/CLK_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  datapath/mem/data_out_reg[2]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.134     1.668    datapath/mem/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.259ns (83.252%)  route 0.052ns (16.748%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  datapath/mem/RAM_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  datapath/mem/RAM_reg[0][9]/Q
                         net (fo=1, routed)           0.052     1.714    datapath/mem/RAM_reg[0][9]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  datapath/mem/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     1.759    datapath/mem/data_out[9]_i_2_n_0
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.073     1.832 r  datapath/mem/data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.832    datapath/mem/RAM[7]_0[9]
    SLICE_X2Y88          FDRE                                         r  datapath/mem/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.875     2.040    datapath/mem/CLK_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  datapath/mem/data_out_reg[9]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.668    datapath/mem/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[7][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.604     1.523    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  datapath/mem/RAM_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datapath/mem/RAM_reg[7][10]/Q
                         net (fo=1, routed)           0.054     1.718    datapath/mem/RAM_reg[7][10]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.763 r  datapath/mem/data_out[10]_i_3/O
                         net (fo=1, routed)           0.000     1.763    datapath/mem/data_out[10]_i_3_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I1_O)      0.075     1.838 r  datapath/mem/data_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.838    datapath/mem/RAM[7]_0[10]
    SLICE_X2Y93          FDRE                                         r  datapath/mem/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.877     2.042    datapath/mem/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  datapath/mem/data_out_reg[10]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.670    datapath/mem/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.161%)  route 0.087ns (25.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.604     1.523    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  datapath/mem/RAM_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datapath/mem/RAM_reg[7][0]/Q
                         net (fo=1, routed)           0.087     1.751    datapath/mem/RAM_reg[7][0]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  datapath/mem/data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     1.796    datapath/mem/data_out[0]_i_3_n_0
    SLICE_X2Y93          MUXF7 (Prop_muxf7_I1_O)      0.064     1.860 r  datapath/mem/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    datapath/mem/RAM[7]_0[0]
    SLICE_X2Y93          FDRE                                         r  datapath/mem/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.877     2.042    datapath/mem/CLK_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  datapath/mem/data_out_reg[0]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.670    datapath/mem/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  datapath/mem/RAM_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  datapath/mem/RAM_reg[0][13]/Q
                         net (fo=1, routed)           0.091     1.753    datapath/mem/RAM_reg[0][13]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  datapath/mem/data_out[13]_i_2/O
                         net (fo=1, routed)           0.000     1.798    datapath/mem/data_out[13]_i_2_n_0
    SLICE_X2Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     1.860 r  datapath/mem/data_out_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.860    datapath/mem/RAM[7]_0[13]
    SLICE_X2Y88          FDRE                                         r  datapath/mem/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.875     2.040    datapath/mem/CLK_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  datapath/mem/data_out_reg[13]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.668    datapath/mem/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.259ns (76.378%)  route 0.080ns (23.622%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  datapath/mem/RAM_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  datapath/mem/RAM_reg[3][5]/Q
                         net (fo=1, routed)           0.080     1.743    datapath/mem/RAM_reg[3][5]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  datapath/mem/data_out[5]_i_2/O
                         net (fo=1, routed)           0.000     1.788    datapath/mem/data_out[5]_i_2_n_0
    SLICE_X2Y92          MUXF7 (Prop_muxf7_I0_O)      0.073     1.861 r  datapath/mem/data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    datapath/mem/RAM[7]_0[5]
    SLICE_X2Y92          FDRE                                         r  datapath/mem/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.876     2.041    datapath/mem/CLK_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  datapath/mem/data_out_reg[5]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.669    datapath/mem/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.257ns (82.655%)  route 0.054ns (17.345%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    datapath/mem/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  datapath/mem/RAM_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  datapath/mem/RAM_reg[1][20]/Q
                         net (fo=1, routed)           0.054     1.717    datapath/mem/RAM_reg[1][20]
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.045     1.762 r  datapath/mem/data_out[20]_i_2/O
                         net (fo=1, routed)           0.000     1.762    datapath/mem/data_out[20]_i_2_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I0_O)      0.071     1.833 r  datapath/mem/data_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.833    datapath/mem/RAM[7]_0[20]
    SLICE_X5Y94          FDRE                                         r  datapath/mem/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.874     2.039    datapath/mem/CLK_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  datapath/mem/data_out_reg[20]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.105     1.640    datapath/mem/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 datapath/mem/RAM_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/mem/data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.257ns (82.655%)  route 0.054ns (17.345%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.602     1.521    datapath/mem/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  datapath/mem/RAM_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  datapath/mem/RAM_reg[1][18]/Q
                         net (fo=1, routed)           0.054     1.716    datapath/mem/RAM_reg[1][18]
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  datapath/mem/data_out[18]_i_2/O
                         net (fo=1, routed)           0.000     1.761    datapath/mem/data_out[18]_i_2_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I0_O)      0.071     1.832 r  datapath/mem/data_out_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.832    datapath/mem/RAM[7]_0[18]
    SLICE_X5Y91          FDRE                                         r  datapath/mem/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    datapath/mem/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  datapath/mem/data_out_reg[18]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.105     1.639    datapath/mem/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cu/FSM_sequential_stato_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cu/mux_addr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.282%)  route 0.150ns (44.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.574     1.493    cu/CLK_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  cu/FSM_sequential_stato_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  cu/FSM_sequential_stato_reg[0]/Q
                         net (fo=8, routed)           0.150     1.785    cu/stato[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  cu/mux_addr_sel_i_1/O
                         net (fo=1, routed)           0.000     1.830    cu/mux_addr_sel_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  cu/mux_addr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.845     2.010    cu/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  cu/mux_addr_sel_reg/C
                         clock pessimism             -0.500     1.509    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121     1.630    cu/mux_addr_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X9Y94     count_debouncer/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X9Y93     count_debouncer/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X9Y93     count_debouncer/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y92    count_debouncer/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y92    count_debouncer/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y92    count_debouncer/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y93    count_debouncer/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y93    count_debouncer/deb.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y93    count_debouncer/deb.count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y94     count_debouncer/BTN_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y94     count_debouncer/BTN_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y93     count_debouncer/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y93     count_debouncer/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y93     count_debouncer/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y93     count_debouncer/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y92    count_debouncer/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y92    count_debouncer/deb.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y92    count_debouncer/deb.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y92    count_debouncer/deb.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y94     count_debouncer/BTN_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y94     count_debouncer/BTN_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y93     count_debouncer/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y93     count_debouncer/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y93     count_debouncer/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y93     count_debouncer/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y92    count_debouncer/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y92    count_debouncer/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y92    count_debouncer/deb.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y92    count_debouncer/deb.count_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/mem_read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.903ns  (logic 5.182ns (40.163%)  route 7.721ns (59.837%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.645     5.248    cu/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  cu/mem_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cu/mem_read_reg/Q
                         net (fo=18, routed)          2.053     7.779    datapath/display/counter_instance/mem_read
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.323     8.102 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.825     8.927    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_24_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.348     9.275 f  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.591     9.867    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_14_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     9.991 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.326    11.316    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.152    11.468 r  datapath/display/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.925    14.394    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    18.151 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.151    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/mem_read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.797ns  (logic 5.148ns (40.229%)  route 7.649ns (59.771%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.645     5.248    cu/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  cu/mem_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cu/mem_read_reg/Q
                         net (fo=18, routed)          2.063     7.789    datapath/display/counter_instance/mem_read
    SLICE_X2Y91          LUT5 (Prop_lut5_I1_O)        0.321     8.110 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.857     8.968    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.296 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.264     9.560    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     9.684 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.393    11.077    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.118    11.195 r  datapath/display/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.070    14.265    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    18.044 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.044    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/mem_read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.503ns  (logic 5.194ns (41.539%)  route 7.310ns (58.461%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.645     5.248    cu/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  cu/mem_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cu/mem_read_reg/Q
                         net (fo=18, routed)          2.053     7.779    datapath/display/counter_instance/mem_read
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.323     8.102 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.825     8.927    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_24_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.348     9.275 f  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.591     9.867    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_14_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     9.991 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.328    11.319    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.152    11.471 r  datapath/display/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.511    13.982    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    17.751 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.751    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/mem_read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.937ns  (logic 4.925ns (41.262%)  route 7.011ns (58.738%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.645     5.248    cu/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  cu/mem_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cu/mem_read_reg/Q
                         net (fo=18, routed)          2.063     7.789    datapath/display/counter_instance/mem_read
    SLICE_X2Y91          LUT5 (Prop_lut5_I1_O)        0.321     8.110 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.857     8.968    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.296 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.264     9.560    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     9.684 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.393    11.077    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124    11.201 r  datapath/display/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.433    13.634    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.184 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.184    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/mem_read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.791ns  (logic 4.890ns (41.471%)  route 6.901ns (58.529%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.645     5.248    cu/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  cu/mem_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.478     5.726 f  cu/mem_read_reg/Q
                         net (fo=18, routed)          2.053     7.779    datapath/display/counter_instance/mem_read
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.323     8.102 f  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.825     8.927    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_24_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.348     9.275 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.591     9.867    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_14_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     9.991 f  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.326    11.316    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.124    11.440 r  datapath/display/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.106    13.546    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    17.039 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.039    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/mem_read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.675ns  (logic 4.931ns (42.232%)  route 6.744ns (57.768%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.645     5.248    cu/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  cu/mem_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cu/mem_read_reg/Q
                         net (fo=18, routed)          2.053     7.779    datapath/display/counter_instance/mem_read
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.323     8.102 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.825     8.927    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_24_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.348     9.275 f  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.591     9.867    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_14_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.124     9.991 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.328    11.319    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.124    11.443 r  datapath/display/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946    13.389    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.922 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.922    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/mem_read_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.232ns  (logic 4.912ns (43.735%)  route 6.320ns (56.265%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.645     5.248    cu/CLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  cu/mem_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.478     5.726 r  cu/mem_read_reg/Q
                         net (fo=18, routed)          2.063     7.789    datapath/display/counter_instance/mem_read
    SLICE_X2Y91          LUT5 (Prop_lut5_I1_O)        0.321     8.110 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.857     8.968    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_22_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.296 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.264     9.560    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124     9.684 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.310    10.994    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124    11.118 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.825    12.942    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.480 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.480    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 4.516ns (55.510%)  route 3.620ns (44.490%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.719     5.322    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  datapath/display/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.854     6.594    datapath/display/counter_instance/c_reg_n_0_[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.319     6.913 r  datapath/display/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.766     9.680    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.778    13.458 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.458    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.071ns  (logic 4.119ns (51.032%)  route 3.952ns (48.968%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.719     5.322    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  datapath/display/counter_instance/c_reg[1]/Q
                         net (fo=27, routed)          1.666     7.444    datapath/display/counter_instance/c_reg[1]_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     7.568 r  datapath/display/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.286     9.854    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.539    13.393 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.393    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.727ns  (logic 4.268ns (55.233%)  route 3.459ns (44.767%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.719     5.322    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  datapath/display/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.851     6.591    datapath/display/counter_instance/c_reg_n_0_[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.297     6.888 r  datapath/display/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.609     9.497    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.049 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.049    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.508ns (68.774%)  route 0.685ns (31.226%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  datapath/display/counter_instance/c_reg[0]/Q
                         net (fo=28, routed)          0.276     1.935    datapath/display/counter_instance/c_reg[0]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.043     1.978 r  datapath/display/counter_instance/anodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.387    anodes_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.324     3.711 r  anodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.711    anodes_out[4]
    P14                                                               r  anodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.422ns (64.325%)  route 0.789ns (35.675%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  datapath/display/counter_instance/c_reg[0]/Q
                         net (fo=28, routed)          0.276     1.935    datapath/display/counter_instance/c_reg[0]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.980 r  datapath/display/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.513     2.493    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.730 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.730    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.422ns (62.484%)  route 0.854ns (37.516%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  datapath/display/counter_instance/c_reg[0]/Q
                         net (fo=28, routed)          0.276     1.935    datapath/display/counter_instance/c_reg[0]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.980 r  datapath/display/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.578     2.558    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.795 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.795    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.469ns (62.076%)  route 0.898ns (37.924%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  datapath/display/counter_instance/c_reg[1]/Q
                         net (fo=27, routed)          0.298     1.957    datapath/display/counter_instance/c_reg[1]_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.208     2.210    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.045     2.255 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.647    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.885 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.885    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.506ns (63.168%)  route 0.878ns (36.832%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  datapath/display/counter_instance/c_reg[1]/Q
                         net (fo=27, routed)          0.324     1.983    datapath/display/counter_instance/c_reg[1]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     2.028 r  datapath/display/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.583    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.320     3.903 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.903    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.439ns (58.013%)  route 1.041ns (41.987%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  datapath/display/counter_instance/c_reg[1]/Q
                         net (fo=27, routed)          0.324     1.983    datapath/display/counter_instance/c_reg[1]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.045     2.028 r  datapath/display/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.746    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.998 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.998    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/mem/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.510ns (60.266%)  route 0.996ns (39.734%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  datapath/mem/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  datapath/mem/data_out_reg[8]/Q
                         net (fo=1, routed)           0.136     1.800    datapath/display/counter_instance/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.082     1.927    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.972 r  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.307     2.278    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.045     2.323 r  datapath/display/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.794    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.029 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.029    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/mem/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.470ns (58.094%)  route 1.061ns (41.906%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.603     1.522    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  datapath/mem/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  datapath/mem/data_out_reg[8]/Q
                         net (fo=1, routed)           0.136     1.800    datapath/display/counter_instance/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.845 f  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.082     1.927    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.972 f  datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.318     2.289    datapath/display/counter_instance/cathodes_out_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.045     2.334 r  datapath/display/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.859    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.053 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.053    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.466ns (57.157%)  route 1.099ns (42.843%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  datapath/display/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.498     2.144    datapath/display/counter_instance/c_reg_n_0_[2]
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.098     2.242 r  datapath/display/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.600     2.843    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.240     4.082 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.082    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.525ns (58.266%)  route 1.092ns (41.734%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.599     1.518    datapath/display/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  datapath/display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  datapath/display/counter_instance/c_reg[0]/Q
                         net (fo=28, routed)          0.276     1.935    datapath/display/counter_instance/c_reg[0]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.043     1.978 r  datapath/display/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.795    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.341     4.135 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.135    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           558 Endpoints
Min Delay           558 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/mem/RAM_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.413ns  (logic 1.631ns (22.002%)  route 5.782ns (77.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.690     7.413    datapath/mem/SR[0]
    SLICE_X0Y95          FDRE                                         r  datapath/mem/RAM_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.605     5.028    datapath/mem/CLK_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  datapath/mem/RAM_reg[1][1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/mem/RAM_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.409ns  (logic 1.631ns (22.015%)  route 5.778ns (77.985%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.686     7.409    datapath/mem/SR[0]
    SLICE_X1Y95          FDRE                                         r  datapath/mem/RAM_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.605     5.028    datapath/mem/CLK_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  datapath/mem/RAM_reg[4][1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/mem/RAM_reg[5][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 1.631ns (22.560%)  route 5.599ns (77.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.507     7.230    datapath/mem/SR[0]
    SLICE_X3Y94          FDRE                                         r  datapath/mem/RAM_reg[5][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.605     5.028    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  datapath/mem/RAM_reg[5][0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/mem/RAM_reg[5][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 1.631ns (22.560%)  route 5.599ns (77.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.507     7.230    datapath/mem/SR[0]
    SLICE_X3Y94          FDRE                                         r  datapath/mem/RAM_reg[5][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.605     5.028    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  datapath/mem/RAM_reg[5][10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/mem/RAM_reg[5][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 1.631ns (22.560%)  route 5.599ns (77.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.507     7.230    datapath/mem/SR[0]
    SLICE_X3Y94          FDRE                                         r  datapath/mem/RAM_reg[5][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.605     5.028    datapath/mem/CLK_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  datapath/mem/RAM_reg[5][1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            set_debouncer/BTN_state_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.027ns  (logic 1.631ns (23.210%)  route 5.396ns (76.790%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.304     7.027    set_debouncer/RST_n
    SLICE_X0Y85          FDRE                                         r  set_debouncer/BTN_state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.600     5.023    set_debouncer/CLK_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  set_debouncer/BTN_state_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/display/clk_filter/count_for_division.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.631ns (23.296%)  route 5.370ns (76.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.278     7.001    datapath/display/clk_filter/SR[0]
    SLICE_X4Y82          FDRE                                         r  datapath/display/clk_filter/count_for_division.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.595     5.018    datapath/display/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  datapath/display/clk_filter/count_for_division.counter_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/display/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.631ns (23.296%)  route 5.370ns (76.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.278     7.001    datapath/display/clk_filter/SR[0]
    SLICE_X4Y82          FDRE                                         r  datapath/display/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.595     5.018    datapath/display/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  datapath/display/clk_filter/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/display/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.631ns (23.296%)  route 5.370ns (76.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.278     7.001    datapath/display/clk_filter/SR[0]
    SLICE_X4Y82          FDRE                                         r  datapath/display/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.595     5.018    datapath/display/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  datapath/display/clk_filter/count_for_division.counter_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            datapath/display/clk_filter/count_for_division.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.631ns (23.296%)  route 5.370ns (76.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=20, routed)          3.092     4.599    datapath/mem/RST_IBUF
    SLICE_X6Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.723 r  datapath/mem/FSM_sequential_stato[2]_i_1/O
                         net (fo=242, routed)         2.278     7.001    datapath/display/clk_filter/SR[0]
    SLICE_X4Y82          FDRE                                         r  datapath/display/clk_filter/count_for_division.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.595     5.018    datapath/display/clk_filter/CLK_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  datapath/display/clk_filter/count_for_division.counter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 parallel_in[5]
                            (input port)
  Destination:            datapath/orologio/min_cntr/cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.310ns (41.443%)  route 0.438ns (58.557%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  parallel_in[5] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  parallel_in_IBUF[5]_inst/O
                         net (fo=2, routed)           0.438     0.703    datapath/orologio/min_cntr/parallel_in_IBUF[4]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.748 r  datapath/orologio/min_cntr/cntr[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.748    datapath/orologio/min_cntr/cntr[5]_i_2__0_n_0
    SLICE_X2Y87          FDRE                                         r  datapath/orologio/min_cntr/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    datapath/orologio/min_cntr/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  datapath/orologio/min_cntr/cntr_reg[5]/C

Slack:                    inf
  Source:                 parallel_in[2]
                            (input port)
  Destination:            datapath/orologio/sec_cntr/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.298ns (38.552%)  route 0.475ns (61.448%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  parallel_in[2] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  parallel_in_IBUF[2]_inst/O
                         net (fo=3, routed)           0.475     0.728    datapath/orologio/sec_cntr/parallel_in_IBUF[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.773 r  datapath/orologio/sec_cntr/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.773    datapath/orologio/sec_cntr/cntr[2]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  datapath/orologio/sec_cntr/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    datapath/orologio/sec_cntr/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  datapath/orologio/sec_cntr/cntr_reg[2]/C

Slack:                    inf
  Source:                 parallel_in[5]
                            (input port)
  Destination:            datapath/orologio/sec_cntr/cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.310ns (37.811%)  route 0.510ns (62.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  parallel_in[5] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  parallel_in_IBUF[5]_inst/O
                         net (fo=2, routed)           0.510     0.775    datapath/orologio/sec_cntr/parallel_in_IBUF[4]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.820 r  datapath/orologio/sec_cntr/cntr[5]_i_2/O
                         net (fo=1, routed)           0.000     0.820    datapath/orologio/sec_cntr/cntr[5]_i_2_n_0
    SLICE_X0Y87          FDRE                                         r  datapath/orologio/sec_cntr/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    datapath/orologio/sec_cntr/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  datapath/orologio/sec_cntr/cntr_reg[5]/C

Slack:                    inf
  Source:                 parallel_in[1]
                            (input port)
  Destination:            datapath/orologio/h_cntr/cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.292ns (35.567%)  route 0.530ns (64.433%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  parallel_in[1] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  parallel_in_IBUF[1]_inst/O
                         net (fo=3, routed)           0.530     0.777    datapath/orologio/h_cntr/parallel_in_IBUF[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.045     0.822 r  datapath/orologio/h_cntr/cntr[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.822    datapath/orologio/h_cntr/p_1_in[1]
    SLICE_X5Y89          FDRE                                         r  datapath/orologio/h_cntr/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    datapath/orologio/h_cntr/CLK_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  datapath/orologio/h_cntr/cntr_reg[1]/C

Slack:                    inf
  Source:                 parallel_in[2]
                            (input port)
  Destination:            datapath/orologio/h_cntr/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.298ns (36.086%)  route 0.528ns (63.914%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  parallel_in[2] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  parallel_in_IBUF[2]_inst/O
                         net (fo=3, routed)           0.528     0.781    datapath/orologio/h_cntr/parallel_in_IBUF[1]
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.826 r  datapath/orologio/h_cntr/cntr[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.826    datapath/orologio/h_cntr/p_1_in[2]
    SLICE_X5Y89          FDRE                                         r  datapath/orologio/h_cntr/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    datapath/orologio/h_cntr/CLK_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  datapath/orologio/h_cntr/cntr_reg[2]/C

Slack:                    inf
  Source:                 SET
                            (input port)
  Destination:            set_debouncer/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.289ns (34.955%)  route 0.539ns (65.045%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  SET (IN)
                         net (fo=0)                   0.000     0.000    SET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SET_IBUF_inst/O
                         net (fo=1, routed)           0.539     0.783    set_debouncer/SET_IBUF
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.045     0.828 r  set_debouncer/BTN_state_i_1/O
                         net (fo=1, routed)           0.000     0.828    set_debouncer/BTN_state_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  set_debouncer/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    set_debouncer/CLK_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  set_debouncer/BTN_state_reg/C

Slack:                    inf
  Source:                 parallel_in[2]
                            (input port)
  Destination:            datapath/orologio/min_cntr/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.298ns (34.900%)  route 0.556ns (65.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  parallel_in[2] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  parallel_in_IBUF[2]_inst/O
                         net (fo=3, routed)           0.556     0.809    datapath/orologio/min_cntr/parallel_in_IBUF[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.854 r  datapath/orologio/min_cntr/cntr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.854    datapath/orologio/min_cntr/cntr[2]_i_1__0_n_0
    SLICE_X3Y89          FDRE                                         r  datapath/orologio/min_cntr/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.875     2.040    datapath/orologio/min_cntr/CLK_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  datapath/orologio/min_cntr/cntr_reg[2]/C

Slack:                    inf
  Source:                 parallel_in[3]
                            (input port)
  Destination:            datapath/orologio/sec_cntr/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.290ns (32.587%)  route 0.600ns (67.413%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  parallel_in[3] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  parallel_in_IBUF[3]_inst/O
                         net (fo=3, routed)           0.600     0.845    datapath/orologio/sec_cntr/parallel_in_IBUF[2]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.890 r  datapath/orologio/sec_cntr/cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.890    datapath/orologio/sec_cntr/cntr[3]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  datapath/orologio/sec_cntr/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    datapath/orologio/sec_cntr/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  datapath/orologio/sec_cntr/cntr_reg[3]/C

Slack:                    inf
  Source:                 parallel_in[4]
                            (input port)
  Destination:            datapath/orologio/min_cntr/cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.305ns (32.696%)  route 0.628ns (67.304%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  parallel_in[4] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  parallel_in_IBUF[4]_inst/O
                         net (fo=3, routed)           0.628     0.889    datapath/orologio/min_cntr/parallel_in_IBUF[3]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  datapath/orologio/min_cntr/cntr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.934    datapath/orologio/min_cntr/cntr[4]_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  datapath/orologio/min_cntr/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.873     2.038    datapath/orologio/min_cntr/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  datapath/orologio/min_cntr/cntr_reg[4]/C

Slack:                    inf
  Source:                 parallel_in[4]
                            (input port)
  Destination:            datapath/orologio/h_cntr/cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.305ns (32.289%)  route 0.640ns (67.711%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  parallel_in[4] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  parallel_in_IBUF[4]_inst/O
                         net (fo=3, routed)           0.640     0.900    datapath/orologio/h_cntr/parallel_in_IBUF[3]
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.945 r  datapath/orologio/h_cntr/cntr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.945    datapath/orologio/h_cntr/p_1_in[4]
    SLICE_X5Y88          FDRE                                         r  datapath/orologio/h_cntr/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.872     2.037    datapath/orologio/h_cntr/CLK_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  datapath/orologio/h_cntr/cntr_reg[4]/C





