<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_coldata_fast_cmd_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cmd_adc_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmd_adc_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CMD_ADC_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CMD_ADC_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cmd_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmd_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CMD_RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CMD_RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>coldata_fast_cmd_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 27 15:15:09 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fbf40e4d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fbf40e4d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_coldata_fast_cmd_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 27 15:15:09 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fbf40e4d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>coldata_fast_cmd_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 27 15:15:09 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0b5ee040</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_coldata_fast_cmd_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 27 15:15:09 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:0b5ee040</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jan 27 15:27:20 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fbf40e4d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk62p5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fastcommand_out_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fastcommand_out_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmd_idle</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmd_edge</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmd_sync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmd_act</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmd_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmd_adc_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/958a/hdl/coldata_fast_cmd_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/958a/hdl/coldata_fast_cmd_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_coldata_fast_cmd_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/958a/hdl/coldata_fast_cmd_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/958a/hdl/coldata_fast_cmd_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_coldata_fast_cmd_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_coldata_fast_cmd_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_coldata_fast_cmd_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_coldata_fast_cmd_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_coldata_fast_cmd_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_coldata_fast_cmd_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>COLDATA Fast Command Generator</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_coldata_fast_cmd_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>coldata_fast_cmd_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1164a235_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d66cf76_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5e490d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee9ef00_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e2b9d5_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653ad90a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c26b2c8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da30865_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578a2181_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1bc4cf_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab8f9ce_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61653771_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485a53a8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484aa25b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4594ef4e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e333a5e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d03bb_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92399c7_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db51267_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fadf1d3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e5ffa7_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110c7a64_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a6852a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b17f0d3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e60a77c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45903088_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecf3757_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520f35d5_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388a89ad_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2658ffc7_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc7f555_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc301dd_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294be5be_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58673a8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3e1d9_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6590d067_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a95ba8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c953bdf_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7916819d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341cef4f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba34f14_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44815ed8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e806127_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391ff63a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f31aed6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5f90a3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fc8613_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afc7b28_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5f2f04_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604058a8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791bbc0_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1580758e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cc6d2c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbb891f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76213c6e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9254605_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65377933_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19da43b6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3beaa83_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1608cc54_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b07100_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5789271a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aafe0f2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26abca67_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704ffa5b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a7e966_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f05a07b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed4eadc_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56982f3e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4858fcac_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3614f03f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2a4219_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d135cd_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508a588b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdec256_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfeb07c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee22fd8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3ca8a2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267ab892_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b446a0c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5539048e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ce1d7f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f98da0e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db5f28e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0fdee8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e93c76_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502eaa79_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569a2d71_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221e4401_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff79ae4_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15842825_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14369bc5_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4759c7d6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78916353_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546a8c7f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407d11c8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dc536a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447e5871_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398099a3_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d07160e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71826b3e_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2054f2ae_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7507ac5_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db757c5_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de6a56a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d261d39_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d281cd2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140849f8_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16fab665_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6cea58_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f5c25b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28642b4b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f61a685_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2669098c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e02ed7b_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c32f629_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a2fc46_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f21368_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1588074a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5215dfb9_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acb1f97_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11160e6d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32545e8d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7956e9e0_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e2e856_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad67447_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a28ac1_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361c985c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276cdffc_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63432929_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de2b96c_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17de0c38_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d45888f_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267dde88_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dd62c2_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560ba5f6_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb50531_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4922adaa_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79643512_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e86314a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a36b798_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc76b28_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204b559d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c63d3a_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0b99c4_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705e734d_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cb5a98_ARCHIVE_LOCATION">/home/madorsky/cernbox/projects/vivado/dune_wib/ip_repo/coldata_fast_cmd_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CMD_ADC_RESET.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CMD_RESET.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4a44d28b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e840e75e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2e657dad"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7b0fa59f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
