# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {.\run.do}
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 22:00:48 on Feb 08,2026
# vlog -reportprogress 300 clk_div.sv clk_div_tb.sv 
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# 
# Top level modules:
# 	clk_div_tb
# End time: 22:00:48 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.clk_div_tb 
# Start time: 22:00:48 on Feb 08,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.clk_div_tb(fast)
# Loading work.clk_div(fast)
# ** Note: $stop    : clk_div_tb.sv(34)
#    Time: 204 ns  Iteration: 0  Instance: /clk_div_tb
# Break in Module clk_div_tb at clk_div_tb.sv line 34
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.clk_div_tb(fast)
# Loading work.clk_div(fast)
run -continue
# ** Note: $stop    : clk_div_tb.sv(34)
#    Time: 204 ns  Iteration: 0  Instance: /clk_div_tb
# Break in Module clk_div_tb at clk_div_tb.sv line 34
do {run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable 220model_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_lnsim_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_mf_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable altera_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable arriav_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclone10lp_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cycloneiv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable cyclonev_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable lpm_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable maxv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable sgate_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable stratixv_ver are found, only first occurence will be considered.
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying C:/questasim64_2024.1/win64/../modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 22:02:09 on Feb 08,2026
# vlog -reportprogress 300 clk_div.sv clk_div_tb.sv 
# -- Compiling module clk_div
# -- Compiling module clk_div_tb
# 
# Top level modules:
# 	clk_div_tb
# End time: 22:02:09 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:02:11 on Feb 08,2026, Elapsed time: 0:01:23
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.clk_div_tb 
# Start time: 22:02:11 on Feb 08,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.clk_div_tb(fast)
# Loading work.clk_div(fast)
# ** Note: $stop    : clk_div_tb.sv(34)
#    Time: 204 ns  Iteration: 0  Instance: /clk_div_tb
# Break in Module clk_div_tb at clk_div_tb.sv line 34
force -freeze sim:/clk_div_tb/i_div_ratio 4'h2 0
run
force -freeze sim:/clk_div_tb/i_div_ratio 4'h4 0
run
quit
# End time: 22:08:04 on Feb 08,2026, Elapsed time: 0:05:53
# Errors: 0, Warnings: 0
