$date
  Tue Nov 17 16:00:21 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module bench_registre $end
$var reg 1 ! load_s $end
$var reg 1 " nrst_s $end
$var reg 1 # clk_s $end
$var reg 4 $ d_s[3:0] $end
$var reg 4 % q_s[3:0] $end
$scope module dut $end
$var reg 4 & d[3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( load $end
$var reg 1 ) nrst $end
$var reg 4 * q[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b1010 $
bUUUU %
b1010 &
0'
0(
1)
bUUUU *
#5000000
1#
1'
#10000000
0#
0'
#15000000
1#
1'
#20000000
0#
0'
#25000000
1#
1'
#30000000
1!
0#
0'
1(
#35000000
0!
0"
1#
b0000 %
1'
0(
0)
b0000 *
#40000000
1"
0#
0'
1)
#45000000
1#
1'
#50000000
0#
0'
#55000000
1#
1'
#60000000
0#
0'
#65000000
1!
1#
b1010 %
1'
1(
b1010 *
#70000000
0!
0#
0'
0(
#75000000
0"
1#
b0000 %
1'
0)
b0000 *
#80000000
1"
0#
0'
1)
#85000000
1#
1'
#90000000
0#
0'
#95000000
1#
1'
#100000000
1!
0#
0'
1(
