// Seed: 2772669523
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    input wor id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 module_0,
    input tri id_11,
    output tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    input supply1 id_16,
    output wand id_17,
    output supply0 id_18
);
  initial begin : LABEL_0
    disable id_20;
    $signed(86);
    ;
    #1 SystemTFIdentifier;
  end
  assign module_1.id_0 = 0;
  logic id_21 = (id_7);
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wor id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    output tri id_6,
    output supply1 id_7,
    output tri1 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    input wire id_13
);
  always @(posedge 1 or negedge 1) $clog2(43);
  ;
  nor primCall (id_3, id_5, id_11, id_1, id_2, id_10);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6,
      id_12,
      id_9,
      id_11,
      id_6,
      id_13,
      id_9,
      id_2,
      id_10,
      id_2,
      id_9,
      id_3,
      id_11,
      id_4,
      id_11,
      id_3,
      id_3
  );
  logic id_15;
  ;
endmodule
