--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 631 paths analyzed, 126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.065ns.
--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_19 (SLICE_X19Y39.A1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.019ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.CQ      Tcko                  0.391   clock_divider.counter<2>
                                                       clock_divider.counter_1
    SLICE_X18Y37.B1      net (fanout=2)        0.632   clock_divider.counter<1>
    SLICE_X18Y37.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.DMUX    Tcind                 0.302   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y39.A1      net (fanout=1)        0.673   Result<19>
    SLICE_X19Y39.CLK     Tas                   0.322   cpu_clock
                                                       Mcount_clock_divider.counter_eqn_191
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (1.623ns logic, 1.396ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_5 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.885ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.232 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_5 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.CQ      Tcko                  0.408   clock_divider.counter<6>
                                                       clock_divider.counter_5
    SLICE_X18Y38.B3      net (fanout=2)        0.560   clock_divider.counter<5>
    SLICE_X18Y38.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<7>
                                                       clock_divider.counter<5>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.DMUX    Tcind                 0.302   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y39.A1      net (fanout=1)        0.673   Result<19>
    SLICE_X19Y39.CLK     Tas                   0.322   cpu_clock
                                                       Mcount_clock_divider.counter_eqn_191
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (1.564ns logic, 1.321ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_9 (FF)
  Destination:          clock_divider.counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_9 to clock_divider.counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.CQ      Tcko                  0.391   clock_divider.counter<10>
                                                       clock_divider.counter_9
    SLICE_X18Y39.B3      net (fanout=2)        0.556   clock_divider.counter<9>
    SLICE_X18Y39.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<11>
                                                       clock_divider.counter<9>_rt
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.DMUX    Tcind                 0.302   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y39.A1      net (fanout=1)        0.673   Result<19>
    SLICE_X19Y39.CLK     Tas                   0.322   cpu_clock
                                                       Mcount_clock_divider.counter_eqn_191
                                                       clock_divider.counter_19
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (1.471ns logic, 1.314ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_18 (SLICE_X19Y40.D1), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to clock_divider.counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.CQ      Tcko                  0.391   clock_divider.counter<2>
                                                       clock_divider.counter_1
    SLICE_X18Y37.B1      net (fanout=2)        0.632   clock_divider.counter<1>
    SLICE_X18Y37.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CMUX    Tcinc                 0.261   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y40.D1      net (fanout=1)        0.651   Result<18>
    SLICE_X19Y40.CLK     Tas                   0.322   clock_divider.counter<18>
                                                       Mcount_clock_divider.counter_eqn_181
                                                       clock_divider.counter_18
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (1.582ns logic, 1.374ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_5 (FF)
  Destination:          clock_divider.counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.822ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.232 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_5 to clock_divider.counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.CQ      Tcko                  0.408   clock_divider.counter<6>
                                                       clock_divider.counter_5
    SLICE_X18Y38.B3      net (fanout=2)        0.560   clock_divider.counter<5>
    SLICE_X18Y38.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<7>
                                                       clock_divider.counter<5>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CMUX    Tcinc                 0.261   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y40.D1      net (fanout=1)        0.651   Result<18>
    SLICE_X19Y40.CLK     Tas                   0.322   clock_divider.counter<18>
                                                       Mcount_clock_divider.counter_eqn_181
                                                       clock_divider.counter_18
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.523ns logic, 1.299ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_9 (FF)
  Destination:          clock_divider.counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_9 to clock_divider.counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.CQ      Tcko                  0.391   clock_divider.counter<10>
                                                       clock_divider.counter_9
    SLICE_X18Y39.B3      net (fanout=2)        0.556   clock_divider.counter<9>
    SLICE_X18Y39.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<11>
                                                       clock_divider.counter<9>_rt
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CMUX    Tcinc                 0.261   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y40.D1      net (fanout=1)        0.651   Result<18>
    SLICE_X19Y40.CLK     Tas                   0.322   clock_divider.counter<18>
                                                       Mcount_clock_divider.counter_eqn_181
                                                       clock_divider.counter_18
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (1.430ns logic, 1.292ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_17 (SLICE_X19Y40.C2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.952ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.232 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.CQ      Tcko                  0.391   clock_divider.counter<2>
                                                       clock_divider.counter_1
    SLICE_X18Y37.B1      net (fanout=2)        0.632   clock_divider.counter<1>
    SLICE_X18Y37.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.BMUX    Tcinb                 0.292   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y40.C2      net (fanout=1)        0.616   Result<17>
    SLICE_X19Y40.CLK     Tas                   0.322   clock_divider.counter<18>
                                                       Mcount_clock_divider.counter_eqn_171
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (1.613ns logic, 1.339ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_5 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.818ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.232 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_5 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.CQ      Tcko                  0.408   clock_divider.counter<6>
                                                       clock_divider.counter_5
    SLICE_X18Y38.B3      net (fanout=2)        0.560   clock_divider.counter<5>
    SLICE_X18Y38.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<7>
                                                       clock_divider.counter<5>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.BMUX    Tcinb                 0.292   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y40.C2      net (fanout=1)        0.616   Result<17>
    SLICE_X19Y40.CLK     Tas                   0.322   clock_divider.counter<18>
                                                       Mcount_clock_divider.counter_eqn_171
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (1.554ns logic, 1.264ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_9 (FF)
  Destination:          clock_divider.counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.718ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.232 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_9 to clock_divider.counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.CQ      Tcko                  0.391   clock_divider.counter<10>
                                                       clock_divider.counter_9
    SLICE_X18Y39.B3      net (fanout=2)        0.556   clock_divider.counter<9>
    SLICE_X18Y39.COUT    Topcyb                0.380   Mcount_clock_divider.counter_cy<11>
                                                       clock_divider.counter<9>_rt
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   Mcount_clock_divider.counter_cy<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X18Y41.BMUX    Tcinb                 0.292   Result<19>
                                                       Mcount_clock_divider.counter_xor<19>
    SLICE_X19Y40.C2      net (fanout=1)        0.616   Result<17>
    SLICE_X19Y40.CLK     Tas                   0.322   clock_divider.counter<18>
                                                       Mcount_clock_divider.counter_eqn_171
                                                       clock_divider.counter_17
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (1.461ns logic, 1.257ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_18 (SLICE_X19Y40.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_18 (FF)
  Destination:          clock_divider.counter_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_18 to clock_divider.counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.DQ      Tcko                  0.198   clock_divider.counter<18>
                                                       clock_divider.counter_18
    SLICE_X19Y40.D6      net (fanout=22)       0.068   clock_divider.counter<18>
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.215   clock_divider.counter<18>
                                                       Mcount_clock_divider.counter_eqn_181
                                                       clock_divider.counter_18
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.413ns logic, 0.068ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_12 (SLICE_X20Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_12 (FF)
  Destination:          clock_divider.counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_12 to clock_divider.counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.200   clock_divider.counter<14>
                                                       clock_divider.counter_12
    SLICE_X20Y40.B5      net (fanout=22)       0.121   clock_divider.counter<12>
    SLICE_X20Y40.CLK     Tah         (-Th)    -0.190   clock_divider.counter<14>
                                                       Mcount_clock_divider.counter_eqn_121
                                                       clock_divider.counter_12
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.390ns logic, 0.121ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_14 (SLICE_X20Y40.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_12 (FF)
  Destination:          clock_divider.counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_12 to clock_divider.counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.200   clock_divider.counter<14>
                                                       clock_divider.counter_12
    SLICE_X20Y40.D4      net (fanout=22)       0.155   clock_divider.counter<12>
    SLICE_X20Y40.CLK     Tah         (-Th)    -0.190   clock_divider.counter<14>
                                                       Mcount_clock_divider.counter_eqn_141
                                                       clock_divider.counter_14
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.390ns logic, 0.155ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider.counter<6>/CLK
  Logical resource: clock_divider.counter_3/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clock_divider.counter<6>/SR
  Logical resource: clock_divider.counter_3/SR
  Location pin: SLICE_X20Y38.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.065|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 631 paths, 0 nets, and 175 connections

Design statistics:
   Minimum period:   3.065ns{1}   (Maximum frequency: 326.264MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 22:28:12 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



