
\begin{figure}[t]
    \centering
    \frame{\includegraphics[width=\linewidth]{media/graphics/dc_vs_synplify.pdf}}
    \caption[
        Inconsistencies in SystemVerilog Support in synthesis tools
    ]{
        Differences in SystemVerilog Support in Synopsys Design Compiler vs.\ Synopsys Synplify-Pro from \enquote{Synthesizing SystemVerilog: Busting the Myth that SystemVerilog is only for Verification} \cite{sutherland}.
    }
    \label{fig:dc_vs_synplify}
\end{figure}
