
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar  7 14:13:15 2025
Host:		ieng6-ece-13.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar  7 14:14:38 2025
viaInitial ends at Fri Mar  7 14:14:38 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.31min, fe_real=1.42min, fe_mem=470.7M) ***
*** Begin netlist parsing (mem=470.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.v'

*** Memory Usage v#1 (Current mem = 486.660M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=486.7M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 26560 stdCell insts.

*** Memory Usage v#1 (Current mem = 558.242M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:19.9, real=0:01:26, peak res=308.3M, current mem=679.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[159]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[158]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[157]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[156]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[155]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[154]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[153]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[152]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[151]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[150]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[149]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[148]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[147]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[146]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[145]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[144]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[143]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[142]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[141]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[140]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=323.4M, current mem=696.3M)
Current (total cpu=0:00:20.0, real=0:01:26, peak res=323.4M, current mem=696.3M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10 10 10 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
26560 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
26560 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 870.2M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 19 -start_from left -start 20 -stop 535

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 37 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 871.2M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar  7 14:14:47 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_noSFP_3ns
SPECIAL ROUTE ran on machine: ieng6-ece-13.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1565.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 56 used
Read in 56 components
  56 core components: 56 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 112 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 576
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 288
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1587.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar  7 14:14:48 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar  7 14:14:48 2025

sroute post-processing starts at Fri Mar  7 14:14:48 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar  7 14:14:48 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 20.89 megs
sroute: Total Peak Memory used = 892.08 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2 -start 0.0 50.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 900.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing 2.0 -start 545.0 50.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 904.1M).
<CMD> zoomOut
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing 2.0 -start 539.6 50.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 905.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=905.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4971 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1162.45 CPU=0:00:03.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 1162.4M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:07.4) (Real : 0:00:07.0) (mem : 1162.4M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 135 instances (buffers/inverters) removed
*       :      5 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKBD4' removed
*       :     62 instances of type 'CKBD2' removed
*       :     33 instances of type 'CKBD1' removed
*       :     33 instances of type 'BUFFD1' removed
*       :      1 instance  of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.5) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=26425 (0 fixed + 26425 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=28966 #term=113013 #term/net=3.90, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=243
stdCell: 26425 single + 0 double + 0 multi
Total standard cell length = 74.4168 (mm), area = 0.1340 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 372084 sites (133950 um^2) / alloc_area 743994 sites (267838 um^2).
Pin Density = 0.1516.
            = total # of pins 113013 / total area 745626.
*Internal placement parameters: * | 15 | 0x000555
End delay calculation. (MEM=1181.53 CPU=0:00:03.4 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.349e+04 (7.35e+04 0.00e+00)
              Est.  stn bbox = 1.084e+05 (1.08e+05 0.00e+00)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1181.7M
Iteration  2: Total net bbox = 1.689e+05 (7.35e+04 9.54e+04)
              Est.  stn bbox = 2.854e+05 (1.08e+05 1.77e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1181.7M
Iteration  3: Total net bbox = 1.672e+05 (8.89e+04 7.83e+04)
              Est.  stn bbox = 2.770e+05 (1.33e+05 1.44e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1181.7M
Iteration  4: Total net bbox = 2.166e+05 (1.05e+05 1.11e+05)
              Est.  stn bbox = 3.511e+05 (1.63e+05 1.88e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 1181.7M
End delay calculation. (MEM=1181.65 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration  5: Total net bbox = 6.102e+05 (2.82e+05 3.28e+05)
              Est.  stn bbox = 8.299e+05 (3.71e+05 4.58e+05)
              cpu = 0:00:14.0 real = 0:00:14.0 mem = 1181.7M
Iteration  6: Total net bbox = 3.981e+05 (1.48e+05 2.51e+05)
              Est.  stn bbox = 5.804e+05 (2.19e+05 3.61e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1181.7M
End delay calculation. (MEM=1181.65 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration  7: Total net bbox = 4.421e+05 (1.92e+05 2.51e+05)
              Est.  stn bbox = 6.300e+05 (2.69e+05 3.61e+05)
              cpu = 0:00:07.2 real = 0:00:07.0 mem = 1181.7M
Iteration  8: Total net bbox = 4.834e+05 (1.92e+05 2.92e+05)
              Est.  stn bbox = 6.819e+05 (2.69e+05 4.13e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1181.7M
End delay calculation. (MEM=1181.65 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration  9: Total net bbox = 5.105e+05 (2.19e+05 2.92e+05)
              Est.  stn bbox = 7.157e+05 (3.03e+05 4.13e+05)
              cpu = 0:00:07.4 real = 0:00:07.0 mem = 1181.7M
Iteration 10: Total net bbox = 5.989e+05 (2.57e+05 3.42e+05)
              Est.  stn bbox = 8.233e+05 (3.49e+05 4.74e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1181.7M
End delay calculation. (MEM=1200.73 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration 11: Total net bbox = 6.228e+05 (2.71e+05 3.52e+05)
              Est.  stn bbox = 8.532e+05 (3.65e+05 4.88e+05)
              cpu = 0:00:11.3 real = 0:00:11.0 mem = 1200.7M
Iteration 12: Total net bbox = 6.448e+05 (2.76e+05 3.69e+05)
              Est.  stn bbox = 8.806e+05 (3.71e+05 5.09e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1200.7M
End delay calculation. (MEM=1200.73 CPU=0:00:03.4 REAL=0:00:03.0)
Iteration 13: Total net bbox = 6.808e+05 (3.04e+05 3.76e+05)
              Est.  stn bbox = 9.195e+05 (4.02e+05 5.18e+05)
              cpu = 0:00:13.9 real = 0:00:13.0 mem = 1200.7M
Iteration 14: Total net bbox = 7.280e+05 (3.67e+05 3.61e+05)
              Est.  stn bbox = 9.714e+05 (4.72e+05 5.00e+05)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 1200.7M
Iteration 15: Total net bbox = 7.266e+05 (3.78e+05 3.48e+05)
              Est.  stn bbox = 9.701e+05 (4.85e+05 4.85e+05)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 1200.7M
Iteration 16: Total net bbox = 7.514e+05 (3.99e+05 3.52e+05)
              Est.  stn bbox = 9.954e+05 (5.06e+05 4.89e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1200.7M
*** cost = 7.514e+05 (3.99e+05 3.52e+05) (cpu for global=0:01:27) real=0:01:26***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:02:20 mem=1094.3M) ***
Total net bbox length = 7.516e+05 (3.991e+05 3.525e+05) (ext = 1.884e+04)
Move report: Detail placement moves 22700 insts, mean move: 4.62 um, max move: 47.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U207): (395.40, 110.80) --> (420.80, 132.40)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1106.0MB
Summary Report:
Instances move: 22700 (out of 26425 movable)
Mean displacement: 4.62 um
Max displacement: 47.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U207) (395.4, 110.8) -> (420.8, 132.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 6.791e+05 (3.282e+05 3.509e+05) (ext = 1.885e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1106.0MB
*** Finished refinePlace (0:02:25 mem=1106.0M) ***
*** Finished Initial Placement (cpu=0:01:38, real=0:01:38, mem=1106.0M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=28966  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28966 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 28966 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.70% V. EstWL: 8.802504e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.31% V
[NR-eagl] Overflow after earlyGlobalRoute 0.08% H + 0.37% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 112770
[NR-eagl] Layer2(M2)(V) length: 3.049173e+05um, number of vias: 165379
[NR-eagl] Layer3(M3)(H) length: 4.348769e+05um, number of vias: 13513
[NR-eagl] Layer4(M4)(V) length: 1.657455e+05um, number of vias: 0
[NR-eagl] Total length: 9.055397e+05um, number of vias: 291662
[NR-eagl] End Peak syMemory usage = 1146.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.39 seconds
**placeDesign ... cpu = 0: 1:48, real = 0: 1:48, mem = 1129.2M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1137.3M, totSessionCpu=0:02:28 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1137.3M)
Extraction called for design 'fullchip' of instances=26425 and nets=29087 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1137.270M)
** Profile ** Start :  cpu=0:00:00.0, mem=1137.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1137.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1257.5 CPU=0:00:04.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 1257.5M) ***
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:06.0 totSessionCpu=0:02:35 mem=1257.5M)
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1257.5M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1257.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -19.799 |
|           TNS (ns):|-65450.5 |
|    Violating Paths:|  12561  |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    707 (707)     |   -0.761   |    707 (707)     |
|   max_tran     |   796 (22585)    |  -20.186   |   796 (22585)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.902%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1257.5M
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1184.9M, totSessionCpu=0:02:36 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1185.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1185.9M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26425

Instance distribution across the VT partitions:

 LVT : inst = 13 (0.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13 (0.0%)

 HVT : inst = 26412 (100.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26412 (100.0%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  28966
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=967.23MB/967.23MB)

Begin Processing Timing Window Data for Power Calculation

clk(909.091MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=967.61MB/967.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=967.64MB/967.64MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT)
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 10%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 20%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 30%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 40%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 50%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 60%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 70%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 80%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 90%

Finished Levelizing
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT)

Starting Activity Propagation
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 10%
2025-Mar-07 14:18:26 (2025-Mar-07 22:18:26 GMT): 20%

Finished Activity Propagation
2025-Mar-07 14:18:27 (2025-Mar-07 22:18:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=968.74MB/968.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 14:18:27 (2025-Mar-07 22:18:27 GMT)
 ... Calculating leakage power
2025-Mar-07 14:18:27 (2025-Mar-07 22:18:27 GMT): 10%
2025-Mar-07 14:18:27 (2025-Mar-07 22:18:27 GMT): 20%
2025-Mar-07 14:18:27 (2025-Mar-07 22:18:27 GMT): 30%
2025-Mar-07 14:18:27 (2025-Mar-07 22:18:27 GMT): 40%

Finished Calculating power
2025-Mar-07 14:18:27 (2025-Mar-07 22:18:27 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=968.91MB/968.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=968.91MB/968.91MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=968.94MB/968.94MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 14:18:27 (2025-Mar-07 22:18:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.92807214
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4786       51.57
Macro                                  0           0
IO                                     0           0
Combinational                     0.4495       48.43
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9281         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9281         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	2.25948e-10 F
* 		Total instances in design: 26425
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.928072 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26425 cells ( 100.000000%) , 0.928072 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=968.95MB/968.95MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -19.899 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.917 mW
Resizable instances =  26425 (100.0%), leakage = 0.917 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =     13 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =     13 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  26412 (100.0%), lkg = 0.917 mW (100.0%)
   -ve slk =  26222 (99.2%), lkg = 0.915 mW (99.7%)

OptMgr: Begin forced downsizing
OptMgr: 158 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -29.772 ns
OptMgr: 39 (25%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -19.899 ns

Design leakage power (state independent) = 0.917 mW
Resizable instances =  26425 (100.0%), leakage = 0.917 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  26425 (100.0%), lkg = 0.917 mW (100.0%)
   -ve slk =  26234 (99.3%), lkg = 0.914 mW (99.8%)


Summary: cell sizing

 119 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0        119        119

    9 instances changed cell type from       IND2D1   to     IND2D0
   13 instances changed cell type from      INR2XD0   to     INR2D0
   15 instances changed cell type from        INVD1   to      CKND0
    5 instances changed cell type from        INVD1   to      INVD0
    5 instances changed cell type from        ND3D1   to      ND3D0
   64 instances changed cell type from       NR2XD0   to      NR2D0
    8 instances changed cell type from      OAI21D1   to    OAI21D0
  checkSum: 119



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=984.90MB/984.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=984.90MB/984.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=984.90MB/984.90MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT)
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 10%
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 20%
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 30%
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 40%
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 50%
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 60%
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 70%
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 80%
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 90%

Finished Levelizing
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT)

Starting Activity Propagation
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT)
2025-Mar-07 14:18:33 (2025-Mar-07 22:18:33 GMT): 10%
2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT): 20%

Finished Activity Propagation
2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=986.87MB/986.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT)
 ... Calculating leakage power
2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT): 10%
2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT): 20%
2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT): 30%
2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT): 40%

Finished Calculating power
2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.87MB/986.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.87MB/986.87MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=986.87MB/986.87MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 14:18:34 (2025-Mar-07 22:18:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.92759125
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4786        51.6
Macro                                  0           0
IO                                     0           0
Combinational                      0.449        48.4
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.9276         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.9276         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	2.25884e-10 F
* 		Total instances in design: 26425
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.927591 mW
Cell usage statistics:  
Library tcbn65gpluswc , 26425 cells ( 100.000000%) , 0.927591 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=987.89MB/987.89MB)

OptMgr: Leakage power optimization took: 10 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.22
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1327.0M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1327.0M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1327.0M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1327.0M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1327.0M)
CPU of: netlist preparation :0:00:00.1 (mem :1327.0M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1327.0M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 4 out of 26425 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 26354
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -19.932  TNS Slack -74847.778 Density 49.90
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.90%|        -| -19.932|-74847.778|   0:00:00.0| 1420.8M|
|    49.90%|        0| -19.932|-74847.781|   0:00:01.0| 1420.8M|
|    49.90%|        0| -19.932|-74847.781|   0:00:01.0| 1420.8M|
|    49.90%|        0| -19.932|-74847.781|   0:00:00.0| 1420.8M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -19.932  TNS Slack -74847.778 Density 49.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1264.28M, totSessionCpu=0:02:53).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.90%|        -| -19.932|-74847.778|   0:00:00.0| 1397.8M|
|    49.90%|        -| -19.932|-74847.778|   0:00:00.0| 1397.8M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1397.8M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1254   | 25979   |  1090   |   1090  |     0   |     0   |     0   |     0   | -19.93 |          0|          0|          0|  49.90  |            |           |
|    44   |   660   |    14   |     14  |     0   |     0   |     0   |     0   | -4.12 |        392|          0|       1040|  50.44  |   0:00:19.0|    1434.1M|
|     2   |    67   |     0   |      0  |     0   |     0   |     0   |     0   | -4.12 |          3|          0|         37|  50.44  |   0:00:00.0|    1434.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:19.6 real=0:00:20.0 mem=1434.1M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1285.3M, totSessionCpu=0:03:20 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -4.115  TNS Slack -11541.752 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.115|-11541.752|    50.44%|   0:00:00.0| 1424.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.777| -8280.907|    50.92%|   0:00:31.0| 1507.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
|  -3.737| -6736.732|    51.42%|   0:00:19.0| 1507.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_16_/D                                      |
|  -3.737| -6736.732|    51.42%|   0:00:02.0| 1507.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_16_/D                                      |
|  -2.639| -4704.062|    52.02%|   0:00:42.0| 1507.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_19_/D                                      |
|  -2.623| -4545.904|    52.34%|   0:00:20.0| 1494.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_19_/D                                      |
|  -2.623| -4481.824|    52.54%|   0:00:08.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_19_/D                                      |
|  -2.623| -4481.824|    52.54%|   0:00:02.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_19_/D                                      |
|  -2.433| -4143.821|    53.08%|   0:00:21.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
|  -2.433| -4131.417|    53.15%|   0:00:13.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
|  -2.433| -4121.293|    53.19%|   0:00:05.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
|  -2.433| -4121.293|    53.19%|   0:00:02.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
|  -2.386| -4001.212|    53.46%|   0:00:08.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_19_/D                                      |
|  -2.386| -3998.348|    53.48%|   0:00:08.0| 1494.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_19_/D                                      |
|  -2.382| -3977.521|    53.51%|   0:00:03.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
|  -2.382| -3977.521|    53.51%|   0:00:02.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
|  -2.357| -3948.956|    53.61%|   0:00:04.0| 1513.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_17_/D                                       |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:03:11 real=0:03:10 mem=1513.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:03:11 real=0:03:10 mem=1513.5M) ***
** GigaOpt Global Opt End WNS Slack -2.357  TNS Slack -3948.956 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -2.357
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.357  TNS Slack -3948.956 Density 53.61
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    53.61%|        -|  -2.357|-3948.956|   0:00:00.0| 1471.4M|
|    53.60%|       13|  -2.357|-3946.764|   0:00:03.0| 1473.1M|
|    53.60%|        0|  -2.357|-3946.764|   0:00:00.0| 1473.1M|
|    53.55%|       69|  -2.357|-3946.493|   0:00:02.0| 1473.1M|
|    53.13%|     1179|  -2.357|-3944.740|   0:00:07.0| 1473.1M|
|    53.11%|       96|  -2.357|-3944.746|   0:00:01.0| 1473.1M|
|    53.10%|        3|  -2.357|-3944.746|   0:00:00.0| 1473.1M|
|    53.10%|        0|  -2.357|-3944.746|   0:00:00.0| 1473.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.357  TNS Slack -3944.745 Density 53.10
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.6) (real = 0:00:14.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:14, mem=1324.31M, totSessionCpu=0:06:54).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1324.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30626  numIgnoredNets=4
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30622 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30622 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.70% V. EstWL: 8.818272e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.29% V
[NR-eagl] Overflow after earlyGlobalRoute 0.08% H + 0.36% V
[NR-eagl] End Peak syMemory usage = 1350.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.75 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (398.80 53.20 442.00 96.40)
HotSpot [2] box (197.20 413.20 240.40 456.40)
HotSpot [3] box (197.20 499.60 240.40 526.60)
*** Starting refinePlace (0:06:56 mem=1350.8M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.1 mem=1350.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1350.8M) ***
Move report: Timing Driven Placement moves 28062 insts, mean move: 18.14 um, max move: 234.20 um
	Max move on inst (core_instance/psum_mem_instance/FE_OFC2080_n1547): (15.80, 321.40) --> (232.00, 339.40)
	Runtime: CPU: 0:02:25 REAL: 0:02:26 MEM: 1566.7MB
Move report: Detail placement moves 5167 insts, mean move: 1.72 um, max move: 45.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U480): (227.60, 460.00) --> (272.60, 460.00)
	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1566.7MB
Summary Report:
Instances move: 28060 (out of 28085 movable)
Mean displacement: 18.17 um
Max displacement: 234.20 um (Instance: core_instance/psum_mem_instance/FE_OFC2080_n1547) (15.8, 321.4) -> (232, 339.4)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Runtime: CPU: 0:02:29 REAL: 0:02:30 MEM: 1566.7MB
*** Finished refinePlace (0:09:25 mem=1566.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=30626  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 30626 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 30626 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.11% V. EstWL: 7.660926e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.06% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 116081
[NR-eagl] Layer2(M2)(V) length: 3.106907e+05um, number of vias: 177298
[NR-eagl] Layer3(M3)(H) length: 3.487071e+05um, number of vias: 7048
[NR-eagl] Layer4(M4)(V) length: 1.279270e+05um, number of vias: 0
[NR-eagl] Total length: 7.873248e+05um, number of vias: 300427
End of congRepair (cpu=0:00:01.6, real=0:00:02.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1376.2M)
Extraction called for design 'fullchip' of instances=28085 and nets=30747 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1376.207M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:00, real = 0:07:00, mem = 1356.3M, totSessionCpu=0:09:28 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1446.51 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 1446.5M) ***
*** Timing NOT met, worst failing slack is -2.282
*** Check timing (0:00:06.3)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.282 TNS Slack -3779.352 Density 53.10
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.282|   -2.282|-3772.229|-3779.352|    53.10%|   0:00:00.0| 1524.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -2.263|   -2.263|-3719.437|-3726.560|    53.11%|   0:00:01.0| 1527.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.234|   -2.234|-3706.942|-3714.065|    53.11%|   0:00:00.0| 1527.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -2.217|   -2.217|-3703.755|-3710.878|    53.11%|   0:00:00.0| 1527.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -2.207|   -2.207|-3687.570|-3694.693|    53.12%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -2.194|   -2.194|-3679.748|-3686.872|    53.12%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -2.171|   -2.171|-3667.953|-3675.076|    53.12%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.155|   -2.155|-3644.606|-3651.729|    53.13%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -2.147|   -2.147|-3635.402|-3642.525|    53.14%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -2.139|   -2.139|-3630.950|-3638.073|    53.14%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -2.121|   -2.121|-3612.286|-3619.409|    53.16%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -2.111|   -2.111|-3595.592|-3602.715|    53.17%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -2.102|   -2.102|-3585.951|-3593.074|    53.17%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -2.083|   -2.083|-3569.622|-3576.745|    53.17%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -2.075|   -2.075|-3557.832|-3564.955|    53.18%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -2.075|   -2.075|-3544.948|-3552.071|    53.18%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -2.064|   -2.064|-3540.015|-3547.139|    53.18%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -2.055|   -2.055|-3512.696|-3519.819|    53.19%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -2.042|   -2.042|-3502.422|-3509.545|    53.20%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -2.033|   -2.033|-3492.599|-3499.723|    53.20%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -2.026|   -2.026|-3478.704|-3485.828|    53.21%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -2.019|   -2.019|-3469.276|-3476.399|    53.22%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -2.014|   -2.014|-3466.350|-3473.473|    53.22%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -2.010|   -2.010|-3461.297|-3468.420|    53.22%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -2.010|   -2.010|-3461.275|-3468.398|    53.22%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -2.006|   -2.006|-3455.461|-3462.585|    53.23%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.006|   -2.006|-3453.047|-3460.171|    53.24%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -2.000|   -2.000|-3442.185|-3449.308|    53.24%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -2.000|   -2.000|-3439.032|-3446.155|    53.24%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.992|   -1.992|-3434.041|-3441.165|    53.24%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.992|   -1.992|-3430.516|-3437.639|    53.24%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.984|   -1.984|-3417.074|-3424.198|    53.25%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.984|   -1.984|-3415.371|-3422.495|    53.25%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.982|   -1.982|-3414.376|-3421.499|    53.26%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.972|   -1.972|-3405.288|-3412.411|    53.27%|   0:00:01.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.972|   -1.972|-3402.722|-3409.845|    53.28%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.972|   -1.972|-3401.815|-3408.938|    53.28%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.972|   -1.972|-3398.699|-3405.822|    53.28%|   0:00:00.0| 1528.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.972|   -1.972|-3392.999|-3400.122|    53.29%|   0:00:01.0| 1529.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.972|   -1.972|-3389.740|-3396.863|    53.30%|   0:00:00.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.948|   -1.948|-3383.059|-3390.183|    53.32%|   0:00:01.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.946|   -1.946|-3365.920|-3373.043|    53.35%|   0:00:01.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.943|   -1.943|-3359.692|-3366.815|    53.36%|   0:00:01.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.933|   -1.933|-3356.376|-3363.499|    53.36%|   0:00:00.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -1.933|   -1.933|-3349.742|-3356.866|    53.38%|   0:00:01.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -1.935|   -1.935|-3347.556|-3354.680|    53.38%|   0:00:00.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.935|   -1.935|-3347.180|-3354.304|    53.38%|   0:00:00.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.935|   -1.935|-3345.787|-3352.911|    53.38%|   0:00:00.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.935|   -1.935|-3345.305|-3352.428|    53.38%|   0:00:00.0| 1530.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.935|   -1.935|-3332.671|-3339.795|    53.41%|   0:00:01.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.935|   -1.935|-3330.028|-3337.152|    53.41%|   0:00:00.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.935|   -1.935|-3329.852|-3336.975|    53.41%|   0:00:00.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.935|   -1.935|-3313.077|-3320.200|    53.43%|   0:00:01.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.935|   -1.935|-3306.196|-3313.319|    53.44%|   0:00:01.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.935|   -1.935|-3304.406|-3311.529|    53.44%|   0:00:00.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.935|   -1.935|-3302.073|-3309.196|    53.44%|   0:00:00.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.935|   -1.935|-3293.621|-3300.744|    53.46%|   0:00:01.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.935|   -1.935|-3292.113|-3299.236|    53.46%|   0:00:00.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.935|   -1.935|-3280.764|-3287.888|    53.47%|   0:00:00.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.935|   -1.935|-3277.697|-3284.820|    53.47%|   0:00:00.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.935|   -1.935|-3265.813|-3272.936|    53.49%|   0:00:01.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3256.908|-3264.031|    53.51%|   0:00:01.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3250.496|-3257.620|    53.52%|   0:00:00.0| 1531.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3244.172|-3251.295|    53.52%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3238.183|-3245.306|    53.53%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3225.775|-3232.898|    53.54%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3221.777|-3228.900|    53.54%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.935|   -1.935|-3206.822|-3213.945|    53.55%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3198.021|-3205.144|    53.56%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3195.258|-3202.381|    53.56%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3189.033|-3196.156|    53.57%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3185.086|-3192.210|    53.57%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.935|   -1.935|-3181.923|-3189.046|    53.57%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3178.729|-3185.852|    53.58%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.935|   -1.935|-3176.253|-3183.376|    53.58%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.935|   -1.935|-3175.600|-3182.723|    53.58%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.935|   -1.935|-3172.138|-3179.261|    53.58%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3171.418|-3178.541|    53.58%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3169.427|-3176.550|    53.58%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3167.542|-3174.665|    53.59%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.935|   -1.935|-3165.461|-3172.584|    53.59%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.935|   -1.935|-3164.351|-3171.475|    53.59%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.935|   -1.935|-3163.213|-3170.336|    53.59%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.935|   -1.935|-3160.882|-3168.005|    53.60%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3155.259|-3162.382|    53.61%|   0:00:01.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3149.949|-3157.073|    53.62%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3149.501|-3156.625|    53.62%|   0:00:00.0| 1532.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3144.941|-3152.065|    53.64%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3141.094|-3148.218|    53.64%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3140.767|-3147.890|    53.65%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.935|   -1.935|-3137.120|-3144.243|    53.65%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.935|   -1.935|-3135.858|-3142.981|    53.65%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.935|   -1.935|-3133.612|-3140.735|    53.66%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.935|   -1.935|-3133.228|-3140.351|    53.66%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.935|   -1.935|-3132.257|-3139.380|    53.66%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.935|   -1.935|-3131.922|-3139.045|    53.66%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.935|   -1.935|-3130.687|-3137.810|    53.66%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.935|   -1.935|-3126.149|-3133.273|    53.67%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3124.947|-3132.070|    53.67%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3120.984|-3128.108|    53.67%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3120.470|-3127.594|    53.68%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.935|   -1.935|-3117.960|-3125.083|    53.68%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.935|   -1.935|-3116.686|-3123.809|    53.69%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3112.648|-3119.771|    53.70%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3108.735|-3115.858|    53.71%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3104.744|-3111.867|    53.72%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3104.496|-3111.619|    53.72%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3103.808|-3110.931|    53.74%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3102.194|-3109.317|    53.74%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3101.696|-3108.819|    53.75%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.935|   -1.935|-3099.994|-3107.117|    53.75%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.935|   -1.935|-3099.402|-3106.525|    53.75%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.935|   -1.935|-3097.081|-3104.204|    53.76%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.935|   -1.935|-3096.711|-3103.834|    53.76%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.935|   -1.935|-3095.154|-3102.277|    53.76%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.935|   -1.935|-3094.955|-3102.078|    53.77%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -1.935|   -1.935|-3094.100|-3101.224|    53.78%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.935|   -1.935|-3093.939|-3101.062|    53.78%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.935|   -1.935|-3093.063|-3100.186|    53.78%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.935|   -1.935|-3092.248|-3099.372|    53.79%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.935|   -1.935|-3091.540|-3098.663|    53.79%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.935|   -1.935|-3091.053|-3098.177|    53.79%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.935|   -1.935|-3090.992|-3098.115|    53.79%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.935|   -1.935|-3089.938|-3097.061|    53.80%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.935|   -1.935|-3089.130|-3096.253|    53.80%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.935|   -1.935|-3088.568|-3095.692|    53.80%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.935|   -1.935|-3088.068|-3095.192|    53.80%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.935|   -1.935|-3087.944|-3095.067|    53.80%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.935|   -1.935|-3086.894|-3094.017|    53.81%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.935|   -1.935|-3086.334|-3093.458|    53.81%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -1.935|   -1.935|-3086.318|-3093.442|    53.81%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -1.935|   -1.935|-3085.849|-3092.973|    53.82%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.935|   -1.935|-3084.896|-3092.020|    53.82%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.935|   -1.935|-3084.634|-3091.757|    53.82%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.935|   -1.935|-3084.264|-3091.387|    53.82%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.935|   -1.935|-3084.203|-3091.326|    53.82%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.935|   -1.935|-3083.941|-3091.065|    53.82%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.933|   -1.933|-3083.405|-3090.529|    53.82%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.933|   -1.933|-3083.243|-3090.366|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.933|   -1.933|-3083.220|-3090.344|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.933|   -1.933|-3082.887|-3090.011|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.933|   -1.933|-3082.740|-3089.863|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.933|   -1.933|-3082.564|-3089.688|    53.83%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.933|   -1.933|-3082.549|-3089.672|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.933|   -1.933|-3082.533|-3089.656|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.933|   -1.933|-3082.443|-3089.566|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.933|   -1.933|-3082.236|-3089.359|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.933|   -1.933|-3082.220|-3089.343|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.933|   -1.933|-3082.190|-3089.313|    53.83%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.933|   -1.933|-3081.686|-3088.809|    53.83%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.933|   -1.933|-3081.632|-3088.755|    53.84%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.933|   -1.933|-3081.443|-3088.566|    53.84%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.933|   -1.933|-3081.423|-3088.546|    53.84%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.933|   -1.933|-3081.199|-3088.323|    53.84%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.933|   -1.933|-3080.983|-3088.107|    53.84%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.933|   -1.933|-3079.571|-3086.694|    53.84%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.933|   -1.933|-3079.071|-3086.195|    53.84%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.933|   -1.933|-3078.684|-3085.808|    53.84%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.933|   -1.933|-3078.389|-3085.512|    53.84%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.933|   -1.933|-3077.595|-3084.719|    53.85%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.933|   -1.933|-3077.434|-3084.557|    53.85%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.933|   -1.933|-3076.836|-3083.959|    53.86%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.933|   -1.933|-3075.615|-3082.739|    53.86%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.933|   -1.933|-3074.979|-3082.102|    53.86%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.933|   -1.933|-3074.869|-3081.992|    53.86%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.933|   -1.933|-3074.570|-3081.693|    53.87%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.933|   -1.933|-3073.155|-3080.278|    53.87%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -1.933|   -1.933|-3072.587|-3079.710|    53.87%|   0:00:01.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.933|   -1.933|-3072.509|-3079.632|    53.87%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.933|   -1.933|-3072.011|-3079.134|    53.87%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.930|   -1.930|-3070.892|-3078.015|    53.88%|   0:00:00.0| 1533.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -1.929|   -1.929|-3070.473|-3077.596|    53.88%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.929|   -1.929|-3070.440|-3077.563|    53.88%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.929|   -1.929|-3070.102|-3077.225|    53.88%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.929|   -1.929|-3069.988|-3077.112|    53.88%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.929|   -1.929|-3069.814|-3076.937|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.929|   -1.929|-3069.443|-3076.566|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.929|   -1.929|-3069.129|-3076.252|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.929|   -1.929|-3068.878|-3076.001|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.929|   -1.929|-3068.759|-3075.882|    53.89%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.929|   -1.929|-3068.496|-3075.619|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.929|   -1.929|-3068.352|-3075.476|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.929|   -1.929|-3068.332|-3075.456|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.929|   -1.929|-3068.216|-3075.340|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -1.929|   -1.929|-3068.055|-3075.178|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.929|   -1.929|-3068.017|-3075.140|    53.89%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.929|   -1.929|-3067.716|-3074.839|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.929|   -1.929|-3067.594|-3074.718|    53.89%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.929|   -1.929|-3067.437|-3074.561|    53.90%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.929|   -1.929|-3067.415|-3074.538|    53.90%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.929|   -1.929|-3067.178|-3074.301|    53.90%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.929|   -1.929|-3066.099|-3073.222|    53.90%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -1.929|   -1.929|-3066.046|-3073.169|    53.90%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -1.929|   -1.929|-3065.926|-3073.049|    53.90%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.929|   -1.929|-3065.805|-3072.929|    53.90%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.929|   -1.929|-3065.664|-3072.788|    53.90%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.929|   -1.929|-3064.624|-3071.747|    53.91%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.929|   -1.929|-3064.465|-3071.589|    53.91%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.929|   -1.929|-3063.611|-3070.735|    53.91%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.929|   -1.929|-3063.294|-3070.425|    53.92%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.929|   -1.929|-3063.272|-3070.403|    53.92%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.929|   -1.929|-3063.138|-3070.269|    53.92%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.929|   -1.929|-3063.124|-3070.255|    53.92%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.929|   -1.929|-3062.465|-3069.596|    53.92%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -1.929|   -1.929|-3062.299|-3069.430|    53.92%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -1.929|   -1.929|-3062.031|-3069.162|    53.93%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -1.929|   -1.929|-3061.915|-3069.046|    53.93%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -1.929|   -1.929|-3061.453|-3068.584|    53.93%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -1.929|   -1.929|-3061.057|-3068.188|    53.93%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -1.929|   -1.929|-3060.131|-3067.262|    53.93%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -1.929|   -1.929|-3059.824|-3066.955|    53.93%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -1.929|   -1.929|-3059.568|-3066.699|    53.93%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -1.929|   -1.929|-3059.555|-3066.686|    53.93%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -1.929|   -1.929|-3058.305|-3065.438|    53.93%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.929|   -1.929|-3057.920|-3065.053|    53.94%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.929|   -1.929|-3057.783|-3064.916|    53.94%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.929|   -1.929|-3057.369|-3064.501|    53.94%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.929|   -1.929|-3057.201|-3064.333|    53.94%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.929|   -1.929|-3056.544|-3063.677|    53.95%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.929|   -1.929|-3055.976|-3063.109|    53.95%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.929|   -1.929|-3054.742|-3061.875|    53.95%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.929|   -1.929|-3054.141|-3061.274|    53.95%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.929|   -1.929|-3054.094|-3061.227|    53.95%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -1.929|   -1.929|-3052.551|-3059.683|    53.95%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.929|   -1.929|-3052.365|-3059.498|    53.95%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.929|   -1.929|-3051.290|-3058.423|    53.96%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.929|   -1.929|-3051.191|-3058.324|    53.96%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.929|   -1.929|-3050.814|-3057.947|    53.96%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.929|   -1.929|-3050.682|-3057.815|    53.96%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -1.929|   -1.929|-3048.507|-3055.640|    53.96%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.929|   -1.929|-3048.483|-3055.624|    53.97%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.929|   -1.929|-3048.019|-3055.160|    53.97%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.929|   -1.929|-3047.680|-3054.820|    53.98%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.929|   -1.929|-3046.379|-3053.520|    53.98%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.929|   -1.929|-3046.004|-3053.145|    53.98%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.929|   -1.929|-3045.937|-3053.078|    53.98%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.929|   -1.929|-3045.906|-3053.046|    53.98%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -1.929|   -1.929|-3045.225|-3052.365|    53.99%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -1.929|   -1.929|-3045.101|-3052.241|    53.99%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -1.929|   -1.929|-3044.280|-3051.421|    53.99%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.929|   -1.929|-3044.139|-3051.280|    53.99%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.929|   -1.929|-3044.104|-3051.245|    53.99%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.929|   -1.929|-3043.954|-3051.094|    53.99%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -1.929|   -1.929|-3043.312|-3050.455|    53.99%|   0:00:01.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.929|   -1.929|-3041.810|-3048.952|    54.00%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.929|   -1.929|-3041.760|-3048.902|    54.00%|   0:00:00.0| 1533.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.929|   -1.929|-3041.426|-3048.569|    54.00%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.929|   -1.929|-3041.425|-3048.568|    54.00%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.929|   -1.929|-3040.694|-3047.844|    54.00%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.929|   -1.929|-3040.550|-3047.702|    54.00%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.929|   -1.929|-3040.535|-3047.687|    54.00%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -1.929|   -1.929|-3039.820|-3046.972|    54.01%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -1.929|   -1.929|-3039.606|-3046.758|    54.01%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -1.929|   -1.929|-3039.481|-3046.633|    54.02%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -1.929|   -1.929|-3039.391|-3046.543|    54.02%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -1.929|   -1.929|-3038.911|-3046.063|    54.02%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.929|   -1.929|-3038.880|-3046.032|    54.02%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.929|   -1.929|-3038.797|-3045.949|    54.02%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.929|   -1.929|-3038.706|-3045.858|    54.02%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.929|   -1.929|-3038.640|-3045.792|    54.02%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.929|   -1.929|-3038.473|-3045.625|    54.02%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -1.929|   -1.929|-3038.129|-3045.281|    54.03%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -1.929|   -1.929|-3037.206|-3044.358|    54.02%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -1.929|   -1.929|-3035.781|-3042.933|    54.03%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -1.929|   -1.929|-3035.768|-3042.920|    54.03%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_8_/D                                       |
|  -1.929|   -1.929|-3035.668|-3042.821|    54.03%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -1.929|   -1.929|-3035.619|-3042.772|    54.03%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -1.929|   -1.929|-3035.460|-3042.613|    54.03%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -1.929|   -1.929|-3034.769|-3041.923|    54.03%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -1.929|   -1.929|-3034.650|-3041.804|    54.03%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -1.929|   -1.929|-3032.872|-3040.026|    54.03%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -1.929|   -1.929|-3032.723|-3039.877|    54.04%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -1.929|   -1.929|-3032.667|-3039.821|    54.04%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -1.927|   -1.927|-3030.344|-3037.498|    54.04%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -1.927|   -1.927|-3030.047|-3037.201|    54.05%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -1.927|   -1.927|-3026.533|-3033.687|    54.05%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -1.927|   -1.927|-3025.912|-3033.066|    54.05%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -1.927|   -1.927|-3025.892|-3033.045|    54.05%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -1.927|   -1.927|-3024.518|-3031.672|    54.05%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -1.927|   -1.927|-3024.019|-3031.173|    54.06%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.927|   -1.927|-3023.975|-3031.129|    54.06%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.927|   -1.927|-3023.958|-3031.112|    54.06%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.927|   -1.927|-3022.795|-3029.949|    54.06%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3022.003|-3029.157|    54.06%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3021.705|-3028.859|    54.06%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3021.661|-3028.815|    54.06%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3019.693|-3026.849|    54.06%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.927|   -1.927|-3019.683|-3026.838|    54.06%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -1.927|   -1.927|-3019.238|-3026.394|    54.07%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -1.927|   -1.927|-3019.204|-3026.360|    54.07%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -1.927|   -1.927|-3018.596|-3025.752|    54.07%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3018.469|-3025.625|    54.07%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3018.380|-3025.536|    54.07%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3018.324|-3025.480|    54.07%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3014.312|-3021.469|    54.07%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3013.765|-3020.921|    54.07%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3013.475|-3020.631|    54.08%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3012.677|-3019.833|    54.08%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3012.412|-3019.568|    54.08%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3011.172|-3018.328|    54.08%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3011.110|-3018.266|    54.08%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3010.781|-3017.937|    54.08%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3010.237|-3017.393|    54.08%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.927|   -1.927|-3009.144|-3016.300|    54.09%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3007.562|-3014.719|    54.10%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3006.568|-3013.724|    54.10%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3006.176|-3013.334|    54.10%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3004.897|-3012.055|    54.11%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.927|   -1.927|-3003.790|-3010.948|    54.11%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3003.635|-3010.793|    54.11%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3002.162|-3009.320|    54.11%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3001.920|-3009.078|    54.11%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3001.915|-3009.073|    54.11%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3001.494|-3008.653|    54.12%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3000.748|-3007.907|    54.12%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3000.696|-3007.854|    54.12%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-3000.244|-3007.403|    54.12%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2999.003|-3006.162|    54.12%|   0:00:00.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2998.933|-3006.091|    54.12%|   0:00:01.0| 1534.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2997.007|-3004.166|    54.13%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2996.817|-3003.976|    54.13%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2996.401|-3003.560|    54.13%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2995.870|-3003.029|    54.13%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2995.646|-3002.805|    54.13%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2995.512|-3002.670|    54.13%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -1.927|   -1.927|-2995.406|-3002.564|    54.14%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -1.927|   -1.927|-2995.355|-3002.514|    54.14%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -1.927|   -1.927|-2995.213|-3002.371|    54.14%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -1.927|   -1.927|-2994.445|-3001.604|    54.14%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.927|   -1.927|-2991.805|-2998.965|    54.14%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.927|   -1.927|-2990.864|-2998.025|    54.15%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.927|   -1.927|-2990.502|-2997.663|    54.15%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.927|   -1.927|-2990.266|-2997.427|    54.15%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.927|   -1.927|-2990.236|-2997.397|    54.16%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.927|   -1.927|-2990.170|-2997.331|    54.16%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -1.927|   -1.927|-2990.170|-2997.331|    54.16%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -1.927|   -1.927|-2990.053|-2997.215|    54.16%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -1.927|   -1.927|-2989.671|-2996.833|    54.16%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -1.927|   -1.927|-2989.511|-2996.672|    54.16%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -1.927|   -1.927|-2989.467|-2996.628|    54.16%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -1.927|   -1.927|-2988.086|-2995.248|    54.17%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.927|   -1.927|-2987.163|-2994.325|    54.17%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2986.702|-2993.865|    54.17%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2986.650|-2993.813|    54.18%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.927|   -1.927|-2986.391|-2993.554|    54.18%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.927|   -1.927|-2986.373|-2993.537|    54.18%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.927|   -1.927|-2986.140|-2993.304|    54.18%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -1.927|   -1.927|-2984.840|-2992.003|    54.18%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.927|   -1.927|-2984.543|-2991.707|    54.18%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.927|   -1.927|-2984.051|-2991.215|    54.18%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.927|   -1.927|-2984.025|-2991.188|    54.19%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
|  -1.927|   -1.927|-2983.935|-2991.106|    54.19%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_5_/D                                        |
|  -1.927|   -1.927|-2983.839|-2991.010|    54.19%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.927|   -1.927|-2983.740|-2990.912|    54.19%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.927|   -1.927|-2983.731|-2990.902|    54.19%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.927|   -1.927|-2983.383|-2990.556|    54.20%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.927|   -1.927|-2982.488|-2989.661|    54.20%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -1.927|   -1.927|-2981.508|-2988.682|    54.20%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -1.927|   -1.927|-2981.508|-2988.682|    54.20%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.927|   -1.927|-2981.505|-2988.678|    54.20%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.927|   -1.927|-2980.065|-2987.239|    54.20%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.927|   -1.927|-2979.415|-2986.589|    54.20%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.927|   -1.927|-2979.056|-2986.229|    54.20%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.927|   -1.927|-2979.050|-2986.224|    54.20%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.927|   -1.927|-2978.941|-2986.115|    54.21%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -1.927|   -1.927|-2976.034|-2983.207|    54.21%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.927|   -1.927|-2976.012|-2983.186|    54.21%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.927|   -1.927|-2975.992|-2983.166|    54.22%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -1.927|   -1.927|-2975.008|-2982.181|    54.22%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -1.927|   -1.927|-2974.952|-2982.126|    54.22%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -1.927|   -1.927|-2974.829|-2982.003|    54.22%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -1.927|   -1.927|-2973.215|-2980.388|    54.22%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.927|   -1.927|-2973.058|-2980.231|    54.22%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -1.927|   -1.927|-2972.734|-2979.908|    54.22%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.927|   -1.927|-2972.169|-2979.345|    54.22%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.927|   -1.927|-2966.976|-2974.152|    54.23%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.927|   -1.927|-2966.519|-2973.695|    54.23%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.927|   -1.927|-2966.503|-2973.680|    54.23%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.927|   -1.927|-2966.475|-2973.651|    54.23%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -1.927|   -1.927|-2966.303|-2973.479|    54.23%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.927|   -1.927|-2966.143|-2973.319|    54.23%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.927|   -1.927|-2966.043|-2973.219|    54.23%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.927|   -1.927|-2964.695|-2971.871|    54.23%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -1.927|   -1.927|-2964.616|-2971.792|    54.24%|   0:00:01.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.927|   -1.927|-2964.520|-2971.696|    54.24%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.927|   -1.927|-2964.441|-2971.617|    54.24%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.927|   -1.927|-2964.410|-2971.586|    54.24%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.927|   -1.927|-2964.352|-2971.528|    54.24%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -1.927|   -1.927|-2964.217|-2971.393|    54.24%|   0:00:00.0| 1535.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.927|   -1.927|-2964.165|-2971.342|    54.24%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_3_/D                                       |
|  -1.927|   -1.927|-2964.031|-2971.207|    54.24%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.927|   -1.927|-2961.212|-2968.435|    54.24%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.927|   -1.927|-2960.685|-2967.990|    54.25%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -1.927|   -1.927|-2959.951|-2967.233|    54.25%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.927|   -1.927|-2958.800|-2966.082|    54.25%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.927|   -1.927|-2958.173|-2965.454|    54.25%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.927|   -1.927|-2958.158|-2965.439|    54.25%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.927|   -1.927|-2957.575|-2964.857|    54.25%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.927|   -1.927|-2957.374|-2964.656|    54.25%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.927|   -1.927|-2956.492|-2963.774|    54.25%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.927|   -1.927|-2955.912|-2963.193|    54.26%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.927|   -1.927|-2955.852|-2963.134|    54.26%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.927|   -1.927|-2955.347|-2962.645|    54.25%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.927|   -1.927|-2955.196|-2962.502|    54.26%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.927|   -1.927|-2955.166|-2962.474|    54.26%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.927|   -1.927|-2955.068|-2962.376|    54.26%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.927|   -1.927|-2954.613|-2961.938|    54.26%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -1.927|   -1.927|-2954.192|-2961.518|    54.26%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -1.927|   -1.927|-2953.875|-2961.201|    54.26%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -1.927|   -1.927|-2953.329|-2960.655|    54.26%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.927|   -1.927|-2953.279|-2960.612|    54.27%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.927|   -1.927|-2952.788|-2960.152|    54.27%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.927|   -1.927|-2951.565|-2958.938|    54.27%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.927|   -1.927|-2951.560|-2958.934|    54.27%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.927|   -1.927|-2950.564|-2957.938|    54.28%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.927|   -1.927|-2950.461|-2957.835|    54.28%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.927|   -1.927|-2950.229|-2957.603|    54.28%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.927|   -1.927|-2950.100|-2957.473|    54.28%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.927|   -1.927|-2949.336|-2956.710|    54.29%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.927|   -1.927|-2949.170|-2956.543|    54.29%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.927|   -1.927|-2948.226|-2955.600|    54.29%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.927|   -1.927|-2948.050|-2955.424|    54.29%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.927|   -1.927|-2947.864|-2955.241|    54.29%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.927|   -1.927|-2947.754|-2955.133|    54.29%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.927|   -1.927|-2947.652|-2955.033|    54.29%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.927|   -1.927|-2947.453|-2954.843|    54.30%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -1.927|   -1.927|-2947.314|-2954.704|    54.30%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -1.927|   -1.927|-2947.078|-2954.470|    54.30%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.927|   -1.927|-2946.932|-2954.324|    54.30%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.927|   -1.927|-2946.919|-2954.310|    54.30%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.927|   -1.927|-2946.570|-2953.966|    54.30%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.927|   -1.927|-2946.406|-2953.809|    54.30%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -1.927|   -1.927|-2946.269|-2953.672|    54.30%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.927|   -1.927|-2946.181|-2953.584|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.927|   -1.927|-2946.157|-2953.560|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_1_/D                                       |
|  -1.927|   -1.927|-2945.249|-2952.652|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
|  -1.927|   -1.927|-2938.162|-2943.948|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
|  -1.927|   -1.927|-2937.822|-2943.607|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -1.927|   -1.927|-2937.794|-2943.580|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
|  -1.927|   -1.927|-2937.718|-2943.504|    54.31%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
|  -1.927|   -1.927|-2937.628|-2943.413|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
|  -1.927|   -1.927|-2937.516|-2943.302|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
|  -1.927|   -1.927|-2936.277|-2942.063|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
|  -1.927|   -1.927|-2936.248|-2942.034|    54.31%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_0_/D                                        |
|  -1.927|   -1.927|-2934.499|-2940.297|    54.32%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_0_/D                                       |
|  -1.927|   -1.927|-2933.837|-2939.624|    54.32%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
|  -1.927|   -1.927|-2933.806|-2939.587|    54.32%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
|  -1.927|   -1.927|-2933.784|-2939.565|    54.32%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
|  -1.927|   -1.927|-2932.240|-2937.950|    54.33%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.927|   -1.927|-2932.231|-2937.941|    54.33%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.927|   -1.927|-2931.949|-2937.646|    54.33%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.927|   -1.927|-2931.800|-2937.507|    54.33%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.927|   -1.927|-2931.794|-2937.501|    54.33%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.927|   -1.927|-2931.794|-2937.501|    54.33%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:02 real=0:02:03 mem=1536.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:02 real=0:02:03 mem=1536.4M) ***
** GigaOpt Optimizer WNS Slack -1.927 TNS Slack -2937.501 Density 54.33
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.927  TNS Slack -2937.501 Density 54.33
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    54.33%|        -|  -1.927|-2937.501|   0:00:00.0| 1536.4M|
|    54.28%|       80|  -1.927|-2936.726|   0:00:02.0| 1536.4M|
|    54.11%|      435|  -1.920|-2931.587|   0:00:07.0| 1536.4M|
|    54.11%|        7|  -1.920|-2931.554|   0:00:00.0| 1536.4M|
|    54.11%|        0|  -1.920|-2931.554|   0:00:00.0| 1536.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.920  TNS Slack -2931.554 Density 54.11
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.9) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1536.45M, totSessionCpu=0:11:52).
** GigaOpt Optimizer WNS Slack -1.920 TNS Slack -2931.554 Density 54.11

*** Finish pre-CTS Setup Fixing (cpu=0:02:12 real=0:02:12 mem=1536.4M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1400.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=31474  numIgnoredNets=2
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 31472 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 31472 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.32% V. EstWL: 7.708392e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.14% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.25% V
[NR-eagl] End Peak syMemory usage = 1426.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.80 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 1.84, normalized total congestion hotspot area = 4.20 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (168.40 427.60 211.60 470.80)
HotSpot [2] box (370.00 326.80 413.20 355.60)
HotSpot [3] box (442.00 38.80 485.20 82.00)
HotSpot [4] box (355.60 67.60 398.80 110.80)
HotSpot [5] box (442.00 154.00 470.80 182.80)
*** Starting refinePlace (0:11:54 mem=1426.3M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 28867 insts, mean move: 7.26 um, max move: 70.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_1175_0): (350.60, 229.60) --> (343.60, 166.60)
	Runtime: CPU: 0:02:19 REAL: 0:02:19 MEM: 1585.6MB
Move report: Detail placement moves 5714 insts, mean move: 1.65 um, max move: 24.40 um
	Max move on inst (core_instance/FE_OFC1400_array_out_132_): (347.00, 73.00) --> (322.60, 73.00)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1585.6MB
Summary Report:
Instances move: 28883 (out of 28993 movable)
Mean displacement: 7.31 um
Max displacement: 72.40 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_1175_0) (350.6, 229.6) -> (341.2, 166.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:02:23 REAL: 0:02:23 MEM: 1585.6MB
*** Finished refinePlace (0:14:17 mem=1585.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=31474  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 31474 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 31474 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 7.524306e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.04% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 118404
[NR-eagl] Layer2(M2)(V) length: 3.085837e+05um, number of vias: 179844
[NR-eagl] Layer3(M3)(H) length: 3.408355e+05um, number of vias: 6999
[NR-eagl] Layer4(M4)(V) length: 1.244366e+05um, number of vias: 0
[NR-eagl] Total length: 7.738558e+05um, number of vias: 305247
End of congRepair (cpu=0:00:01.6, real=0:00:02.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1384.5M)
Extraction called for design 'fullchip' of instances=28993 and nets=31595 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1384.512M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:11:52, real = 0:11:53, mem = 1367.8M, totSessionCpu=0:14:21 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1444.05 CPU=0:00:04.4 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1444.1M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    32   |   191   |    14   |     14  |     0   |     0   |     0   |     0   | -1.91 |          0|          0|          0|  54.11  |            |           |
|     3   |   197   |     0   |      0  |     0   |     0   |     0   |     0   | -1.91 |         32|          0|         51|  54.13  |   0:00:03.0|    1539.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.91 |          0|          0|          3|  54.13  |   0:00:00.0|    1539.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.91 |          0|          0|          0|  54.13  |   0:00:00.0|    1539.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1539.4M) ***

*** Starting refinePlace (0:14:37 mem=1571.5M) ***
Total net bbox length = 6.028e+05 (2.518e+05 3.510e+05) (ext = 1.228e+04)
Move report: Detail placement moves 85 insts, mean move: 0.60 um, max move: 2.80 um
	Max move on inst (core_instance/psum_mem_instance/FE_OFC3637_n737): (241.40, 319.60) --> (240.40, 321.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1571.5MB
Summary Report:
Instances move: 85 (out of 29025 movable)
Mean displacement: 0.60 um
Max displacement: 2.80 um (Instance: core_instance/psum_mem_instance/FE_OFC3637_n737) (241.4, 319.6) -> (240.4, 321.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 6.028e+05 (2.518e+05 3.510e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1571.5MB
*** Finished refinePlace (0:14:38 mem=1571.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1571.5M)


Density : 0.5413
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1571.5M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1392.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1392.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1402.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1402.9M

------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=1392.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.914  | -1.914  | -0.405  |
|           TNS (ns):| -3830.9 | -3774.8 | -65.614 |
|    Violating Paths:|  5291   |  4825   |   774   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.133%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1402.9M
**optDesign ... cpu = 0:12:11, real = 0:12:12, mem = 1392.8M, totSessionCpu=0:14:39 **
*** Timing NOT met, worst failing slack is -1.914
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 121 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.914 TNS Slack -3830.922 Density 54.13
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.914|   -1.914|-3774.826|-3830.922|    54.13%|   0:00:00.0| 1527.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.882|   -1.882|-3770.177|-3826.272|    54.13%|   0:00:00.0| 1531.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.873|   -1.873|-3767.409|-3823.504|    54.13%|   0:00:00.0| 1531.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.852|   -1.852|-3762.142|-3818.237|    54.13%|   0:00:01.0| 1531.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.836|   -1.836|-3752.606|-3808.701|    54.13%|   0:00:00.0| 1532.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.829|   -1.829|-3742.873|-3798.968|    54.14%|   0:00:00.0| 1532.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.812|   -1.812|-3741.293|-3797.389|    54.14%|   0:00:00.0| 1532.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.802|   -1.802|-3738.917|-3795.012|    54.14%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.793|   -1.793|-3725.288|-3781.383|    54.14%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.784|   -1.784|-3710.533|-3766.629|    54.15%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.775|   -1.775|-3699.686|-3755.781|    54.15%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.765|   -1.765|-3682.017|-3738.112|    54.16%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.756|   -1.756|-3676.594|-3732.689|    54.16%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -1.747|   -1.747|-3664.415|-3720.511|    54.16%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.739|   -1.739|-3656.937|-3713.033|    54.17%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.741|   -1.741|-3651.578|-3707.673|    54.18%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.730|   -1.730|-3649.529|-3705.624|    54.18%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.723|   -1.723|-3635.136|-3691.231|    54.18%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.716|   -1.716|-3624.928|-3681.023|    54.19%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.716|   -1.716|-3615.279|-3671.375|    54.20%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.710|   -1.710|-3614.394|-3670.490|    54.20%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.708|   -1.708|-3609.325|-3665.421|    54.20%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.704|   -1.704|-3606.064|-3662.160|    54.20%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.704|   -1.704|-3597.118|-3653.214|    54.21%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.704|   -1.704|-3596.939|-3653.035|    54.21%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.696|   -1.696|-3595.874|-3651.969|    54.22%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.695|   -1.695|-3588.622|-3644.718|    54.23%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.694|   -1.694|-3582.303|-3638.399|    54.23%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.694|   -1.694|-3580.966|-3637.061|    54.23%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.689|   -1.689|-3578.641|-3634.737|    54.24%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.690|   -1.690|-3574.154|-3630.250|    54.25%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.684|   -1.684|-3571.809|-3627.905|    54.25%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.680|   -1.680|-3563.315|-3619.410|    54.26%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.680|   -1.680|-3558.921|-3615.017|    54.27%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.680|   -1.680|-3557.787|-3613.883|    54.27%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.672|   -1.672|-3555.533|-3611.628|    54.27%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.672|   -1.672|-3547.302|-3603.398|    54.28%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.668|   -1.668|-3545.108|-3601.204|    54.28%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.668|   -1.668|-3537.919|-3594.015|    54.29%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.668|   -1.668|-3537.406|-3593.502|    54.29%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.660|   -1.660|-3536.197|-3592.292|    54.29%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.660|   -1.660|-3519.615|-3575.711|    54.31%|   0:00:02.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.656|   -1.656|-3514.869|-3570.965|    54.32%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.656|   -1.656|-3510.505|-3566.601|    54.33%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.649|   -1.649|-3508.780|-3564.876|    54.34%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.650|   -1.650|-3498.592|-3554.688|    54.36%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.649|   -1.649|-3497.048|-3553.144|    54.36%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.644|   -1.644|-3495.236|-3551.331|    54.36%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.643|   -1.643|-3486.382|-3542.477|    54.37%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.643|   -1.643|-3484.233|-3540.329|    54.38%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.636|   -1.636|-3482.664|-3538.760|    54.38%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.634|   -1.634|-3472.722|-3528.818|    54.40%|   0:00:02.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.634|   -1.634|-3471.457|-3527.553|    54.41%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.634|   -1.634|-3471.226|-3527.322|    54.41%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.628|   -1.628|-3467.909|-3524.011|    54.43%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.628|   -1.628|-3465.445|-3521.547|    54.44%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.628|   -1.628|-3463.660|-3519.762|    54.44%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.623|   -1.623|-3460.582|-3516.684|    54.45%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.623|   -1.623|-3453.140|-3509.242|    54.47%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.623|   -1.623|-3451.868|-3507.970|    54.47%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.621|   -1.621|-3449.518|-3505.633|    54.49%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.621|   -1.621|-3447.214|-3503.329|    54.49%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.621|   -1.621|-3446.739|-3502.854|    54.49%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.614|   -1.614|-3444.688|-3500.802|    54.49%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.614|   -1.614|-3439.845|-3495.960|    54.51%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.614|   -1.614|-3439.224|-3495.339|    54.52%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.612|   -1.612|-3435.540|-3491.655|    54.55%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.612|   -1.612|-3434.010|-3490.125|    54.55%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.610|   -1.610|-3432.299|-3488.414|    54.56%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.610|   -1.610|-3430.140|-3486.254|    54.56%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.607|   -1.607|-3428.530|-3484.644|    54.57%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.608|   -1.608|-3428.127|-3484.242|    54.57%|   0:00:00.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.607|   -1.607|-3427.965|-3484.079|    54.57%|   0:00:01.0| 1534.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.604|   -1.604|-3428.429|-3484.544|    54.58%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.604|   -1.604|-3427.781|-3483.895|    54.58%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.604|   -1.604|-3427.023|-3483.138|    54.58%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.597|   -1.597|-3425.623|-3481.737|    54.58%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.597|   -1.597|-3418.975|-3475.090|    54.59%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.597|   -1.597|-3418.719|-3474.833|    54.59%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.592|   -1.592|-3418.866|-3474.986|    54.60%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.592|   -1.592|-3414.357|-3470.478|    54.61%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.592|   -1.592|-3414.034|-3470.155|    54.61%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.588|   -1.588|-3413.858|-3469.985|    54.62%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.588|   -1.588|-3409.771|-3465.898|    54.62%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.588|   -1.588|-3409.554|-3465.680|    54.62%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.585|   -1.585|-3410.628|-3466.755|    54.63%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.585|   -1.585|-3409.507|-3465.634|    54.64%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.585|   -1.585|-3409.383|-3465.510|    54.64%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.581|   -1.581|-3410.027|-3466.154|    54.64%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.580|   -1.580|-3408.434|-3464.561|    54.65%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.580|   -1.580|-3406.257|-3462.384|    54.65%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.579|   -1.579|-3405.766|-3461.893|    54.66%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.574|   -1.574|-3403.563|-3459.690|    54.66%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.570|   -1.570|-3399.948|-3456.075|    54.67%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.566|   -1.566|-3394.834|-3450.961|    54.68%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.562|   -1.562|-3389.470|-3445.596|    54.70%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.560|   -1.560|-3382.951|-3439.085|    54.71%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.556|   -1.556|-3377.924|-3434.059|    54.72%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.553|   -1.553|-3371.417|-3427.551|    54.74%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.550|   -1.550|-3367.489|-3423.624|    54.75%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.547|   -1.547|-3363.232|-3419.367|    54.77%|   0:00:01.0| 1536.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.547|   -1.547|-3359.271|-3415.406|    54.78%|   0:00:01.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.547|   -1.547|-3359.053|-3415.188|    54.78%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.541|   -1.541|-3357.349|-3413.483|    54.78%|   0:00:00.0| 1536.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.539|   -1.539|-3351.378|-3407.513|    54.81%|   0:00:02.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.539|   -1.539|-3345.012|-3401.146|    54.83%|   0:00:02.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.539|   -1.539|-3344.230|-3400.364|    54.83%|   0:00:00.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.534|   -1.534|-3340.812|-3396.947|    54.84%|   0:00:00.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.534|   -1.534|-3335.888|-3392.022|    54.86%|   0:00:02.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.534|   -1.534|-3335.300|-3391.434|    54.86%|   0:00:00.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.529|   -1.529|-3332.106|-3388.240|    54.87%|   0:00:01.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.530|   -1.530|-3325.000|-3381.135|    54.90%|   0:00:02.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.525|   -1.525|-3320.860|-3376.994|    54.90%|   0:00:00.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.524|   -1.524|-3316.345|-3372.479|    54.92%|   0:00:02.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.524|   -1.524|-3313.528|-3369.662|    54.93%|   0:00:00.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.524|   -1.524|-3313.488|-3369.622|    54.93%|   0:00:01.0| 1538.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.521|   -1.521|-3311.792|-3367.926|    54.95%|   0:00:00.0| 1538.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.521|   -1.521|-3309.686|-3365.820|    54.96%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.521|   -1.521|-3309.221|-3365.355|    54.96%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.516|   -1.516|-3307.538|-3363.672|    54.97%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.516|   -1.516|-3303.522|-3359.656|    55.00%|   0:00:02.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.516|   -1.516|-3302.907|-3359.041|    55.00%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.516|   -1.516|-3302.018|-3358.152|    55.00%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.516|   -1.516|-3301.975|-3358.109|    55.00%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.512|   -1.512|-3297.854|-3353.988|    55.02%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.512|   -1.512|-3295.920|-3352.054|    55.03%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.512|   -1.512|-3295.860|-3351.993|    55.04%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.509|   -1.509|-3291.908|-3348.042|    55.05%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.509|   -1.509|-3289.396|-3345.530|    55.06%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.505|   -1.505|-3287.482|-3343.616|    55.09%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.505|   -1.505|-3283.174|-3339.306|    55.10%|   0:00:02.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.505|   -1.505|-3282.749|-3338.881|    55.10%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.501|   -1.501|-3280.491|-3336.619|    55.12%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.500|   -1.500|-3279.650|-3335.779|    55.14%|   0:00:02.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.499|   -1.499|-3278.631|-3334.759|    55.15%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.499|   -1.499|-3278.531|-3334.660|    55.15%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.499|   -1.499|-3278.367|-3334.495|    55.15%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.495|   -1.495|-3275.290|-3331.418|    55.18%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.495|   -1.495|-3274.674|-3330.802|    55.19%|   0:00:01.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.495|   -1.495|-3273.796|-3329.924|    55.19%|   0:00:00.0| 1539.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.492|   -1.492|-3270.738|-3326.866|    55.21%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.489|   -1.489|-3265.367|-3321.496|    55.22%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.488|   -1.488|-3261.148|-3317.277|    55.24%|   0:00:01.0| 1548.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.486|   -1.486|-3258.396|-3314.524|    55.24%|   0:00:01.0| 1548.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.482|   -1.482|-3256.788|-3312.916|    55.26%|   0:00:01.0| 1548.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.482|   -1.482|-3253.635|-3309.764|    55.26%|   0:00:04.0| 1548.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.481|   -1.481|-3251.926|-3308.054|    55.27%|   0:00:01.0| 1548.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.479|   -1.479|-3251.079|-3307.208|    55.27%|   0:00:01.0| 1548.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.475|   -1.475|-3249.041|-3305.169|    55.27%|   0:00:01.0| 1548.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.472|   -1.472|-3247.477|-3303.606|    55.28%|   0:00:02.0| 1547.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.471|   -1.471|-3244.084|-3300.213|    55.30%|   0:00:02.0| 1547.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.467|   -1.467|-3241.028|-3297.156|    55.31%|   0:00:01.0| 1547.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -1.463|   -1.463|-3238.950|-3295.079|    55.32%|   0:00:02.0| 1549.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.458|   -1.458|-3234.031|-3290.159|    55.32%|   0:00:01.0| 1549.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.454|   -1.454|-3229.861|-3285.981|    55.34%|   0:00:03.0| 1550.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -1.453|   -1.453|-3225.751|-3281.871|    55.35%|   0:00:04.0| 1551.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.451|   -1.451|-3225.070|-3281.189|    55.36%|   0:00:00.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.451|   -1.451|-3223.821|-3279.941|    55.37%|   0:00:03.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.446|   -1.446|-3223.358|-3279.478|    55.36%|   0:00:01.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.442|   -1.442|-3222.573|-3278.692|    55.38%|   0:00:02.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.438|   -1.438|-3216.167|-3272.282|    55.39%|   0:00:02.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.436|   -1.436|-3213.213|-3269.328|    55.40%|   0:00:02.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.433|   -1.433|-3209.063|-3265.178|    55.41%|   0:00:02.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.433|   -1.433|-3205.924|-3262.040|    55.42%|   0:00:02.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.428|   -1.428|-3203.552|-3259.667|    55.43%|   0:00:00.0| 1552.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.424|   -1.424|-3196.271|-3252.386|    55.46%|   0:00:03.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.423|   -1.423|-3189.365|-3245.481|    55.48%|   0:00:03.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.419|   -1.419|-3186.500|-3242.615|    55.49%|   0:00:00.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.418|   -1.418|-3182.462|-3238.578|    55.50%|   0:00:02.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.414|   -1.414|-3180.159|-3236.274|    55.51%|   0:00:01.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.412|   -1.412|-3171.805|-3227.921|    55.55%|   0:00:02.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.411|   -1.411|-3168.483|-3224.599|    55.55%|   0:00:02.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.408|   -1.408|-3167.302|-3223.417|    55.56%|   0:00:02.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.405|   -1.405|-3162.671|-3218.785|    55.57%|   0:00:01.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.404|   -1.404|-3158.969|-3215.083|    55.58%|   0:00:03.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.402|   -1.402|-3156.756|-3212.870|    55.59%|   0:00:01.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.399|   -1.399|-3152.096|-3208.210|    55.60%|   0:00:02.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.399|   -1.399|-3149.709|-3205.823|    55.62%|   0:00:02.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.397|   -1.397|-3148.621|-3204.735|    55.62%|   0:00:00.0| 1554.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.393|   -1.393|-3146.247|-3202.361|    55.63%|   0:00:02.0| 1555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.391|   -1.391|-3135.556|-3191.733|    55.65%|   0:00:04.0| 1555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.389|   -1.389|-3133.078|-3189.256|    55.66%|   0:00:01.0| 1555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.388|   -1.388|-3131.370|-3187.547|    55.66%|   0:00:01.0| 1555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.387|   -1.387|-3129.004|-3185.182|    55.67%|   0:00:01.0| 1555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.387|   -1.387|-3128.346|-3184.523|    55.67%|   0:00:01.0| 1555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.384|   -1.384|-3127.960|-3184.137|    55.67%|   0:00:01.0| 1555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.383|   -1.383|-3125.059|-3181.236|    55.67%|   0:00:04.0| 1555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.383|   -1.383|-3123.492|-3179.671|    55.67%|   0:00:06.0| 1560.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.383|   -1.383|-3122.698|-3178.870|    55.68%|   0:00:01.0| 1560.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.376|   -1.376|-3119.214|-3175.386|    55.69%|   0:00:00.0| 1560.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.373|   -1.373|-3112.972|-3169.145|    55.71%|   0:00:04.0| 1560.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.373|   -1.373|-3111.313|-3167.485|    55.72%|   0:00:03.0| 1561.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.373|   -1.373|-3111.206|-3167.378|    55.72%|   0:00:00.0| 1562.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.368|   -1.368|-3108.976|-3165.148|    55.74%|   0:00:01.0| 1562.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.367|   -1.367|-3105.423|-3161.595|    55.75%|   0:00:01.0| 1562.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.365|   -1.365|-3102.145|-3158.317|    55.76%|   0:00:01.0| 1562.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.363|   -1.363|-3099.456|-3155.628|    55.76%|   0:00:01.0| 1562.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.357|   -1.357|-3098.424|-3154.597|    55.76%|   0:00:01.0| 1562.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.357|   -1.357|-3096.032|-3152.204|    55.76%|   0:00:01.0| 1562.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.355|   -1.355|-3095.360|-3151.532|    55.76%|   0:00:01.0| 1562.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.352|   -1.352|-3093.187|-3149.360|    55.77%|   0:00:01.0| 1563.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.353|   -1.353|-3091.283|-3147.452|    55.78%|   0:00:04.0| 1563.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.355|   -1.355|-3090.078|-3146.246|    55.78%|   0:00:01.0| 1563.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.351|   -1.351|-3089.973|-3146.142|    55.78%|   0:00:00.0| 1563.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.349|   -1.349|-3088.497|-3144.665|    55.78%|   0:00:01.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.349|   -1.349|-3080.786|-3136.999|    55.78%|   0:00:02.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.347|   -1.347|-3079.116|-3135.329|    55.78%|   0:00:00.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.345|   -1.345|-3078.021|-3134.233|    55.79%|   0:00:01.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.344|   -1.344|-3076.536|-3132.749|    55.80%|   0:00:02.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.342|   -1.342|-3075.583|-3131.796|    55.81%|   0:00:04.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.342|   -1.342|-3073.690|-3129.900|    55.81%|   0:00:01.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.342|   -1.342|-3073.459|-3129.669|    55.81%|   0:00:00.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.340|   -1.340|-3070.704|-3126.914|    55.83%|   0:00:01.0| 1564.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.337|   -1.337|-3069.960|-3126.170|    55.84%|   0:00:01.0| 1565.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.336|   -1.336|-3065.409|-3121.619|    55.85%|   0:00:04.0| 1565.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.337|   -1.337|-3064.790|-3121.000|    55.85%|   0:00:00.0| 1565.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.334|   -1.334|-3061.928|-3118.142|    55.87%|   0:00:01.0| 1565.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.332|   -1.332|-3059.961|-3116.175|    55.89%|   0:00:04.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.333|   -1.333|-3059.573|-3115.787|    55.90%|   0:00:01.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.331|   -1.331|-3058.217|-3114.430|    55.90%|   0:00:01.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.331|   -1.331|-3056.617|-3112.831|    55.91%|   0:00:01.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.331|   -1.331|-3056.556|-3112.770|    55.91%|   0:00:00.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.329|   -1.329|-3053.446|-3109.660|    55.94%|   0:00:01.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.328|   -1.328|-3051.312|-3107.525|    55.95%|   0:00:03.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.327|   -1.327|-3048.898|-3105.112|    55.95%|   0:00:02.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.327|   -1.327|-3047.754|-3103.968|    55.97%|   0:00:03.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.327|   -1.327|-3047.605|-3103.819|    55.97%|   0:00:00.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.325|   -1.325|-3045.284|-3101.498|    56.00%|   0:00:01.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.326|   -1.326|-3043.413|-3099.627|    56.01%|   0:00:02.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.323|   -1.323|-3042.496|-3098.710|    56.02%|   0:00:00.0| 1566.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.323|   -1.323|-3039.387|-3095.601|    56.03%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.325|   -1.325|-3037.984|-3094.198|    56.04%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.321|   -1.321|-3037.525|-3093.739|    56.04%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.319|   -1.319|-3035.949|-3092.163|    56.05%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.319|   -1.319|-3034.327|-3090.541|    56.07%|   0:00:06.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.318|   -1.318|-3033.478|-3089.691|    56.07%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.317|   -1.317|-3031.744|-3087.958|    56.08%|   0:00:03.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.317|   -1.317|-3031.587|-3087.801|    56.08%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.316|   -1.316|-3029.646|-3085.860|    56.11%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.314|   -1.314|-3028.121|-3084.335|    56.11%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.314|   -1.314|-3027.944|-3084.157|    56.12%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.313|   -1.313|-3027.386|-3083.600|    56.13%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.313|   -1.313|-3026.963|-3083.177|    56.13%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.313|   -1.313|-3026.928|-3083.142|    56.13%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.311|   -1.311|-3025.680|-3081.894|    56.15%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
|  -1.310|   -1.310|-3020.990|-3077.220|    56.17%|   0:00:04.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.309|   -1.309|-3019.314|-3075.544|    56.18%|   0:00:03.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.309|   -1.309|-3017.952|-3074.183|    56.19%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.309|   -1.309|-3017.657|-3073.888|    56.19%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.308|   -1.308|-3015.253|-3071.483|    56.23%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.306|   -1.306|-3014.707|-3070.937|    56.23%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.305|   -1.305|-3012.423|-3068.654|    56.24%|   0:00:06.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.305|   -1.305|-3011.745|-3067.969|    56.25%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.305|   -1.305|-3011.736|-3067.960|    56.25%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.305|   -1.305|-3009.593|-3065.822|    56.28%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.303|   -1.303|-3005.533|-3061.762|    56.31%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.302|   -1.302|-3004.578|-3060.807|    56.31%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.301|   -1.301|-3002.181|-3058.409|    56.32%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.302|   -1.302|-3001.991|-3058.219|    56.32%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.301|   -1.301|-3001.792|-3058.021|    56.32%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.301|   -1.301|-3001.773|-3058.002|    56.32%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.300|   -1.300|-3001.093|-3057.322|    56.35%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.299|   -1.299|-2999.675|-3055.904|    56.36%|   0:00:05.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.299|   -1.299|-2999.060|-3055.289|    56.36%|   0:00:03.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.299|   -1.299|-2999.005|-3055.234|    56.36%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.299|   -1.299|-2998.038|-3054.267|    56.38%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.298|   -1.298|-2997.362|-3053.591|    56.39%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.297|   -1.297|-2996.275|-3052.503|    56.39%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.297|   -1.297|-2996.355|-3052.583|    56.39%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.297|   -1.297|-2996.054|-3052.283|    56.40%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2995.387|-3051.616|    56.41%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -1.296|   -1.296|-2993.662|-3049.891|    56.41%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2993.649|-3049.878|    56.41%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2993.465|-3049.694|    56.42%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.295|   -1.295|-2993.267|-3049.495|    56.43%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.295|   -1.295|-2992.249|-3048.477|    56.43%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.295|   -1.295|-2991.883|-3048.112|    56.44%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2989.466|-3045.695|    56.46%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2989.127|-3045.356|    56.48%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2989.122|-3045.351|    56.48%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2989.118|-3045.347|    56.48%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2989.116|-3045.344|    56.48%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.296|   -1.296|-2989.062|-3045.291|    56.49%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.295|   -1.295|-2988.976|-3045.204|    56.50%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.294|   -1.294|-2988.897|-3045.126|    56.51%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.294|   -1.294|-2986.179|-3042.408|    56.53%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.294|   -1.294|-2985.875|-3042.104|    56.53%|   0:00:02.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.294|   -1.294|-2985.831|-3042.060|    56.54%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.294|   -1.294|-2985.754|-3041.983|    56.54%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.293|   -1.293|-2985.741|-3041.970|    56.55%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.293|   -1.293|-2985.740|-3041.968|    56.55%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.293|   -1.293|-2985.729|-3041.958|    56.55%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.294|   -1.294|-2985.544|-3041.773|    56.55%|   0:00:01.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.294|   -1.294|-2985.544|-3041.773|    56.55%|   0:00:00.0| 1567.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:57 real=0:04:57 mem=1567.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.405|   -1.294| -66.280|-3041.773|    56.55%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory14_reg_99_/E |
|  -0.261|   -1.294| -57.244|-3032.737|    56.55%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_84_/D        |
|  -0.227|   -1.294| -50.151|-3025.644|    56.55%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_84_/D        |
|  -0.205|   -1.294| -47.304|-3022.797|    56.55%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory14_reg_99_/E |
|  -0.184|   -1.294| -43.026|-3018.519|    56.55%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_129_/D       |
|  -0.167|   -1.294| -42.667|-3018.160|    56.55%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_129_/D       |
|  -0.156|   -1.294| -40.629|-3016.122|    56.56%|   0:00:01.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_129_/D       |
|  -0.148|   -1.294| -39.049|-3014.542|    56.56%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_93_/D        |
|  -0.140|   -1.294| -38.292|-3013.786|    56.56%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_129_/D       |
|  -0.125|   -1.294| -38.027|-3013.521|    56.56%|   0:00:00.0| 1586.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory11_reg_65_/E |
|  -0.113|   -1.294| -28.663|-3004.156|    56.56%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory14_reg_99_/E |
|  -0.102|   -1.294| -19.445|-2994.938|    56.56%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.101|   -1.294| -16.709|-2993.863|    56.56%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_0_/D                                        |
|  -0.091|   -1.294| -13.387|-2991.167|    56.56%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.080|   -1.294| -12.492|-2991.167|    56.56%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_0_/D                                        |
|  -0.056|   -1.294| -10.582|-2991.063|    56.56%|   0:00:01.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.055|   -1.294|  -5.019|-2988.686|    56.57%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_55_/D        |
|  -0.045|   -1.294|  -4.719|-2988.386|    56.57%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.027|   -1.294|  -3.628|-2988.315|    56.57%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_0_/D                                        |
|  -0.022|   -1.294|  -0.756|-2985.655|    56.57%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.018|   -1.294|  -0.163|-2985.559|    56.57%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.011|   -1.294|  -0.085|-2985.559|    56.57%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_36_/D            |
|  -0.006|   -1.294|  -0.020|-2985.476|    56.58%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_74_/D        |
|   0.001|   -1.294|   0.000|-2985.457|    56.58%|   0:00:01.0| 1605.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|   0.007|   -1.294|   0.000|-2985.447|    56.58%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_35_/D            |
|   0.015|   -1.294|   0.000|-2985.446|    56.58%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_10_/D            |
|   0.015|   -1.294|   0.000|-2985.446|    56.58%|   0:00:00.0| 1605.2M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_10_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=1605.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:00 real=0:05:00 mem=1605.2M) ***
** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -2985.446 Density 56.58
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.294  TNS Slack -2985.446 Density 56.58
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    56.58%|        -|  -1.294|-2985.446|   0:00:00.0| 1605.2M|
|    56.37%|      155|  -1.294|-2982.250|   0:00:03.0| 1605.2M|
|    56.12%|      669|  -1.291|-2979.506|   0:00:08.0| 1605.2M|
|    56.11%|       10|  -1.291|-2979.507|   0:00:00.0| 1605.2M|
|    56.11%|        1|  -1.291|-2979.507|   0:00:00.0| 1605.2M|
|    56.11%|        0|  -1.291|-2979.507|   0:00:00.0| 1605.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.291  TNS Slack -2979.507 Density 56.11
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.7) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1567.07M, totSessionCpu=0:19:54).
*** Starting refinePlace (0:19:54 mem=1583.1M) ***
Total net bbox length = 6.092e+05 (2.567e+05 3.525e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1583.1MB
Move report: Detail placement moves 4540 insts, mean move: 0.87 um, max move: 6.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2118_0): (340.60, 42.40) --> (337.60, 38.80)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1590.9MB
Summary Report:
Instances move: 4540 (out of 30153 movable)
Mean displacement: 0.87 um
Max displacement: 6.60 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2118_0) (340.6, 42.4) -> (337.6, 38.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
Total net bbox length = 6.120e+05 (2.584e+05 3.536e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1590.9MB
*** Finished refinePlace (0:19:55 mem=1590.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1590.9M)


Density : 0.5611
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1590.9M) ***
** GigaOpt Optimizer WNS Slack -1.291 TNS Slack -2979.507 Density 56.11
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.291|   -1.291|-2979.507|-2979.507|    56.11%|   0:00:00.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.286|   -1.286|-2977.916|-2977.916|    56.12%|   0:00:07.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.286|   -1.286|-2975.285|-2975.285|    56.12%|   0:00:13.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.286|   -1.286|-2974.250|-2974.250|    56.12%|   0:00:01.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.285|   -1.285|-2974.230|-2974.230|    56.13%|   0:00:01.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.285|   -1.285|-2973.954|-2973.954|    56.13%|   0:00:00.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.278|   -1.278|-2970.685|-2970.685|    56.14%|   0:00:01.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.276|   -1.276|-2966.158|-2966.158|    56.14%|   0:00:10.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.276|   -1.276|-2963.926|-2963.926|    56.15%|   0:00:05.0| 1590.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.273|   -1.273|-2961.260|-2961.260|    56.16%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.272|   -1.272|-2960.476|-2960.476|    56.16%|   0:00:05.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.271|   -1.271|-2958.237|-2958.237|    56.17%|   0:00:04.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.271|   -1.271|-2956.567|-2956.567|    56.17%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.271|   -1.271|-2956.363|-2956.363|    56.18%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.266|   -1.266|-2955.074|-2955.074|    56.18%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.264|   -1.264|-2951.997|-2951.997|    56.19%|   0:00:10.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.265|   -1.265|-2950.273|-2950.273|    56.20%|   0:00:03.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.265|   -1.265|-2949.436|-2949.436|    56.20%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.262|   -1.262|-2948.413|-2948.413|    56.21%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.262|   -1.262|-2947.665|-2947.665|    56.21%|   0:00:02.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.262|   -1.262|-2947.572|-2947.572|    56.21%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.261|   -1.261|-2945.812|-2945.812|    56.22%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.261|   -1.261|-2944.166|-2944.166|    56.23%|   0:00:01.0| 1588.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.260|   -1.260|-2943.387|-2943.387|    56.24%|   0:00:03.0| 1588.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.260|   -1.260|-2943.040|-2943.040|    56.24%|   0:00:00.0| 1588.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.258|   -1.258|-2942.656|-2942.656|    56.26%|   0:00:01.0| 1588.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.258|   -1.258|-2941.894|-2941.894|    56.26%|   0:00:01.0| 1588.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.258|   -1.258|-2941.015|-2941.015|    56.28%|   0:00:01.0| 1588.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.257|   -1.257|-2940.581|-2940.581|    56.29%|   0:00:00.0| 1585.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.257|   -1.257|-2940.000|-2940.000|    56.30%|   0:00:01.0| 1585.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.257|   -1.257|-2939.654|-2939.654|    56.32%|   0:00:01.0| 1585.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.257|   -1.257|-2938.713|-2938.713|    56.33%|   0:00:01.0| 1585.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.258|   -1.258|-2938.196|-2938.196|    56.36%|   0:00:03.0| 1586.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.258|   -1.258|-2938.445|-2938.445|    56.39%|   0:00:02.0| 1586.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -1.257|   -1.257|-2938.552|-2938.552|    56.39%|   0:00:00.0| 1586.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.257|   -1.257|-2938.427|-2938.427|    56.41%|   0:00:01.0| 1586.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.258|   -1.258|-2938.763|-2938.763|    56.42%|   0:00:01.0| 1586.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:24 real=0:01:24 mem=1586.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.258|   0.000|-2938.763|    56.42%|   0:00:00.0| 1586.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_0_/D                                        |
|   0.008|   -1.258|   0.000|-2938.766|    56.42%|   0:00:00.0| 1586.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_84_/D        |
|   0.016|   -1.258|   0.000|-2938.766|    56.42%|   0:00:00.0| 1605.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_107_/D       |
|   0.016|   -1.258|   0.000|-2938.766|    56.42%|   0:00:00.0| 1605.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_107_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1605.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:25 real=0:01:24 mem=1605.9M) ***
** GigaOpt Optimizer WNS Slack -1.258 TNS Slack -2938.766 Density 56.42
*** Starting refinePlace (0:21:21 mem=1605.9M) ***
Total net bbox length = 6.130e+05 (2.590e+05 3.539e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 1057 insts, mean move: 4.93 um, max move: 31.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U69): (434.00, 226.00) --> (440.40, 200.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1605.9MB
Move report: Detail placement moves 1725 insts, mean move: 0.55 um, max move: 6.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U69): (440.40, 200.80) --> (443.40, 204.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1605.9MB
Summary Report:
Instances move: 2280 (out of 30350 movable)
Mean displacement: 2.60 um
Max displacement: 31.00 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U69) (434, 226) -> (443.4, 204.4)
	Length: 50 sites, height: 1 rows, site name: core, cell type: CMPE42D2
Total net bbox length = 6.144e+05 (2.600e+05 3.544e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1605.9MB
*** Finished refinePlace (0:21:23 mem=1605.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1605.9M)


Density : 0.5642
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:04.0 mem=1605.9M) ***
** GigaOpt Optimizer WNS Slack -1.265 TNS Slack -2939.408 Density 56.42
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.265|   -1.265|-2939.408|-2939.408|    56.42%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.253|   -1.253|-2936.607|-2936.607|    56.44%|   0:00:22.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.253|   -1.253|-2935.367|-2935.367|    56.45%|   0:00:02.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.250|   -1.250|-2934.389|-2934.389|    56.45%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.252|   -1.252|-2932.247|-2932.247|    56.46%|   0:00:06.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.252|   -1.252|-2931.541|-2931.541|    56.46%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.250|   -1.250|-2930.658|-2930.658|    56.47%|   0:00:01.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.250|   -1.250|-2930.088|-2930.088|    56.48%|   0:00:03.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.250|   -1.250|-2929.925|-2929.925|    56.48%|   0:00:00.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.247|   -1.247|-2929.752|-2929.752|    56.48%|   0:00:03.0| 1605.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.245|   -1.245|-2926.553|-2926.553|    56.49%|   0:00:10.0| 1586.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.245|   -1.245|-2924.477|-2924.477|    56.49%|   0:00:05.0| 1588.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.245|   -1.245|-2924.078|-2924.078|    56.50%|   0:00:01.0| 1588.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.242|   -1.242|-2923.411|-2923.411|    56.52%|   0:00:03.0| 1588.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.242|   -1.242|-2922.338|-2922.338|    56.52%|   0:00:04.0| 1588.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.247|   -1.247|-2922.244|-2922.244|    56.54%|   0:00:02.0| 1588.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.238|   -1.238|-2921.730|-2921.730|    56.54%|   0:00:00.0| 1588.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.247|   -1.247|-2920.632|-2920.632|    56.55%|   0:00:18.0| 1591.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.238|   -1.238|-2919.994|-2919.994|    56.55%|   0:00:00.0| 1591.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.237|   -1.237|-2918.301|-2918.301|    56.58%|   0:00:04.0| 1591.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2916.333|-2916.333|    56.59%|   0:00:04.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2916.205|-2916.205|    56.59%|   0:00:02.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2915.714|-2915.714|    56.59%|   0:00:00.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2915.677|-2915.677|    56.60%|   0:00:02.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.236|   -1.236|-2915.524|-2915.524|    56.62%|   0:00:08.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.236|   -1.236|-2915.296|-2915.296|    56.62%|   0:00:02.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.236|   -1.236|-2915.154|-2915.154|    56.62%|   0:00:00.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2915.061|-2915.061|    56.63%|   0:00:00.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2915.037|-2915.037|    56.64%|   0:00:01.0| 1593.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2914.740|-2914.740|    56.64%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2914.352|-2914.352|    56.64%|   0:00:03.0| 1594.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2914.318|-2914.318|    56.65%|   0:00:02.0| 1594.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2914.311|-2914.311|    56.65%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2914.291|-2914.291|    56.65%|   0:00:01.0| 1594.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2914.082|-2914.082|    56.67%|   0:00:01.0| 1594.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.237|   -1.237|-2914.082|-2914.082|    56.67%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:50 real=0:01:50 mem=1594.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:50 real=0:01:50 mem=1594.5M) ***
** GigaOpt Optimizer WNS Slack -1.237 TNS Slack -2914.082 Density 56.67
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.237  TNS Slack -2914.082 Density 56.67
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    56.67%|        -|  -1.237|-2914.082|   0:00:00.0| 1594.5M|
|    56.63%|       52|  -1.237|-2912.366|   0:00:03.0| 1594.5M|
|    56.49%|      384|  -1.231|-2912.167|   0:00:05.0| 1594.5M|
|    56.49%|        1|  -1.231|-2912.167|   0:00:00.0| 1594.5M|
|    56.49%|        0|  -1.231|-2912.167|   0:00:00.0| 1594.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.231  TNS Slack -2912.167 Density 56.49
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.3) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1591.98M, totSessionCpu=0:23:23).
*** Starting refinePlace (0:23:23 mem=1592.0M) ***
Total net bbox length = 6.154e+05 (2.606e+05 3.547e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1592.0MB
Move report: Detail placement moves 1100 insts, mean move: 0.56 um, max move: 3.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_3073_0): (467.00, 215.20) --> (468.20, 213.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1598.9MB
Summary Report:
Instances move: 1100 (out of 30451 movable)
Mean displacement: 0.56 um
Max displacement: 3.00 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_3073_0) (467, 215.2) -> (468.2, 213.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 6.158e+05 (2.610e+05 3.548e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1598.9MB
*** Finished refinePlace (0:23:24 mem=1598.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1598.9M)


Density : 0.5649
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1598.9M) ***
** GigaOpt Optimizer WNS Slack -1.231 TNS Slack -2912.167 Density 56.49
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.231|   -1.231|-2912.167|-2912.167|    56.49%|   0:00:00.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.228|   -1.228|-2907.347|-2907.347|    56.51%|   0:00:34.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.228|   -1.228|-2905.798|-2905.798|    56.53%|   0:00:15.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.229|   -1.229|-2905.631|-2905.631|    56.53%|   0:00:05.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.229|   -1.229|-2904.967|-2904.967|    56.53%|   0:00:00.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.226|   -1.226|-2903.811|-2903.811|    56.54%|   0:00:02.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.226|   -1.226|-2902.396|-2902.396|    56.55%|   0:00:10.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.226|   -1.226|-2900.859|-2900.859|    56.56%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.224|   -1.224|-2899.657|-2899.657|    56.58%|   0:00:02.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.224|   -1.224|-2899.352|-2899.352|    56.59%|   0:00:04.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.224|   -1.224|-2898.359|-2898.359|    56.61%|   0:00:04.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.223|   -1.223|-2897.803|-2897.803|    56.62%|   0:00:00.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.223|   -1.223|-2897.296|-2897.296|    56.62%|   0:00:03.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.221|   -1.221|-2898.454|-2898.454|    56.63%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.221|   -1.221|-2897.152|-2897.152|    56.64%|   0:00:07.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.221|   -1.221|-2897.103|-2897.103|    56.64%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.221|   -1.221|-2897.096|-2897.096|    56.66%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.221|   -1.221|-2896.643|-2896.643|    56.66%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.221|   -1.221|-2897.233|-2897.233|    56.69%|   0:00:10.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.219|   -1.219|-2897.332|-2897.332|    56.70%|   0:00:03.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.218|   -1.218|-2896.162|-2896.162|    56.71%|   0:00:04.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.218|   -1.218|-2895.046|-2895.046|    56.72%|   0:00:08.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.218|   -1.218|-2894.792|-2894.792|    56.72%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.217|   -1.217|-2894.151|-2894.151|    56.73%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2893.473|-2893.473|    56.74%|   0:00:02.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2893.195|-2893.195|    56.74%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2893.169|-2893.169|    56.77%|   0:00:04.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2893.113|-2893.113|    56.77%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2892.948|-2892.948|    56.77%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2892.935|-2892.935|    56.77%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2892.900|-2892.900|    56.78%|   0:00:02.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2892.912|-2892.912|    56.79%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2892.611|-2892.611|    56.79%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2892.479|-2892.479|    56.79%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2892.465|-2892.465|    56.80%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.217|   -1.217|-2892.463|-2892.463|    56.80%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.218|   -1.218|-2892.251|-2892.251|    56.82%|   0:00:00.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.218|   -1.218|-2892.257|-2892.257|    56.83%|   0:00:01.0| 1599.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:12 real=0:02:12 mem=1599.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.218|   0.000|-2892.257|    56.83%|   0:00:00.0| 1599.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_0_/D                                        |
|   0.012|   -1.218|   0.000|-2892.255|    56.83%|   0:00:00.0| 1599.9M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_26_/E     |
|   0.020|   -1.218|   0.000|-2892.255|    56.83%|   0:00:00.0| 1618.9M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_31_/D            |
|   0.019|   -1.218|   0.000|-2892.255|    56.83%|   0:00:00.0| 1618.9M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_31_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1618.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:12 real=0:02:12 mem=1618.9M) ***
** GigaOpt Optimizer WNS Slack -1.218 TNS Slack -2892.255 Density 56.83
*** Starting refinePlace (0:25:37 mem=1618.9M) ***
Total net bbox length = 6.167e+05 (2.616e+05 3.551e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1618.9MB
Move report: Detail placement moves 1486 insts, mean move: 0.57 um, max move: 6.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U39): (236.80, 418.60) --> (241.60, 416.80)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1618.9MB
Summary Report:
Instances move: 1486 (out of 30637 movable)
Mean displacement: 0.57 um
Max displacement: 6.60 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U39) (236.8, 418.6) -> (241.6, 416.8)
	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
Total net bbox length = 6.173e+05 (2.621e+05 3.552e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1618.9MB
*** Finished refinePlace (0:25:38 mem=1618.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1618.9M)


Density : 0.5683
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1618.9M) ***
** GigaOpt Optimizer WNS Slack -1.218 TNS Slack -2892.255 Density 56.83
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.218|   -1.218|-2892.255|-2892.255|    56.83%|   0:00:00.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.213|   -1.213|-2891.336|-2891.336|    56.83%|   0:00:05.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.214|   -1.214|-2889.271|-2889.271|    56.86%|   0:00:45.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.213|   -1.213|-2889.079|-2889.079|    56.87%|   0:00:02.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.213|   -1.213|-2889.033|-2889.033|    56.87%|   0:00:00.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.210|   -1.210|-2888.062|-2888.062|    56.89%|   0:00:04.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.210|   -1.210|-2887.527|-2887.527|    56.90%|   0:00:13.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.210|   -1.210|-2887.587|-2887.587|    56.91%|   0:00:03.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.210|   -1.210|-2885.321|-2885.321|    56.93%|   0:00:02.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.210|   -1.210|-2884.925|-2884.925|    56.95%|   0:00:02.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2884.061|-2884.061|    56.97%|   0:00:13.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2882.844|-2882.844|    56.98%|   0:00:09.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2881.724|-2881.724|    56.98%|   0:00:02.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2880.550|-2880.550|    57.00%|   0:00:01.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2880.110|-2880.110|    57.00%|   0:00:01.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.206|   -1.206|-2879.993|-2879.993|    57.02%|   0:00:03.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2879.850|-2879.850|    57.04%|   0:00:02.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.206|   -1.206|-2879.844|-2879.844|    57.04%|   0:00:01.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.206|   -1.206|-2878.912|-2878.912|    57.04%|   0:00:03.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.206|   -1.206|-2878.756|-2878.756|    57.05%|   0:00:00.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2878.678|-2878.678|    57.07%|   0:00:04.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2879.215|-2879.215|    57.07%|   0:00:00.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2879.139|-2879.139|    57.07%|   0:00:00.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2879.083|-2879.083|    57.07%|   0:00:02.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2879.043|-2879.043|    57.08%|   0:00:01.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.207|   -1.207|-2879.043|-2879.043|    57.08%|   0:00:00.0| 1618.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:57 real=0:01:58 mem=1618.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:57 real=0:01:58 mem=1618.9M) ***
** GigaOpt Optimizer WNS Slack -1.207 TNS Slack -2879.043 Density 57.08
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.207  TNS Slack -2879.043 Density 57.08
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    57.08%|        -|  -1.207|-2879.043|   0:00:00.0| 1618.9M|
|    57.06%|       23|  -1.207|-2877.984|   0:00:02.0| 1618.9M|
|    56.95%|      346|  -1.206|-2877.933|   0:00:05.0| 1618.9M|
|    56.95%|        6|  -1.206|-2877.933|   0:00:01.0| 1618.9M|
|    56.95%|        1|  -1.206|-2877.933|   0:00:00.0| 1618.9M|
|    56.95%|        0|  -1.206|-2877.933|   0:00:00.0| 1618.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.206  TNS Slack -2877.933 Density 56.95
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1607.03M, totSessionCpu=0:27:44).
*** Starting refinePlace (0:27:44 mem=1607.0M) ***
Total net bbox length = 6.179e+05 (2.624e+05 3.555e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1607.0MB
Move report: Detail placement moves 1003 insts, mean move: 0.53 um, max move: 3.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC3081_q_temp_245_): (284.20, 456.40) --> (286.20, 454.60)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1613.0MB
Summary Report:
Instances move: 1003 (out of 30747 movable)
Mean displacement: 0.53 um
Max displacement: 3.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC3081_q_temp_245_) (284.2, 456.4) -> (286.2, 454.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Total net bbox length = 6.182e+05 (2.626e+05 3.555e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1613.0MB
*** Finished refinePlace (0:27:45 mem=1613.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1613.0M)


Density : 0.5695
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1613.0M) ***
** GigaOpt Optimizer WNS Slack -1.206 TNS Slack -2877.933 Density 56.95
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.206|   -1.206|-2877.933|-2877.933|    56.95%|   0:00:00.0| 1613.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.206|   -1.206|-2876.956|-2876.956|    56.95%|   0:00:17.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.206|   -1.206|-2876.820|-2876.820|    56.95%|   0:00:03.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.203|   -1.203|-2876.150|-2876.150|    56.96%|   0:00:00.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.203|   -1.203|-2873.701|-2873.701|    56.97%|   0:00:33.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.203|   -1.203|-2872.962|-2872.962|    56.98%|   0:00:09.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.203|   -1.203|-2872.427|-2872.427|    56.98%|   0:00:01.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.203|   -1.203|-2871.457|-2871.457|    57.01%|   0:00:01.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.203|   -1.203|-2871.179|-2871.179|    57.01%|   0:00:01.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.204|   -1.204|-2870.710|-2870.710|    57.03%|   0:00:10.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.203|   -1.203|-2870.675|-2870.675|    57.04%|   0:00:02.0| 1608.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.194|   -1.194|-2860.127|-2861.740|    57.06%|   0:01:03.0| 1614.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.194|   -1.194|-2858.894|-2860.507|    57.07%|   0:00:07.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.194|   -1.194|-2858.795|-2860.409|    57.08%|   0:00:00.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.194|   -1.194|-2856.675|-2858.288|    57.11%|   0:00:02.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.191|   -1.191|-2855.045|-2856.659|    57.13%|   0:00:03.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.191|   -1.191|-2853.992|-2855.606|    57.14%|   0:00:09.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.191|   -1.191|-2853.563|-2855.177|    57.16%|   0:00:01.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.191|   -1.191|-2852.922|-2854.536|    57.18%|   0:00:02.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.191|   -1.191|-2851.859|-2853.472|    57.18%|   0:00:00.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.191|   -1.191|-2851.704|-2853.317|    57.22%|   0:00:09.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.191|   -1.191|-2851.651|-2853.265|    57.22%|   0:00:00.0| 1614.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.183|   -1.183|-2844.139|-2847.569|    57.25%|   0:00:51.0| 1619.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.183|   -1.183|-2842.670|-2846.101|    57.26%|   0:00:03.0| 1619.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.182|   -1.182|-2842.242|-2845.672|    57.27%|   0:00:01.0| 1617.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.180|   -1.180|-2839.218|-2842.648|    57.32%|   0:00:03.0| 1617.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.179|   -1.179|-2834.448|-2837.878|    57.34%|   0:00:12.0| 1617.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.178|   -1.178|-2832.658|-2836.088|    57.35%|   0:00:09.0| 1617.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.178|   -1.178|-2832.542|-2835.973|    57.36%|   0:00:09.0| 1617.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.179|   -1.179|-2828.932|-2832.362|    57.43%|   0:00:04.0| 1618.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.178|   -1.178|-2827.854|-2831.284|    57.44%|   0:00:02.0| 1618.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.176|   -1.176|-2827.758|-2831.188|    57.47%|   0:00:10.0| 1618.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.176|   -1.176|-2827.000|-2830.431|    57.48%|   0:00:12.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.176|   -1.176|-2826.516|-2829.946|    57.49%|   0:00:01.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.176|   -1.176|-2826.504|-2829.935|    57.49%|   0:00:01.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.175|   -1.175|-2825.711|-2829.141|    57.52%|   0:00:01.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.175|   -1.175|-2824.494|-2827.924|    57.56%|   0:00:03.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.175|   -1.175|-2824.256|-2827.686|    57.56%|   0:00:00.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.175|   -1.175|-2823.782|-2827.213|    57.57%|   0:00:02.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.175|   -1.175|-2823.728|-2827.158|    57.57%|   0:00:00.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.175|   -1.175|-2823.475|-2826.906|    57.59%|   0:00:05.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.176|   -1.176|-2822.934|-2826.364|    57.59%|   0:00:03.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.176|   -1.176|-2822.912|-2826.342|    57.60%|   0:00:00.0| 1621.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.169|   -1.169|-2813.925|-2818.793|    57.65%|   0:00:29.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.168|   -1.168|-2813.893|-2818.762|    57.66%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.168|   -1.168|-2813.875|-2818.743|    57.66%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.169|   -1.169|-2813.597|-2818.465|    57.73%|   0:00:03.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -1.167|   -1.167|-2812.138|-2817.007|    57.76%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.167|   -1.167|-2811.490|-2816.358|    57.77%|   0:00:02.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.167|   -1.167|-2810.826|-2815.694|    57.79%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.167|   -1.167|-2810.650|-2815.518|    57.79%|   0:00:00.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.167|   -1.167|-2810.592|-2815.461|    57.81%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.167|   -1.167|-2810.186|-2815.054|    57.82%|   0:00:00.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.167|   -1.167|-2810.178|-2815.046|    57.82%|   0:00:00.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.167|   -1.167|-2809.463|-2814.331|    57.85%|   0:00:03.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.168|   -1.168|-2809.439|-2814.308|    57.87%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.166|   -1.166|-2809.320|-2814.189|    57.88%|   0:00:00.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.166|   -1.166|-2808.383|-2813.251|    57.89%|   0:00:05.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.165|   -1.165|-2807.354|-2812.223|    57.91%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.165|   -1.165|-2806.605|-2811.474|    57.91%|   0:00:04.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.165|   -1.165|-2805.980|-2810.849|    57.92%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.165|   -1.165|-2805.933|-2810.802|    57.93%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.166|   -1.166|-2803.776|-2808.645|    57.97%|   0:00:03.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.159|   -1.159|-2794.940|-2801.108|    58.00%|   0:00:12.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.159|   -1.159|-2794.460|-2800.629|    58.01%|   0:00:03.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.158|   -1.158|-2792.899|-2799.067|    58.07%|   0:00:03.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.158|   -1.158|-2790.121|-2796.290|    58.08%|   0:00:05.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2788.975|-2795.143|    58.12%|   0:00:02.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2788.576|-2794.745|    58.12%|   0:00:03.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2788.267|-2794.436|    58.15%|   0:00:02.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.157|   -1.157|-2787.387|-2793.555|    58.17%|   0:00:00.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.157|   -1.157|-2787.246|-2793.414|    58.17%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.156|   -1.156|-2786.385|-2792.554|    58.21%|   0:00:02.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.156|   -1.156|-2785.864|-2792.032|    58.21%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.156|   -1.156|-2785.475|-2791.643|    58.22%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.157|   -1.157|-2783.537|-2789.705|    58.27%|   0:00:02.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.150|   -1.150|-2772.581|-2781.026|    58.33%|   0:00:12.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.150|   -1.150|-2772.448|-2780.893|    58.33%|   0:00:02.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.150|   -1.150|-2771.642|-2780.087|    58.37%|   0:00:02.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.150|   -1.150|-2771.118|-2779.563|    58.38%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.150|   -1.150|-2770.793|-2779.238|    58.38%|   0:00:00.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.149|   -1.149|-2770.271|-2778.716|    58.41%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.149|   -1.149|-2769.815|-2778.260|    58.41%|   0:00:02.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.148|   -1.148|-2768.922|-2777.368|    58.42%|   0:00:01.0| 1625.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.141|   -1.141|-2756.015|-2766.326|    58.56%|   0:00:20.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.141|   -1.141|-2755.978|-2766.289|    58.57%|   0:00:00.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.140|   -1.140|-2755.751|-2766.062|    58.57%|   0:00:00.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.139|   -1.139|-2752.434|-2762.746|    58.63%|   0:00:02.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.139|   -1.139|-2752.229|-2762.541|    58.64%|   0:00:04.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.139|   -1.139|-2752.047|-2762.358|    58.64%|   0:00:02.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.139|   -1.139|-2751.156|-2761.467|    58.67%|   0:00:01.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.139|   -1.139|-2750.985|-2761.296|    58.68%|   0:00:01.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.138|   -1.138|-2750.679|-2760.990|    58.73%|   0:00:02.0| 1626.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.130|   -1.130|-2736.956|-2749.069|    58.82%|   0:00:16.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.130|   -1.130|-2736.355|-2748.469|    58.83%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.130|   -1.130|-2736.344|-2748.458|    58.83%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.130|   -1.130|-2735.756|-2747.869|    58.88%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.129|   -1.129|-2734.581|-2746.695|    58.90%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.128|   -1.128|-2733.108|-2745.221|    58.91%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.128|   -1.128|-2729.878|-2741.991|    58.91%|   0:00:03.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.127|   -1.127|-2728.961|-2741.074|    58.92%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.127|   -1.127|-2728.913|-2741.026|    58.92%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.127|   -1.127|-2728.705|-2740.818|    58.92%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.127|   -1.127|-2727.971|-2740.085|    58.96%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.126|   -1.126|-2727.436|-2739.549|    58.96%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.125|   -1.125|-2725.486|-2737.599|    58.97%|   0:00:03.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.125|   -1.125|-2722.575|-2734.688|    58.98%|   0:00:05.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.124|   -1.124|-2722.228|-2734.341|    58.98%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.124|   -1.124|-2721.999|-2734.112|    58.98%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.124|   -1.124|-2720.078|-2732.191|    59.03%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.126|   -1.126|-2719.786|-2731.899|    59.06%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.123|   -1.123|-2719.444|-2731.557|    59.06%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.123|   -1.123|-2718.973|-2731.086|    59.06%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.123|   -1.123|-2718.456|-2730.569|    59.06%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.123|   -1.123|-2717.685|-2729.798|    59.08%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.123|   -1.123|-2716.341|-2728.454|    59.10%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.123|   -1.123|-2716.333|-2728.446|    59.11%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.123|   -1.123|-2716.331|-2728.445|    59.11%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.122|   -1.122|-2715.696|-2727.809|    59.15%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.122|   -1.122|-2714.689|-2726.802|    59.15%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -1.121|   -1.121|-2714.551|-2726.664|    59.15%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.121|   -1.121|-2714.450|-2726.563|    59.19%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.122|   -1.122|-2714.183|-2726.296|    59.22%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.114|   -1.114|-2705.749|-2719.148|    59.28%|   0:00:21.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.114|   -1.114|-2704.853|-2718.253|    59.29%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.114|   -1.114|-2704.532|-2717.932|    59.29%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.112|   -1.112|-2701.390|-2714.790|    59.35%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.112|   -1.112|-2700.037|-2713.436|    59.36%|   0:00:04.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.112|   -1.112|-2699.528|-2712.928|    59.36%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.112|   -1.112|-2697.722|-2711.122|    59.41%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.112|   -1.112|-2696.912|-2710.311|    59.41%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.113|   -1.113|-2695.754|-2709.153|    59.44%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.105|   -1.105|-2682.460|-2697.189|    59.49%|   0:00:14.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -1.104|   -1.104|-2680.832|-2695.562|    59.50%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.104|   -1.104|-2680.464|-2695.194|    59.50%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.105|   -1.105|-2678.860|-2693.589|    59.55%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.104|   -1.104|-2678.331|-2693.060|    59.57%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.103|   -1.103|-2677.484|-2692.214|    59.57%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.103|   -1.103|-2676.747|-2691.477|    59.58%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.103|   -1.103|-2676.590|-2691.319|    59.58%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.104|   -1.104|-2675.539|-2690.269|    59.61%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.103|   -1.103|-2675.342|-2690.072|    59.61%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.102|   -1.102|-2673.979|-2688.709|    59.64%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.102|   -1.102|-2672.949|-2687.678|    59.65%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.101|   -1.101|-2672.494|-2687.223|    59.67%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.101|   -1.101|-2669.939|-2684.668|    59.68%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.101|   -1.101|-2669.468|-2684.197|    59.68%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.099|   -1.099|-2669.317|-2684.047|    59.71%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.099|   -1.099|-2666.858|-2681.587|    59.72%|   0:00:02.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.099|   -1.099|-2666.416|-2681.145|    59.72%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.099|   -1.099|-2666.312|-2681.041|    59.72%|   0:00:01.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.099|   -1.099|-2666.273|-2681.002|    59.72%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.099|   -1.099|-2666.079|-2680.808|    59.80%|   0:00:03.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.099|   -1.099|-2666.047|-2680.776|    59.80%|   0:00:00.0| 1636.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.092|   -1.092|-2657.473|-2672.942|    59.82%|   0:00:12.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.092|   -1.092|-2656.297|-2671.766|    59.83%|   0:00:01.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.092|   -1.092|-2655.957|-2671.426|    59.83%|   0:00:01.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.093|   -1.093|-2653.821|-2669.290|    59.90%|   0:00:03.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.092|   -1.092|-2652.917|-2668.386|    59.92%|   0:00:01.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.092|   -1.092|-2652.095|-2667.564|    59.92%|   0:00:00.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.092|   -1.092|-2652.078|-2667.547|    59.92%|   0:00:01.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.092|   -1.092|-2651.769|-2667.238|    59.94%|   0:00:01.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.092|   -1.092|-2651.700|-2667.169|    59.94%|   0:00:00.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.092|   -1.092|-2646.700|-2662.169|    59.99%|   0:00:04.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.084|   -1.084|-2635.580|-2651.868|    60.05%|   0:00:20.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.084|   -1.084|-2634.969|-2651.256|    60.06%|   0:00:02.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.084|   -1.084|-2634.860|-2651.147|    60.06%|   0:00:00.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.084|   -1.084|-2632.609|-2648.896|    60.12%|   0:00:02.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.085|   -1.085|-2630.598|-2646.885|    60.15%|   0:00:02.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.084|   -1.084|-2629.642|-2645.929|    60.16%|   0:00:00.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.084|   -1.084|-2629.224|-2645.511|    60.20%|   0:00:03.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.077|   -1.077|-2623.387|-2640.336|    60.21%|   0:00:10.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.077|   -1.077|-2622.417|-2639.366|    60.21%|   0:00:02.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.077|   -1.077|-2622.275|-2639.224|    60.21%|   0:00:00.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.076|   -1.076|-2620.114|-2637.063|    60.25%|   0:00:02.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.076|   -1.076|-2618.565|-2635.514|    60.28%|   0:00:02.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.075|   -1.075|-2617.468|-2634.417|    60.28%|   0:00:01.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.075|   -1.075|-2617.173|-2634.122|    60.29%|   0:00:02.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.075|   -1.075|-2616.994|-2633.943|    60.29%|   0:00:00.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.075|   -1.075|-2616.290|-2633.239|    60.32%|   0:00:01.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.075|   -1.075|-2615.922|-2632.871|    60.32%|   0:00:00.0| 1637.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.068|   -1.068|-2606.768|-2624.188|    60.41%|   0:00:19.0| 1639.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.068|   -1.068|-2605.543|-2622.963|    60.41%|   0:00:01.0| 1639.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.068|   -1.068|-2605.468|-2622.887|    60.41%|   0:00:00.0| 1639.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.067|   -1.067|-2605.456|-2622.876|    60.47%|   0:00:03.0| 1639.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.067|   -1.067|-2605.226|-2622.646|    60.47%|   0:00:00.0| 1639.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.067|   -1.067|-2605.211|-2622.631|    60.48%|   0:00:01.0| 1639.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.067|   -1.067|-2601.482|-2618.902|    60.57%|   0:00:05.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.068|   -1.068|-2601.361|-2618.781|    60.63%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.058|   -1.058|-2586.241|-2604.206|    60.63%|   0:00:08.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.058|   -1.058|-2585.564|-2603.529|    60.63%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.057|   -1.057|-2582.090|-2600.054|    60.67%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.057|   -1.057|-2581.535|-2599.499|    60.67%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.057|   -1.057|-2580.149|-2598.113|    60.67%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.055|   -1.055|-2578.941|-2596.906|    60.69%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.055|   -1.055|-2577.662|-2595.626|    60.69%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.055|   -1.055|-2577.545|-2595.509|    60.69%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.055|   -1.055|-2576.664|-2594.628|    60.71%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.055|   -1.055|-2576.575|-2594.539|    60.72%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.054|   -1.054|-2576.283|-2594.248|    60.73%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.053|   -1.053|-2575.205|-2593.169|    60.74%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.053|   -1.053|-2574.889|-2592.853|    60.74%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.053|   -1.053|-2574.671|-2592.635|    60.76%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.053|   -1.053|-2574.512|-2592.477|    60.77%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -1.052|   -1.052|-2573.129|-2591.094|    60.79%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.052|   -1.052|-2572.527|-2590.492|    60.79%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.052|   -1.052|-2572.433|-2590.397|    60.80%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.051|   -1.051|-2572.232|-2590.196|    60.81%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.051|   -1.051|-2571.247|-2589.211|    60.81%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.051|   -1.051|-2570.923|-2588.887|    60.82%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.051|   -1.051|-2570.655|-2588.619|    60.82%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.051|   -1.051|-2570.622|-2588.586|    60.83%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.051|   -1.051|-2570.350|-2588.314|    60.83%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.051|   -1.051|-2570.133|-2588.097|    60.86%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.051|   -1.051|-2569.765|-2587.729|    60.88%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.044|   -1.044|-2557.031|-2575.587|    60.88%|   0:00:09.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.044|   -1.044|-2556.310|-2574.866|    60.88%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.043|   -1.043|-2554.182|-2572.739|    60.90%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.042|   -1.042|-2551.882|-2570.439|    60.92%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.042|   -1.042|-2550.087|-2568.643|    60.93%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.042|   -1.042|-2549.610|-2568.167|    60.93%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.042|   -1.042|-2549.850|-2568.407|    60.94%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.041|   -1.041|-2549.603|-2568.159|    60.95%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.041|   -1.041|-2548.870|-2567.426|    60.95%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.040|   -1.040|-2548.446|-2567.002|    60.96%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.040|   -1.040|-2546.525|-2565.082|    60.97%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.040|   -1.040|-2546.423|-2564.979|    60.97%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.040|   -1.040|-2546.354|-2564.911|    60.97%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -1.041|   -1.041|-2546.298|-2564.854|    60.98%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.032|   -1.032|-2526.894|-2546.122|    60.99%|   0:00:04.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.032|   -1.032|-2526.525|-2545.753|    60.99%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.032|   -1.032|-2526.051|-2545.280|    60.99%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.030|   -1.030|-2524.814|-2544.043|    61.00%|   0:00:01.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.030|   -1.030|-2523.633|-2542.861|    61.00%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.030|   -1.030|-2523.519|-2542.747|    61.00%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.030|   -1.030|-2521.224|-2540.453|    61.02%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.029|   -1.029|-2520.423|-2539.652|    61.02%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.029|   -1.029|-2520.409|-2539.637|    61.02%|   0:00:02.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.029|   -1.029|-2520.263|-2539.492|    61.02%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.029|   -1.029|-2519.249|-2538.478|    61.03%|   0:00:00.0| 1641.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.029|   -1.029|-2518.933|-2538.162|    61.05%|   0:00:03.0| 1642.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.010|   -1.010|-2431.792|-2451.876|    61.06%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.007|   -1.007|-2419.609|-2439.692|    61.06%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.005|   -1.005|-2417.827|-2437.910|    61.06%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.003|   -1.003|-2417.275|-2437.358|    61.07%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -1.002|   -1.002|-2414.658|-2434.741|    61.07%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.000|   -1.000|-2414.403|-2434.486|    61.07%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.998|   -0.998|-2410.858|-2430.942|    61.08%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.998|   -0.998|-2410.027|-2430.110|    61.08%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.996|   -0.996|-2407.618|-2427.702|    61.08%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.994|   -0.994|-2405.505|-2425.589|    61.08%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.993|   -0.993|-2403.193|-2423.276|    61.09%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.992|   -0.992|-2401.739|-2421.822|    61.10%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.989|   -0.989|-2401.219|-2421.302|    61.10%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.988|   -0.988|-2399.689|-2419.772|    61.11%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.988|   -0.988|-2399.326|-2419.410|    61.11%|   0:00:02.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.988|   -0.988|-2399.280|-2419.363|    61.11%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.983|   -0.983|-2393.160|-2413.243|    61.14%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.983|   -0.983|-2387.821|-2407.908|    61.14%|   0:00:03.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.982|   -0.982|-2387.109|-2407.196|    61.14%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.982|   -0.982|-2386.814|-2406.901|    61.14%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.982|   -0.982|-2386.751|-2406.839|    61.14%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.979|   -0.979|-2383.725|-2403.812|    61.15%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.979|   -0.979|-2381.812|-2401.899|    61.16%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.978|   -0.978|-2380.081|-2400.169|    61.17%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.978|   -0.978|-2379.144|-2399.231|    61.17%|   0:00:02.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.977|   -0.977|-2378.422|-2398.510|    61.18%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.978|   -0.978|-2377.961|-2398.048|    61.19%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.978|   -0.978|-2377.828|-2397.916|    61.21%|   0:00:02.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.978|   -0.978|-2377.672|-2397.759|    61.23%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.978|   -0.978|-2377.463|-2397.550|    61.24%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.978|   -0.978|-2377.297|-2397.385|    61.25%|   0:00:01.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.978|   -0.978|-2377.297|-2397.385|    61.25%|   0:00:00.0| 1644.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:12:57 real=0:12:57 mem=1644.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.192|   -0.978| -45.263|-2397.385|    61.25%|   0:00:00.0| 1644.1M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_53_/D                             |
|  -0.140|   -0.978| -37.856|-2389.978|    61.25%|   0:00:00.0| 1644.1M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
|  -0.085|   -0.978| -28.046|-2378.559|    61.25%|   0:00:00.0| 1644.1M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
|  -0.076|   -0.978| -15.643|-2360.875|    61.25%|   0:00:01.0| 1663.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_37_/D                           |
|  -0.059|   -0.978|  -7.994|-2354.257|    61.25%|   0:00:00.0| 1663.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_36_/D                           |
|  -0.037|   -0.978|  -5.103|-2351.366|    61.25%|   0:00:00.0| 1663.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_52_/D                           |
|   0.003|   -0.978|   0.000|-2345.624|    61.25%|   0:00:00.0| 1663.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_12_/D                                       |
|   0.010|   -0.978|   0.000|-2342.140|    61.25%|   0:00:01.0| 1663.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_7_/D                                        |
|   0.019|   -0.978|   0.000|-2342.138|    61.26%|   0:00:00.0| 1663.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_54_/E  |
|   0.019|   -0.978|   0.000|-2342.138|    61.26%|   0:00:00.0| 1663.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory0_reg_54_/E  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1663.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:59 real=0:12:59 mem=1663.2M) ***
** GigaOpt Optimizer WNS Slack -0.978 TNS Slack -2342.138 Density 61.26
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.978  TNS Slack -2342.138 Density 61.26
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.26%|        -|  -0.978|-2342.138|   0:00:00.0| 1663.2M|
|    61.00%|      270|  -0.976|-2340.271|   0:00:05.0| 1663.2M|
|    60.09%|     1976|  -0.975|-2333.789|   0:00:12.0| 1663.2M|
|    60.08%|        9|  -0.975|-2333.782|   0:00:00.0| 1663.2M|
|    60.08%|        1|  -0.975|-2333.782|   0:00:00.0| 1663.2M|
|    60.08%|        0|  -0.975|-2333.782|   0:00:00.0| 1663.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.975  TNS Slack -2333.782 Density 60.08
** Finished Core Area Reclaim Optimization (cpu = 0:00:17.3) (real = 0:00:17.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=1644.07M, totSessionCpu=0:41:02).
*** Starting refinePlace (0:41:02 mem=1644.1M) ***
Total net bbox length = 6.296e+05 (2.692e+05 3.604e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 5679 insts, mean move: 5.45 um, max move: 49.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1932_0): (241.80, 409.60) --> (215.40, 386.20)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 1659.0MB
Move report: Detail placement moves 8390 insts, mean move: 0.68 um, max move: 7.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U139): (354.00, 343.00) --> (348.80, 341.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1659.0MB
Summary Report:
Instances move: 11255 (out of 33000 movable)
Mean displacement: 3.15 um
Max displacement: 49.80 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1932_0) (241.8, 409.6) -> (215.4, 386.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 6.366e+05 (2.723e+05 3.643e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:04.7 REAL: 0:00:04.0 MEM: 1659.0MB
*** Finished refinePlace (0:41:07 mem=1659.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1659.0M)


Density : 0.6009
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:06.2 real=0:00:06.0 mem=1659.0M) ***
** GigaOpt Optimizer WNS Slack -1.001 TNS Slack -2355.142 Density 60.09
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.001|   -1.001|-2355.142|-2355.142|    60.09%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.988|   -0.988|-2346.699|-2346.699|    60.09%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.992|   -0.992|-2344.768|-2344.768|    60.09%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.990|   -0.990|-2344.659|-2344.659|    60.09%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.992|   -0.992|-2344.205|-2344.205|    60.09%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.986|   -0.986|-2343.689|-2343.689|    60.09%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-2343.118|-2343.118|    60.09%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.986|   -0.986|-2341.633|-2341.633|    60.09%|   0:00:00.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.980|   -0.980|-2341.028|-2341.028|    60.09%|   0:00:01.0| 1659.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.979|   -0.979|-2340.958|-2340.958|    60.09%|   0:00:02.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.975|   -0.975|-2340.950|-2340.950|    60.09%|   0:00:00.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.974|   -0.974|-2337.827|-2337.827|    60.09%|   0:00:07.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.974|   -0.974|-2337.724|-2337.724|    60.10%|   0:00:03.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.969|   -0.969|-2336.986|-2336.986|    60.10%|   0:00:01.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.972|   -0.972|-2335.229|-2335.229|    60.10%|   0:00:09.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.973|   -0.973|-2334.921|-2334.921|    60.10%|   0:00:02.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.968|   -0.968|-2333.941|-2333.941|    60.11%|   0:00:00.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.965|   -0.965|-2330.586|-2330.586|    60.12%|   0:00:03.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.965|   -0.965|-2328.093|-2328.093|    60.11%|   0:00:08.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.965|   -0.965|-2327.719|-2327.719|    60.12%|   0:00:00.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.965|   -0.965|-2327.384|-2327.384|    60.12%|   0:00:00.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.962|   -0.962|-2326.375|-2326.375|    60.13%|   0:00:03.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.961|   -0.961|-2326.273|-2326.273|    60.14%|   0:00:01.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.961|   -0.961|-2325.913|-2325.913|    60.14%|   0:00:01.0| 1652.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.960|   -0.960|-2323.591|-2323.591|    60.17%|   0:00:07.0| 1649.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.960|   -0.960|-2322.492|-2322.492|    60.17%|   0:00:01.0| 1649.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.958|   -0.958|-2321.487|-2321.487|    60.20%|   0:00:02.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.958|   -0.958|-2320.280|-2320.280|    60.20%|   0:00:02.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.958|   -0.958|-2320.155|-2320.155|    60.20%|   0:00:00.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.956|   -0.956|-2318.028|-2318.028|    60.23%|   0:00:04.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.956|   -0.956|-2317.853|-2317.853|    60.24%|   0:00:01.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.956|   -0.956|-2317.737|-2317.737|    60.24%|   0:00:00.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.955|   -0.955|-2317.399|-2317.399|    60.26%|   0:00:05.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.955|   -0.955|-2316.708|-2316.708|    60.26%|   0:00:01.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.955|   -0.955|-2316.503|-2316.503|    60.26%|   0:00:00.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.955|   -0.955|-2315.769|-2315.769|    60.28%|   0:00:04.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.955|   -0.955|-2315.172|-2315.172|    60.29%|   0:00:00.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.955|   -0.955|-2315.049|-2315.049|    60.29%|   0:00:00.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.955|   -0.955|-2314.848|-2314.848|    60.32%|   0:00:03.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.954|   -0.954|-2314.584|-2314.584|    60.34%|   0:00:02.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.954|   -0.954|-2314.564|-2314.564|    60.34%|   0:00:00.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.954|   -0.954|-2314.520|-2314.520|    60.40%|   0:00:05.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.954|   -0.954|-2314.384|-2314.384|    60.41%|   0:00:01.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.954|   -0.954|-2314.336|-2314.336|    60.41%|   0:00:00.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.954|   -0.954|-2314.336|-2314.336|    60.41%|   0:00:00.0| 1648.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:21 real=0:01:21 mem=1648.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.005|   -0.954|   0.000|-2314.336|    60.41%|   0:00:00.0| 1648.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_84_/D        |
|   0.007|   -0.954|   0.000|-2314.334|    60.41%|   0:00:00.0| 1667.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
|   0.014|   -0.954|   0.000|-2314.334|    60.41%|   0:00:00.0| 1667.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_50_/D                           |
|   0.015|   -0.954|   0.000|-2314.334|    60.41%|   0:00:00.0| 1667.5M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_50_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1667.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:21 real=0:01:21 mem=1667.5M) ***
** GigaOpt Optimizer WNS Slack -0.954 TNS Slack -2314.334 Density 60.41
*** Starting refinePlace (0:42:30 mem=1667.5M) ***
Total net bbox length = 6.375e+05 (2.728e+05 3.647e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.5MB
Move report: Detail placement moves 2273 insts, mean move: 0.56 um, max move: 4.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC6800_intadd_5_n12): (364.80, 346.60) --> (362.40, 348.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1667.5MB
Summary Report:
Instances move: 2273 (out of 33101 movable)
Mean displacement: 0.56 um
Max displacement: 4.20 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC6800_intadd_5_n12) (364.8, 346.6) -> (362.4, 348.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 6.382e+05 (2.733e+05 3.649e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1667.5MB
*** Finished refinePlace (0:42:31 mem=1667.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1667.5M)


Density : 0.6041
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1667.5M) ***
** GigaOpt Optimizer WNS Slack -0.954 TNS Slack -2314.388 Density 60.41
Optimizer WNS Pass 7
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.954|   -0.954|-2314.388|-2314.388|    60.41%|   0:00:01.0| 1667.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.953|   -0.953|-2313.271|-2313.271|    60.41%|   0:00:22.0| 1667.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.953|   -0.953|-2311.292|-2311.292|    60.41%|   0:00:11.0| 1667.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.953|   -0.953|-2310.182|-2310.182|    60.43%|   0:00:01.0| 1667.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.953|   -0.953|-2309.972|-2309.972|    60.44%|   0:00:12.0| 1667.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.953|   -0.953|-2309.799|-2309.799|    60.44%|   0:00:02.0| 1667.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.953|   -0.953|-2309.866|-2309.866|    60.46%|   0:00:04.0| 1667.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.2 real=0:00:53.0 mem=1667.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.2 real=0:00:53.0 mem=1667.5M) ***
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -2309.866 Density 60.46
*** Starting refinePlace (0:43:25 mem=1667.5M) ***
Total net bbox length = 6.383e+05 (2.734e+05 3.649e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1667.5MB
Move report: Detail placement moves 623 insts, mean move: 0.51 um, max move: 3.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2934_0): (382.60, 179.20) --> (384.20, 181.00)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1667.5MB
Summary Report:
Instances move: 623 (out of 33121 movable)
Mean displacement: 0.51 um
Max displacement: 3.40 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2934_0) (382.6, 179.2) -> (384.2, 181)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D1
Total net bbox length = 6.384e+05 (2.735e+05 3.649e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1667.5MB
*** Finished refinePlace (0:43:26 mem=1667.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1667.5M)


Density : 0.6046
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=1667.5M) ***
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -2310.577 Density 60.46

*** Finish pre-CTS Setup Fixing (cpu=0:28:44 real=0:28:44 mem=1667.5M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.953
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -2310.577 Density 60.46
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.953|   -0.953|-2310.577|-2310.577|    60.46%|   0:00:00.0| 1630.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.951|   -0.951|-2307.833|-2307.833|    60.46%|   0:00:32.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.950|   -0.950|-2305.847|-2305.847|    60.46%|   0:00:16.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.950|   -0.950|-2305.397|-2305.397|    60.47%|   0:00:05.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.950|   -0.950|-2304.203|-2304.203|    60.46%|   0:00:05.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.950|   -0.950|-2302.742|-2302.742|    60.49%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.950|   -0.950|-2302.673|-2302.673|    60.49%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.950|   -0.950|-2301.916|-2301.916|    60.49%|   0:00:04.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.950|   -0.950|-2301.117|-2301.117|    60.51%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.950|   -0.950|-2299.472|-2299.472|    60.51%|   0:00:13.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.950|   -0.950|-2298.681|-2298.681|    60.51%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.949|   -0.949|-2298.250|-2298.250|    60.52%|   0:00:04.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.949|   -0.949|-2298.222|-2298.222|    60.52%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.949|   -0.949|-2298.085|-2298.085|    60.52%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.949|   -0.949|-2298.075|-2298.075|    60.52%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.949|   -0.949|-2298.052|-2298.052|    60.52%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.949|   -0.949|-2298.049|-2298.049|    60.52%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.949|   -0.949|-2296.004|-2296.004|    60.51%|   0:00:12.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.949|   -0.949|-2295.969|-2295.969|    60.52%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.949|   -0.949|-2295.280|-2295.280|    60.52%|   0:00:04.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.949|   -0.949|-2295.213|-2295.213|    60.52%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.949|   -0.949|-2295.150|-2295.150|    60.52%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.949|   -0.949|-2295.144|-2295.144|    60.52%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.949|   -0.949|-2295.100|-2295.100|    60.52%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.949|   -0.949|-2295.077|-2295.077|    60.52%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.949|   -0.949|-2294.080|-2294.080|    60.52%|   0:00:03.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2294.072|-2294.072|    60.52%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.750|-2293.750|    60.53%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.728|-2293.728|    60.53%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.674|-2293.674|    60.53%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.637|-2293.637|    60.53%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.611|-2293.611|    60.54%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.593|-2293.593|    60.54%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.579|-2293.579|    60.54%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.573|-2293.573|    60.54%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.949|   -0.949|-2293.308|-2293.308|    60.54%|   0:00:04.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.949|   -0.949|-2293.276|-2293.276|    60.54%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.949|   -0.949|-2293.157|-2293.157|    60.54%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.949|   -0.949|-2293.010|-2293.010|    60.54%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.949|   -0.949|-2292.911|-2292.911|    60.53%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.949|   -0.949|-2292.537|-2292.537|    60.53%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.949|   -0.949|-2292.532|-2292.532|    60.53%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.949|   -0.949|-2292.462|-2292.462|    60.53%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.949|   -0.949|-2292.455|-2292.455|    60.53%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.949|   -0.949|-2291.056|-2291.056|    60.54%|   0:00:06.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.949|   -0.949|-2291.030|-2291.030|    60.54%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.949|   -0.949|-2290.844|-2290.844|    60.54%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.949|   -0.949|-2290.833|-2290.833|    60.54%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.949|   -0.949|-2290.791|-2290.791|    60.54%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.949|   -0.949|-2290.745|-2290.745|    60.54%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.949|   -0.949|-2290.737|-2290.737|    60.54%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.950|   -0.950|-2290.019|-2290.019|    60.54%|   0:00:03.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.950|   -0.950|-2290.001|-2290.001|    60.54%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.950|   -0.950|-2289.822|-2289.822|    60.55%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.950|   -0.950|-2289.719|-2289.719|    60.56%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.950|   -0.950|-2289.611|-2289.611|    60.56%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.950|   -0.950|-2289.607|-2289.607|    60.56%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.950|   -0.950|-2289.454|-2289.454|    60.56%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.950|   -0.950|-2289.428|-2289.428|    60.56%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.950|   -0.950|-2289.389|-2289.389|    60.56%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.950|   -0.950|-2288.627|-2288.627|    60.56%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.950|   -0.950|-2288.420|-2288.420|    60.56%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.950|   -0.950|-2288.349|-2288.349|    60.56%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.950|   -0.950|-2288.259|-2288.259|    60.56%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.950|   -0.950|-2288.234|-2288.234|    60.56%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.950|   -0.950|-2288.209|-2288.209|    60.56%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.950|   -0.950|-2288.179|-2288.179|    60.56%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.950|   -0.950|-2288.169|-2288.169|    60.57%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.950|   -0.950|-2288.164|-2288.164|    60.57%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.950|   -0.950|-2288.156|-2288.156|    60.57%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.950|   -0.950|-2288.027|-2288.027|    60.57%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.950|   -0.950|-2288.023|-2288.023|    60.57%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.950|   -0.950|-2288.020|-2288.020|    60.57%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.950|   -0.950|-2288.005|-2288.005|    60.57%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.950|   -0.950|-2288.002|-2288.002|    60.57%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.950|   -0.950|-2287.118|-2287.118|    60.58%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2287.058|-2287.058|    60.58%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2286.808|-2286.808|    60.58%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2286.766|-2286.766|    60.58%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2286.688|-2286.688|    60.58%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2286.684|-2286.684|    60.58%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2286.660|-2286.660|    60.58%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2286.647|-2286.647|    60.58%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2286.631|-2286.631|    60.58%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_13_/D                                       |
|  -0.950|   -0.950|-2285.062|-2285.062|    60.59%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.950|   -0.950|-2285.049|-2285.049|    60.59%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.950|   -0.950|-2285.011|-2285.011|    60.59%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.950|   -0.950|-2284.655|-2284.655|    60.59%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.950|   -0.950|-2284.654|-2284.654|    60.59%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.950|   -0.950|-2284.650|-2284.650|    60.59%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.950|   -0.950|-2284.352|-2284.352|    60.59%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.950|   -0.950|-2284.347|-2284.347|    60.59%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.950|   -0.950|-2284.239|-2284.239|    60.59%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.950|   -0.950|-2284.202|-2284.202|    60.59%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.950|   -0.950|-2284.182|-2284.182|    60.59%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.950|   -0.950|-2283.088|-2283.088|    60.59%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.950|   -0.950|-2282.987|-2282.987|    60.59%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.950|   -0.950|-2282.838|-2282.838|    60.60%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.950|   -0.950|-2282.781|-2282.781|    60.60%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.950|   -0.950|-2282.780|-2282.780|    60.60%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.950|   -0.950|-2281.777|-2281.777|    60.60%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.950|   -0.950|-2281.752|-2281.752|    60.60%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.950|   -0.950|-2281.617|-2281.617|    60.60%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.950|   -0.950|-2281.583|-2281.583|    60.60%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.950|   -0.950|-2281.467|-2281.467|    60.61%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.950|   -0.950|-2281.465|-2281.465|    60.61%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.950|   -0.950|-2280.782|-2280.782|    60.61%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.950|   -0.950|-2280.775|-2280.775|    60.61%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.950|   -0.950|-2280.692|-2280.692|    60.61%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.950|   -0.950|-2280.684|-2280.684|    60.61%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.950|   -0.950|-2280.674|-2280.674|    60.62%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.950|   -0.950|-2280.537|-2280.537|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_12_/D                                       |
|  -0.950|   -0.950|-2279.999|-2279.999|    60.63%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.950|   -0.950|-2279.895|-2279.895|    60.63%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.950|   -0.950|-2279.532|-2279.532|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.950|   -0.950|-2279.403|-2279.403|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.950|   -0.950|-2279.246|-2279.246|    60.63%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.950|   -0.950|-2278.909|-2278.909|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.950|   -0.950|-2278.772|-2278.772|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.950|   -0.950|-2278.755|-2278.755|    60.63%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.950|   -0.950|-2278.746|-2278.746|    60.64%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.950|   -0.950|-2277.993|-2277.993|    60.63%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.950|   -0.950|-2277.835|-2277.835|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.950|   -0.950|-2277.648|-2277.648|    60.63%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.950|   -0.950|-2277.639|-2277.639|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.950|   -0.950|-2277.626|-2277.626|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.950|   -0.950|-2277.563|-2277.563|    60.63%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.950|   -0.950|-2276.456|-2276.456|    60.64%|   0:00:03.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.950|   -0.950|-2276.441|-2276.441|    60.64%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.950|   -0.950|-2276.253|-2276.253|    60.64%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.950|   -0.950|-2276.199|-2276.199|    60.64%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.950|   -0.950|-2275.572|-2275.572|    60.64%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.950|   -0.950|-2275.149|-2275.149|    60.64%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.950|   -0.950|-2274.691|-2274.691|    60.64%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.950|   -0.950|-2274.679|-2274.679|    60.65%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.950|   -0.950|-2274.669|-2274.669|    60.65%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.950|   -0.950|-2274.580|-2274.580|    60.65%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.950|   -0.950|-2274.576|-2274.576|    60.65%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.950|   -0.950|-2274.037|-2274.037|    60.66%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.950|   -0.950|-2273.897|-2273.897|    60.66%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.950|   -0.950|-2273.528|-2273.528|    60.66%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.950|   -0.950|-2273.458|-2273.458|    60.67%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.950|   -0.950|-2273.455|-2273.455|    60.67%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.950|   -0.950|-2272.473|-2272.473|    60.67%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.950|   -0.950|-2272.364|-2272.364|    60.67%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.950|   -0.950|-2272.335|-2272.335|    60.67%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.950|   -0.950|-2272.329|-2272.329|    60.68%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.950|   -0.950|-2272.244|-2272.244|    60.68%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.950|   -0.950|-2272.219|-2272.219|    60.68%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.951|   -0.951|-2270.733|-2270.733|    60.68%|   0:00:03.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.951|   -0.951|-2270.454|-2270.454|    60.68%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.951|   -0.951|-2270.323|-2270.323|    60.69%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.951|   -0.951|-2270.030|-2270.030|    60.69%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.951|   -0.951|-2269.979|-2269.979|    60.69%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.951|   -0.951|-2269.842|-2269.842|    60.69%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.951|   -0.951|-2269.790|-2269.790|    60.70%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.951|   -0.951|-2269.781|-2269.781|    60.70%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.951|   -0.951|-2269.769|-2269.769|    60.70%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.951|   -0.951|-2269.760|-2269.760|    60.70%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.951|   -0.951|-2267.867|-2267.867|    60.70%|   0:00:03.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2267.385|-2267.385|    60.70%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2267.366|-2267.366|    60.71%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2267.356|-2267.356|    60.71%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2267.229|-2267.229|    60.71%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2267.167|-2267.167|    60.71%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2267.165|-2267.165|    60.71%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.680|-2266.680|    60.71%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.386|-2266.386|    60.71%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.248|-2266.248|    60.71%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.229|-2266.229|    60.71%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.189|-2266.189|    60.72%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.185|-2266.185|    60.72%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.165|-2266.165|    60.72%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.161|-2266.161|    60.72%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.136|-2266.136|    60.72%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.128|-2266.128|    60.72%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.951|   -0.951|-2266.111|-2266.111|    60.72%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.951|   -0.951|-2265.078|-2265.078|    60.72%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2265.065|-2265.065|    60.72%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2265.035|-2265.035|    60.72%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2265.032|-2265.032|    60.72%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2265.019|-2265.019|    60.72%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2265.010|-2265.010|    60.72%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.951|   -0.951|-2264.035|-2264.035|    60.73%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.951|   -0.951|-2264.026|-2264.026|    60.73%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.951|   -0.951|-2263.436|-2263.436|    60.73%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.951|   -0.951|-2263.372|-2263.372|    60.73%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.951|   -0.951|-2262.740|-2262.740|    60.74%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.951|   -0.951|-2262.158|-2262.158|    60.74%|   0:00:03.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2261.962|-2261.962|    60.74%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2261.888|-2261.888|    60.74%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2261.633|-2261.633|    60.75%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2261.615|-2261.615|    60.75%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2261.591|-2261.591|    60.75%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2261.508|-2261.508|    60.75%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2261.505|-2261.505|    60.75%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2261.491|-2261.491|    60.75%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.951|   -0.951|-2260.695|-2260.695|    60.76%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.951|   -0.951|-2260.609|-2260.609|    60.75%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.951|   -0.951|-2260.602|-2260.602|    60.75%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.951|   -0.951|-2260.570|-2260.570|    60.76%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.951|   -0.951|-2260.561|-2260.561|    60.77%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.951|   -0.951|-2260.516|-2260.516|    60.77%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.951|   -0.951|-2260.463|-2260.463|    60.77%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.951|   -0.951|-2260.452|-2260.452|    60.77%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.951|   -0.951|-2260.445|-2260.445|    60.77%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.951|   -0.951|-2260.400|-2260.400|    60.77%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.951|   -0.951|-2260.393|-2260.393|    60.77%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.951|   -0.951|-2259.773|-2259.773|    60.77%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.951|   -0.951|-2259.138|-2259.138|    60.77%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.951|   -0.951|-2259.050|-2259.050|    60.77%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.951|   -0.951|-2258.899|-2258.899|    60.77%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.951|   -0.951|-2258.821|-2258.821|    60.77%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.951|   -0.951|-2258.750|-2258.750|    60.77%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.951|   -0.951|-2258.655|-2258.655|    60.78%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.951|   -0.951|-2258.645|-2258.645|    60.78%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.951|   -0.951|-2258.641|-2258.641|    60.78%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.951|   -0.951|-2258.636|-2258.636|    60.78%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.951|   -0.951|-2258.572|-2258.572|    60.78%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.951|   -0.951|-2258.553|-2258.553|    60.78%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.951|   -0.951|-2258.317|-2258.317|    60.78%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.951|   -0.951|-2258.311|-2258.311|    60.78%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.951|   -0.951|-2257.819|-2257.819|    60.78%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.951|   -0.951|-2257.664|-2257.664|    60.79%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.660|-2257.660|    60.79%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.658|-2257.658|    60.79%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.637|-2257.637|    60.79%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.504|-2257.504|    60.79%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.488|-2257.488|    60.79%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.479|-2257.479|    60.79%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.471|-2257.471|    60.79%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.464|-2257.464|    60.79%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.951|   -0.951|-2257.042|-2257.042|    60.79%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.951|   -0.951|-2256.515|-2256.515|    60.79%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.951|   -0.951|-2256.468|-2256.468|    60.79%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.951|   -0.951|-2256.381|-2256.381|    60.80%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.951|   -0.951|-2256.281|-2256.281|    60.80%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.951|   -0.951|-2255.927|-2255.927|    60.80%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.951|   -0.951|-2255.887|-2255.887|    60.80%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.951|   -0.951|-2255.885|-2255.885|    60.80%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.951|   -0.951|-2212.307|-2212.307|    60.81%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.951|   -0.951|-2211.747|-2211.747|    60.81%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.951|   -0.951|-2211.736|-2211.736|    60.81%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.951|   -0.951|-2211.733|-2211.733|    60.81%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.951|   -0.951|-2184.981|-2184.981|    60.81%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.951|   -0.951|-2184.977|-2184.977|    60.81%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.951|   -0.951|-2184.599|-2184.599|    60.81%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -0.952|   -0.952|-2184.248|-2184.248|    60.82%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
|  -0.952|   -0.952|-2184.065|-2184.065|    60.82%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.952|   -0.952|-2183.856|-2183.856|    60.82%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.952|   -0.952|-2068.444|-2068.444|    60.82%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.952|   -0.952|-2068.325|-2068.325|    60.82%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.952|   -0.952|-2068.264|-2068.264|    60.82%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
|  -0.952|   -0.952|-2068.182|-2068.182|    60.82%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.952|   -0.952|-2036.807|-2036.807|    60.83%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.952|   -0.952|-2036.436|-2036.436|    60.83%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.952|   -0.952|-2034.960|-2034.960|    60.83%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.952|   -0.952|-2034.829|-2034.829|    60.83%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.952|   -0.952|-2034.808|-2034.808|    60.83%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.952|   -0.952|-2034.804|-2034.804|    60.83%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
|  -0.952|   -0.952|-2004.687|-2004.687|    60.84%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.670|-2004.670|    60.83%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.658|-2004.658|    60.83%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.616|-2004.616|    60.84%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.592|-2004.592|    60.84%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.558|-2004.558|    60.84%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.553|-2004.553|    60.84%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.952|   -0.952|-2004.536|-2004.536|    60.84%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.952|   -0.952|-2004.532|-2004.532|    60.84%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.514|-2004.514|    60.84%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.496|-2004.496|    60.84%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.490|-2004.490|    60.85%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.952|   -0.952|-2004.026|-2004.026|    60.85%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.952|   -0.952|-2004.002|-2004.002|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.952|   -0.952|-2003.974|-2003.974|    60.85%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.952|   -0.952|-2003.969|-2003.969|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.952|   -0.952|-2003.954|-2003.954|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.952|   -0.952|-2003.946|-2003.946|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.952|   -0.952|-2003.942|-2003.942|    60.86%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.952|   -0.952|-2002.650|-2002.650|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.952|   -0.952|-2002.624|-2002.624|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.952|   -0.952|-2002.618|-2002.618|    60.85%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.952|   -0.952|-2002.607|-2002.607|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.952|   -0.952|-2002.603|-2002.603|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.952|   -0.952|-2001.968|-2001.968|    60.85%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.952|   -0.952|-2001.262|-2001.262|    60.86%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.952|   -0.952|-2000.930|-2000.930|    60.86%|   0:00:03.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.952|   -0.952|-1967.028|-1967.028|    60.86%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.952|   -0.952|-1967.016|-1967.016|    60.87%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.952|   -0.952|-1966.663|-1966.663|    60.87%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.952|   -0.952|-1966.472|-1966.472|    60.87%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.952|   -0.952|-1966.131|-1966.131|    60.87%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.952|   -0.952|-1966.131|-1966.131|    60.87%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.952|   -0.952|-1939.586|-1939.586|    60.87%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1939.471|-1939.471|    60.88%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1939.409|-1939.409|    60.88%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1939.406|-1939.406|    60.88%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1939.396|-1939.396|    60.88%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1939.392|-1939.392|    60.88%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1938.662|-1938.662|    60.88%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.952|   -0.952|-1938.642|-1938.642|    60.89%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.952|   -0.952|-1938.575|-1938.575|    60.89%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.952|   -0.952|-1910.245|-1910.245|    60.89%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.952|   -0.952|-1910.240|-1910.240|    60.89%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1910.054|-1910.054|    60.89%|   0:00:02.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1910.024|-1910.024|    60.89%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1909.614|-1909.614|    60.90%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.952|   -0.952|-1909.445|-1909.445|    60.90%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1909.286|-1909.286|    60.90%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1909.272|-1909.272|    60.90%|   0:00:00.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1909.178|-1909.178|    60.90%|   0:00:01.0| 1631.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1909.050|-1909.050|    60.91%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.985|-1908.985|    60.90%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.937|-1908.937|    60.90%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.924|-1908.924|    60.91%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.909|-1908.909|    60.91%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.870|-1908.870|    60.91%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.857|-1908.857|    60.91%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.047|-1908.047|    60.91%|   0:00:02.0| 1650.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.038|-1908.038|    60.91%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.952|   -0.952|-1908.007|-1908.007|    60.92%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.952|   -0.952|-1907.942|-1907.942|    60.92%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.952|   -0.952|-1907.766|-1907.766|    60.92%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.952|   -0.952|-1907.728|-1907.728|    60.92%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.952|   -0.952|-1856.022|-1856.022|    60.92%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.952|   -0.952|-1856.014|-1856.014|    60.92%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.952|   -0.952|-1856.008|-1856.008|    60.92%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.952|   -0.952|-1855.998|-1855.998|    60.92%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.952|   -0.952|-1855.991|-1855.991|    60.92%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.952|   -0.952|-1855.981|-1855.981|    60.92%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.952|   -0.952|-1814.416|-1814.416|    60.92%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.952|   -0.952|-1814.412|-1814.412|    60.92%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1814.329|-1814.329|    60.92%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1814.251|-1814.251|    60.93%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1814.236|-1814.236|    60.93%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1814.211|-1814.211|    60.93%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1814.207|-1814.207|    60.93%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.952|   -0.952|-1812.631|-1812.631|    60.93%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.952|   -0.952|-1812.597|-1812.597|    60.93%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.952|   -0.952|-1812.592|-1812.592|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.952|   -0.952|-1812.585|-1812.585|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.952|   -0.952|-1812.582|-1812.582|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.952|   -0.952|-1812.013|-1812.013|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.952|   -0.952|-1812.008|-1812.008|    60.93%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.952|   -0.952|-1811.995|-1811.995|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.952|   -0.952|-1811.984|-1811.984|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.952|   -0.952|-1811.971|-1811.971|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.952|   -0.952|-1811.968|-1811.968|    60.93%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.952|   -0.952|-1811.958|-1811.958|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.952|   -0.952|-1811.954|-1811.954|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.952|   -0.952|-1811.945|-1811.945|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.952|   -0.952|-1775.326|-1775.326|    60.93%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.952|   -0.952|-1775.323|-1775.323|    60.93%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.952|   -0.952|-1775.112|-1775.112|    60.94%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.952|   -0.952|-1761.326|-1761.326|    60.94%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.952|   -0.952|-1761.299|-1761.299|    60.94%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.952|   -0.952|-1761.254|-1761.254|    60.94%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.952|   -0.952|-1761.247|-1761.247|    60.94%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.952|   -0.952|-1761.230|-1761.230|    60.94%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.952|   -0.952|-1761.194|-1761.194|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.952|   -0.952|-1761.192|-1761.192|    60.95%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.952|   -0.952|-1760.831|-1760.831|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.952|   -0.952|-1760.819|-1760.819|    60.95%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.952|   -0.952|-1760.678|-1760.678|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.952|   -0.952|-1760.670|-1760.670|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.952|   -0.952|-1760.665|-1760.665|    60.95%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.952|   -0.952|-1760.308|-1760.308|    60.95%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.952|   -0.952|-1760.270|-1760.270|    60.95%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.952|   -0.952|-1760.263|-1760.263|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.952|   -0.952|-1760.243|-1760.243|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.952|   -0.952|-1760.219|-1760.219|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.952|   -0.952|-1760.209|-1760.209|    60.95%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.952|   -0.952|-1760.185|-1760.185|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.952|   -0.952|-1760.173|-1760.173|    60.95%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.952|   -0.952|-1721.703|-1721.703|    60.96%|   0:00:03.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.940|-1720.940|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.918|-1720.918|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.908|-1720.908|    60.96%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.908|-1720.908|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.903|-1720.903|    60.96%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.879|-1720.879|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.952|   -0.952|-1720.875|-1720.875|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.952|   -0.952|-1720.870|-1720.870|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.463|-1720.463|    60.96%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.454|-1720.454|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.089|-1720.089|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.084|-1720.084|    60.96%|   0:00:01.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.078|-1720.078|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.073|-1720.073|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.952|   -0.952|-1720.061|-1720.061|    60.96%|   0:00:00.0| 1669.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.952|   -0.952|-1712.937|-1712.937|    60.97%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.952|   -0.952|-1691.104|-1691.104|    60.97%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.952|   -0.952|-1655.213|-1655.213|    60.97%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.952|   -0.952|-1655.101|-1655.101|    60.97%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.952|   -0.952|-1655.000|-1655.000|    60.97%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.952|   -0.952|-1654.981|-1654.981|    60.97%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.952|   -0.952|-1654.940|-1654.940|    60.97%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.952|   -0.952|-1654.738|-1654.738|    60.98%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.952|   -0.952|-1646.692|-1646.692|    60.98%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.952|   -0.952|-1646.628|-1646.628|    60.98%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.952|   -0.952|-1646.625|-1646.625|    60.98%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.952|   -0.952|-1646.619|-1646.619|    60.98%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.952|   -0.952|-1646.609|-1646.609|    60.98%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.463|-1601.463|    60.99%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.432|-1601.432|    60.99%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.412|-1601.412|    60.99%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.334|-1601.334|    60.99%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.321|-1601.321|    60.99%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.292|-1601.292|    60.99%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.283|-1601.283|    60.99%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.271|-1601.271|    60.99%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.255|-1601.255|    60.99%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.244|-1601.244|    60.99%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.181|-1601.181|    60.99%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.952|   -0.952|-1601.009|-1601.009|    60.99%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.952|   -0.952|-1576.328|-1576.328|    61.00%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.952|   -0.952|-1575.605|-1575.605|    61.00%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.952|   -0.952|-1575.429|-1575.429|    61.00%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.952|   -0.952|-1575.426|-1575.426|    61.00%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.952|   -0.952|-1564.744|-1564.744|    61.00%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.952|   -0.952|-1564.694|-1564.694|    61.00%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.952|   -0.952|-1564.676|-1564.676|    61.00%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.952|   -0.952|-1564.663|-1564.663|    61.00%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.952|   -0.952|-1564.652|-1564.652|    61.01%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.952|   -0.952|-1558.118|-1558.118|    61.01%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.952|   -0.952|-1552.519|-1552.519|    61.01%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.952|   -0.952|-1541.855|-1541.855|    61.01%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.952|   -0.952|-1541.838|-1541.838|    61.01%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.952|   -0.952|-1541.797|-1541.797|    61.01%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.952|   -0.952|-1541.754|-1541.754|    61.01%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.952|   -0.952|-1541.687|-1541.687|    61.01%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.952|   -0.952|-1541.676|-1541.676|    61.01%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.952|   -0.952|-1528.651|-1528.651|    61.01%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.952|   -0.952|-1528.639|-1528.639|    61.02%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.952|   -0.952|-1528.610|-1528.610|    61.02%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.952|   -0.952|-1528.601|-1528.601|    61.02%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.952|   -0.952|-1528.576|-1528.576|    61.02%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.952|   -0.952|-1528.571|-1528.571|    61.02%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.952|   -0.952|-1528.566|-1528.566|    61.02%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.952|   -0.952|-1528.553|-1528.553|    61.02%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.952|   -0.952|-1524.154|-1524.154|    61.02%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.952|   -0.952|-1493.313|-1493.313|    61.02%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.952|   -0.952|-1486.386|-1486.386|    61.03%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.952|   -0.952|-1481.325|-1481.325|    61.03%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.952|   -0.952|-1479.971|-1479.971|    61.03%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1471.698|-1471.698|    61.04%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.952|   -0.952|-1467.754|-1467.754|    61.05%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1466.048|-1466.048|    61.05%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1465.305|-1465.305|    61.05%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
|  -0.952|   -0.952|-1465.164|-1465.164|    61.05%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.999|-1464.999|    61.05%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.895|-1464.895|    61.05%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.821|-1464.821|    61.06%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.744|-1464.744|    61.06%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.736|-1464.736|    61.06%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.680|-1464.680|    61.07%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.670|-1464.670|    61.07%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.650|-1464.650|    61.07%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.555|-1464.555|    61.08%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.952|   -0.952|-1464.538|-1464.538|    61.08%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.952|   -0.952|-1464.527|-1464.527|    61.08%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.952|   -0.952|-1464.514|-1464.514|    61.08%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.952|   -0.952|-1464.431|-1464.431|    61.09%|   0:00:03.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.952|   -0.952|-1464.422|-1464.422|    61.09%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.952|   -0.952|-1464.420|-1464.420|    61.09%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.418|-1464.418|    61.09%|   0:00:01.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.952|   -0.952|-1464.398|-1464.398|    61.09%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.398|-1464.398|    61.09%|   0:00:02.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.952|   -0.952|-1464.398|-1464.398|    61.09%|   0:00:00.0| 1650.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:55 real=0:05:56 mem=1650.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.007|   -0.952|   0.000|-1464.398|    61.09%|   0:00:00.0| 1650.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|   0.014|   -0.952|   0.000|-1464.397|    61.10%|   0:00:01.0| 1650.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_1_/D                                        |
|   0.014|   -0.952|   0.000|-1464.397|    61.10%|   0:00:00.0| 1650.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_0_/D                                       |
|   0.021|   -0.952|   0.000|-1464.397|    61.10%|   0:00:00.0| 1650.8M|        NA|       NA| NA                                                 |
|   0.021|   -0.952|   0.000|-1464.398|    61.10%|   0:00:00.0| 1650.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1650.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:56 real=0:05:57 mem=1650.8M) ***
** GigaOpt Optimizer WNS Slack -0.952 TNS Slack -1464.398 Density 61.10
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.952  TNS Slack -1464.398 Density 61.10
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.10%|        -|  -0.952|-1464.398|   0:00:00.0| 1650.8M|
|    60.96%|      173|  -0.952|-1465.612|   0:00:05.0| 1650.8M|
|    60.58%|     1201|  -0.950|-1470.739|   0:00:09.0| 1650.8M|
|    60.58%|        4|  -0.950|-1470.738|   0:00:00.0| 1650.8M|
|    60.58%|        0|  -0.950|-1470.738|   0:00:00.0| 1650.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.950  TNS Slack -1470.738 Density 60.58
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.3) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1631.77M, totSessionCpu=0:49:43).
*** Starting refinePlace (0:49:43 mem=1647.8M) ***
Total net bbox length = 6.389e+05 (2.741e+05 3.648e+05) (ext = 1.228e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1647.8MB
Move report: Detail placement moves 3960 insts, mean move: 0.63 um, max move: 5.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U38): (400.20, 317.80) --> (399.80, 323.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1654.2MB
Summary Report:
Instances move: 3960 (out of 33564 movable)
Mean displacement: 0.63 um
Max displacement: 5.80 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U38) (400.2, 317.8) -> (399.8, 323.2)
	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
Total net bbox length = 6.406e+05 (2.754e+05 3.652e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1654.2MB
*** Finished refinePlace (0:49:44 mem=1654.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1654.2M)


Density : 0.6058
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1654.2M) ***
** GigaOpt Optimizer WNS Slack -0.950 TNS Slack -1470.738 Density 60.58

*** Finish pre-CTS Setup Fixing (cpu=0:06:13 real=0:06:15 mem=1654.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.950  TNS Slack -1470.738 Density 60.58
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    60.58%|        -|  -0.950|-1470.738|   0:00:00.0| 1643.5M|
|    60.58%|        0|  -0.950|-1470.738|   0:00:01.0| 1643.5M|
|    60.47%|      336|  -0.950|-1470.753|   0:00:03.0| 1643.5M|
|    60.46%|       27|  -0.950|-1470.757|   0:00:01.0| 1643.5M|
|    60.46%|        0|  -0.950|-1470.757|   0:00:00.0| 1643.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.950  TNS Slack -1470.757 Density 60.46
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
*** Starting refinePlace (0:49:51 mem=1643.5M) ***
Total net bbox length = 6.407e+05 (2.755e+05 3.652e+05) (ext = 1.228e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1643.5MB
Summary Report:
Instances move: 0 (out of 33564 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.407e+05 (2.755e+05 3.652e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1643.5MB
*** Finished refinePlace (0:49:51 mem=1643.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1643.5M)


Density : 0.6046
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1643.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1494.67M, totSessionCpu=0:49:52).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=36007  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 36007 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 36007 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.14% V. EstWL: 7.861752e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.07% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 128176
[NR-eagl] Layer2(M2)(V) length: 3.074197e+05um, number of vias: 190827
[NR-eagl] Layer3(M3)(H) length: 3.638931e+05um, number of vias: 8449
[NR-eagl] Layer4(M4)(V) length: 1.385263e+05um, number of vias: 0
[NR-eagl] Total length: 8.098391e+05um, number of vias: 327452
[NR-eagl] End Peak syMemory usage = 1492.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.78 seconds
Extraction called for design 'fullchip' of instances=33564 and nets=36129 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1475.191M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1566.22 CPU=0:00:04.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 1566.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5   |    13   |     2   |      2  |     0   |     0   |     0   |     0   | -1.01 |          0|          0|          0|  60.46  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.01 |          1|          0|          4|  60.46  |   0:00:00.0|    1642.5M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.01 |          0|          0|          0|  60.46  |   0:00:00.0|    1642.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1642.5M) ***

*** Starting refinePlace (0:50:08 mem=1674.6M) ***
Total net bbox length = 6.407e+05 (2.755e+05 3.652e+05) (ext = 1.228e+04)
Move report: Detail placement moves 1 insts, mean move: 0.40 um, max move: 0.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC6880_n48): (407.60, 227.80) --> (407.20, 227.80)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1674.6MB
Summary Report:
Instances move: 1 (out of 33565 movable)
Mean displacement: 0.40 um
Max displacement: 0.40 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC6880_n48) (407.6, 227.8) -> (407.2, 227.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 6.407e+05 (2.755e+05 3.652e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1674.6MB
*** Finished refinePlace (0:50:08 mem=1674.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1674.6M)


Density : 0.6046
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:00.0 mem=1674.6M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.950 -> -1.013 (bump = 0.063)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.013 TNS Slack -1550.952 Density 60.46
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.013|   -1.013|-1550.919|-1550.952|    60.46%|   0:00:01.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.000|   -1.000|-1546.454|-1546.487|    60.46%|   0:00:00.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.992|   -0.992|-1544.715|-1544.748|    60.46%|   0:00:01.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.989|   -0.989|-1541.614|-1541.647|    60.47%|   0:00:03.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.989|   -0.989|-1540.048|-1540.081|    60.47%|   0:00:01.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.987|   -0.987|-1539.784|-1539.817|    60.48%|   0:00:00.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.987|   -0.987|-1539.478|-1539.510|    60.47%|   0:00:01.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.987|   -0.987|-1538.466|-1538.499|    60.48%|   0:00:00.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.987|   -0.987|-1538.490|-1538.523|    60.48%|   0:00:00.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:07.0 mem=1657.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.007|   -0.987|  -0.058|-1538.523|    60.48%|   0:00:00.0| 1657.8M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/D                             |
|   0.000|   -0.987|   0.000|-1538.480|    60.48%|   0:00:01.0| 1657.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1657.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.3 real=0:00:08.0 mem=1657.8M) ***
** GigaOpt Optimizer WNS Slack -0.987 TNS Slack -1538.480 Density 60.48
*** Starting refinePlace (0:50:20 mem=1657.8M) ***
Total net bbox length = 6.408e+05 (2.755e+05 3.653e+05) (ext = 1.228e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1657.8MB
Summary Report:
Instances move: 0 (out of 33575 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.408e+05 (2.755e+05 3.653e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1657.8MB
*** Finished refinePlace (0:50:20 mem=1657.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1657.8M)


Density : 0.6048
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1657.8M) ***
** GigaOpt Optimizer WNS Slack -0.987 TNS Slack -1538.480 Density 60.48

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.9 real=0:00:09.0 mem=1657.8M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.950 -> -0.987 (bump = 0.037)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.987 TNS Slack -1538.480 Density 60.48
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.987|   -0.987|-1538.480|-1538.480|    60.48%|   0:00:00.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.985|   -0.985|-1537.911|-1537.911|    60.48%|   0:00:03.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.985|   -0.985|-1537.111|-1537.111|    60.48%|   0:00:03.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1536.873|-1536.873|    60.49%|   0:00:00.0| 1657.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1536.500|-1536.500|    60.49%|   0:00:03.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1535.925|-1535.925|    60.49%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1535.433|-1535.433|    60.50%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.982|   -0.982|-1534.598|-1534.598|    60.51%|   0:00:11.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.980|   -0.980|-1534.226|-1534.226|    60.52%|   0:00:02.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.980|   -0.980|-1533.991|-1533.991|    60.52%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.980|   -0.980|-1533.626|-1533.626|    60.52%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.981|   -0.981|-1533.445|-1533.445|    60.53%|   0:00:02.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.981|   -0.981|-1533.443|-1533.443|    60.53%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.982|   -0.982|-1533.492|-1533.492|    60.54%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.6 real=0:00:26.0 mem=1646.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.7 real=0:00:26.0 mem=1646.8M) ***
** GigaOpt Optimizer WNS Slack -0.982 TNS Slack -1533.492 Density 60.54
*** Starting refinePlace (0:50:52 mem=1646.8M) ***
Total net bbox length = 6.410e+05 (2.756e+05 3.654e+05) (ext = 1.228e+04)
Move report: Detail placement moves 821 insts, mean move: 0.54 um, max move: 4.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8019_0): (357.80, 348.40) --> (360.20, 346.60)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1652.2MB
Summary Report:
Instances move: 821 (out of 33605 movable)
Mean displacement: 0.54 um
Max displacement: 4.20 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8019_0) (357.8, 348.4) -> (360.2, 346.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 6.412e+05 (2.758e+05 3.654e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1652.2MB
*** Finished refinePlace (0:50:53 mem=1652.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1652.2M)


Density : 0.6054
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1652.2M) ***
** GigaOpt Optimizer WNS Slack -0.982 TNS Slack -1533.492 Density 60.54
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.982|   -0.982|-1533.492|-1533.492|    60.54%|   0:00:00.0| 1652.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.983|   -0.983|-1533.470|-1533.470|    60.57%|   0:00:15.0| 1652.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.5 real=0:00:15.0 mem=1652.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.6 real=0:00:15.0 mem=1652.2M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1533.470 Density 60.57
*** Starting refinePlace (0:51:08 mem=1652.2M) ***
Total net bbox length = 6.412e+05 (2.758e+05 3.654e+05) (ext = 1.228e+04)
Move report: Detail placement moves 365 insts, mean move: 0.56 um, max move: 3.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_6506_0): (324.40, 215.20) --> (325.80, 213.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1652.2MB
Summary Report:
Instances move: 365 (out of 33607 movable)
Mean displacement: 0.56 um
Max displacement: 3.20 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_6506_0) (324.4, 215.2) -> (325.8, 213.4)
	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
Total net bbox length = 6.412e+05 (2.758e+05 3.654e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1652.2MB
*** Finished refinePlace (0:51:09 mem=1652.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1652.2M)


Density : 0.6057
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1652.2M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1533.470 Density 60.57

*** Finish pre-CTS Setup Fixing (cpu=0:00:45.7 real=0:00:46.0 mem=1652.2M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1470.657 -> -1533.370
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1533.470 Density 60.57
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.983|   -0.983|-1533.470|-1533.470|    60.57%|   0:00:00.0| 1652.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1531.828|-1531.828|    60.57%|   0:00:05.0| 1652.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1531.666|-1531.666|    60.58%|   0:00:00.0| 1652.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1529.772|-1529.772|    60.58%|   0:00:03.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.983|   -0.983|-1528.902|-1528.902|    60.58%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.983|   -0.983|-1526.243|-1526.243|    60.59%|   0:00:03.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.983|   -0.983|-1526.151|-1526.151|    60.60%|   0:00:04.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.983|   -0.983|-1526.136|-1526.139|    60.61%|   0:00:02.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.983|   -0.983|-1526.106|-1526.109|    60.61%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.983|   -0.983|-1525.968|-1525.971|    60.61%|   0:00:02.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.983|   -0.983|-1525.964|-1525.967|    60.61%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.983|   -0.983|-1525.922|-1525.925|    60.62%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.983|   -0.983|-1525.919|-1525.922|    60.62%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.983|   -0.983|-1525.485|-1525.488|    60.62%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.983|   -0.983|-1525.415|-1525.418|    60.62%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.983|   -0.983|-1525.390|-1525.393|    60.63%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.983|   -0.983|-1525.306|-1525.309|    60.63%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.983|   -0.983|-1525.302|-1525.306|    60.63%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.983|   -0.983|-1525.245|-1525.249|    60.63%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.983|   -0.983|-1525.045|-1525.048|    60.63%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.983|   -0.983|-1524.776|-1524.780|    60.64%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.983|   -0.983|-1524.687|-1524.690|    60.64%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.983|   -0.983|-1524.344|-1524.348|    60.64%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.983|   -0.983|-1524.215|-1524.218|    60.64%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.983|   -0.983|-1524.138|-1524.141|    60.64%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.983|   -0.983|-1523.937|-1523.940|    60.64%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.983|   -0.983|-1523.768|-1523.771|    60.65%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.983|   -0.983|-1523.764|-1523.767|    60.65%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.983|   -0.983|-1523.759|-1523.762|    60.65%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.983|   -0.983|-1523.757|-1523.760|    60.65%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.983|   -0.983|-1523.604|-1523.607|    60.65%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -0.983|   -0.983|-1522.650|-1522.654|    60.65%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_11_/D                                      |
|  -0.983|   -0.983|-1522.421|-1522.424|    60.66%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.983|   -0.983|-1522.373|-1522.377|    60.66%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.983|   -0.983|-1522.370|-1522.374|    60.66%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.983|   -0.983|-1522.097|-1522.100|    60.66%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.983|   -0.983|-1521.908|-1521.911|    60.66%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.983|   -0.983|-1521.691|-1521.694|    60.66%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.983|   -0.983|-1521.493|-1521.496|    60.66%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.983|   -0.983|-1521.473|-1521.483|    60.67%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.983|   -0.983|-1521.472|-1521.482|    60.68%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_12_/D                                       |
|  -0.983|   -0.983|-1521.191|-1521.204|    60.68%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.983|   -0.983|-1521.151|-1521.165|    60.68%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.983|   -0.983|-1521.021|-1521.035|    60.68%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.983|   -0.983|-1521.086|-1521.099|    60.68%|   0:00:02.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.983|   -0.983|-1521.083|-1521.096|    60.69%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.983|   -0.983|-1520.875|-1520.888|    60.69%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_9_/D                                       |
|  -0.983|   -0.983|-1520.889|-1520.902|    60.70%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.983|   -0.983|-1520.812|-1520.825|    60.70%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.983|   -0.983|-1520.795|-1520.808|    60.70%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.983|   -0.983|-1520.780|-1520.793|    60.70%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.983|   -0.983|-1520.628|-1520.650|    60.70%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.983|   -0.983|-1520.626|-1520.648|    60.71%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.983|   -0.983|-1520.288|-1520.310|    60.71%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.983|   -0.983|-1520.252|-1520.274|    60.72%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.983|   -0.983|-1520.175|-1520.196|    60.72%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.983|   -0.983|-1520.049|-1520.071|    60.72%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.983|   -0.983|-1519.837|-1519.859|    60.72%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.983|   -0.983|-1519.773|-1519.795|    60.72%|   0:00:02.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.983|   -0.983|-1519.734|-1519.762|    60.73%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.983|   -0.983|-1519.734|-1519.761|    60.73%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.983|   -0.983|-1519.733|-1519.761|    60.73%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.983|   -0.983|-1519.727|-1519.755|    60.73%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -0.983|   -0.983|-1519.229|-1519.257|    60.73%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.983|   -0.983|-1519.067|-1519.095|    60.73%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.983|   -0.983|-1518.434|-1518.461|    60.73%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.983|   -0.983|-1518.283|-1518.310|    60.73%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.983|   -0.983|-1518.280|-1518.307|    60.73%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.983|   -0.983|-1517.992|-1518.020|    60.74%|   0:00:02.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.983|   -0.983|-1517.987|-1518.015|    60.74%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.983|   -0.983|-1517.910|-1517.938|    60.74%|   0:00:02.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.983|   -0.983|-1517.834|-1517.862|    60.75%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.983|   -0.983|-1517.825|-1517.853|    60.75%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.983|   -0.983|-1517.817|-1517.845|    60.75%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.983|   -0.983|-1517.814|-1517.842|    60.75%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.983|   -0.983|-1517.811|-1517.839|    60.75%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.983|   -0.983|-1517.609|-1517.637|    60.75%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.983|   -0.983|-1517.561|-1517.589|    60.75%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.983|   -0.983|-1517.390|-1517.418|    60.75%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.983|   -0.983|-1517.122|-1517.150|    60.76%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.983|   -0.983|-1517.044|-1517.071|    60.77%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.983|   -0.983|-1516.931|-1516.959|    60.77%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.983|   -0.983|-1516.865|-1516.893|    60.77%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.983|   -0.983|-1516.861|-1516.889|    60.77%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.983|   -0.983|-1516.860|-1516.888|    60.77%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.983|   -0.983|-1516.857|-1516.885|    60.77%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.983|   -0.983|-1516.853|-1516.881|    60.77%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.983|   -0.983|-1516.853|-1516.880|    60.77%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.983|   -0.983|-1516.847|-1516.875|    60.77%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.983|   -0.983|-1516.817|-1516.845|    60.77%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.983|   -0.983|-1516.757|-1516.785|    60.77%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.983|   -0.983|-1516.828|-1516.863|    60.77%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.983|   -0.983|-1516.239|-1516.273|    60.77%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.983|   -0.983|-1516.235|-1516.269|    60.77%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.983|   -0.983|-1516.302|-1516.337|    60.78%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.983|   -0.983|-1516.112|-1516.146|    60.78%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.969|-1516.004|    60.78%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.935|-1515.969|    60.78%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.931|-1515.966|    60.78%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.738|-1515.772|    60.78%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.734|-1515.769|    60.78%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.688|-1515.723|    60.79%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.432|-1515.479|    60.79%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.402|-1515.449|    60.79%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.358|-1515.405|    60.79%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.983|   -0.983|-1515.235|-1515.281|    60.79%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.983|   -0.983|-1515.240|-1515.302|    60.79%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.983|   -0.983|-1514.946|-1515.007|    60.79%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.983|   -0.983|-1514.568|-1514.630|    60.80%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.983|   -0.983|-1514.372|-1514.443|    60.80%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.983|   -0.983|-1514.368|-1514.438|    60.80%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.983|   -0.983|-1513.916|-1514.000|    60.80%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.983|   -0.983|-1513.865|-1513.949|    60.80%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.983|   -0.983|-1513.590|-1513.678|    60.80%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.983|   -0.983|-1513.541|-1513.628|    60.81%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.983|   -0.983|-1513.541|-1513.628|    60.81%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:19 real=0:01:19 mem=1646.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.026|   -0.983|  -0.152|-1513.628|    60.81%|   0:00:01.0| 1646.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_0_/D                                       |
|   0.000|   -0.983|   0.000|-1513.541|    60.81%|   0:00:00.0| 1646.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1646.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:19 real=0:01:20 mem=1646.8M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1513.541 Density 60.81
*** Starting refinePlace (0:52:34 mem=1646.8M) ***
Total net bbox length = 6.417e+05 (2.761e+05 3.656e+05) (ext = 1.228e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1646.8MB
Summary Report:
Instances move: 0 (out of 33623 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.417e+05 (2.761e+05 3.656e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1646.8MB
*** Finished refinePlace (0:52:34 mem=1646.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1646.8M)


Density : 0.6081
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1646.8M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1513.541 Density 60.81

*** Finish pre-CTS Setup Fixing (cpu=0:01:21 real=0:01:21 mem=1646.8M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.950 -> -0.983 (bump = 0.033)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1513.541 Density 60.81
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:03.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1646.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1646.8M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1513.541 Density 60.81
*** Starting refinePlace (0:52:43 mem=1646.8M) ***
Total net bbox length = 6.417e+05 (2.761e+05 3.656e+05) (ext = 1.228e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1646.8MB
Summary Report:
Instances move: 0 (out of 33625 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.417e+05 (2.761e+05 3.656e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1646.8MB
*** Finished refinePlace (0:52:43 mem=1646.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1646.8M)


Density : 0.6081
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1646.8M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1513.541 Density 60.81

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.8 real=0:00:04.0 mem=1646.8M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 1.209%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1612.4M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -1513.541 Density 60.81
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:03.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:01.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.983|   -0.983|-1513.541|-1513.541|    60.81%|   0:00:00.0| 1646.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:06.0 mem=1646.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=1646.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.5 real=0:00:06.0 mem=1646.8M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:50:26, real = 0:50:27, mem = 1498.0M, totSessionCpu=0:52:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=1498.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1498.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1506.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1506.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.983  | -0.983  |  0.000  |
|           TNS (ns):| -1513.5 | -1513.5 |  0.000  |
|    Violating Paths:|  2233   |  2233   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.810%
Routing Overflow: 0.02% H and 0.07% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1506.0M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1211.05MB/1211.05MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1211.05MB/1211.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1211.05MB/1211.05MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 15:08:46 (2025-Mar-07 23:08:46 GMT)
2025-Mar-07 15:08:46 (2025-Mar-07 23:08:46 GMT): 10%
2025-Mar-07 15:08:46 (2025-Mar-07 23:08:46 GMT): 20%
2025-Mar-07 15:08:46 (2025-Mar-07 23:08:46 GMT): 30%
2025-Mar-07 15:08:46 (2025-Mar-07 23:08:46 GMT): 40%
2025-Mar-07 15:08:46 (2025-Mar-07 23:08:46 GMT): 50%
2025-Mar-07 15:08:47 (2025-Mar-07 23:08:47 GMT): 60%
2025-Mar-07 15:08:47 (2025-Mar-07 23:08:47 GMT): 70%
2025-Mar-07 15:08:47 (2025-Mar-07 23:08:47 GMT): 80%
2025-Mar-07 15:08:47 (2025-Mar-07 23:08:47 GMT): 90%

Finished Levelizing
2025-Mar-07 15:08:47 (2025-Mar-07 23:08:47 GMT)

Starting Activity Propagation
2025-Mar-07 15:08:47 (2025-Mar-07 23:08:47 GMT)
2025-Mar-07 15:08:47 (2025-Mar-07 23:08:47 GMT): 10%
2025-Mar-07 15:08:47 (2025-Mar-07 23:08:47 GMT): 20%

Finished Activity Propagation
2025-Mar-07 15:08:48 (2025-Mar-07 23:08:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1212.36MB/1212.36MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 15:08:48 (2025-Mar-07 23:08:48 GMT)
 ... Calculating switching power
2025-Mar-07 15:08:48 (2025-Mar-07 23:08:48 GMT): 10%
2025-Mar-07 15:08:48 (2025-Mar-07 23:08:48 GMT): 20%
2025-Mar-07 15:08:48 (2025-Mar-07 23:08:48 GMT): 30%
2025-Mar-07 15:08:49 (2025-Mar-07 23:08:49 GMT): 40%
2025-Mar-07 15:08:49 (2025-Mar-07 23:08:49 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 15:08:50 (2025-Mar-07 23:08:50 GMT): 60%
2025-Mar-07 15:08:52 (2025-Mar-07 23:08:52 GMT): 70%
2025-Mar-07 15:08:53 (2025-Mar-07 23:08:53 GMT): 80%
2025-Mar-07 15:08:53 (2025-Mar-07 23:08:53 GMT): 90%

Finished Calculating power
2025-Mar-07 15:08:54 (2025-Mar-07 23:08:54 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1212.45MB/1212.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1212.45MB/1212.45MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:08, mem(process/total)=1212.45MB/1212.45MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 15:08:54 (2025-Mar-07 23:08:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       96.27054522 	   75.4180%
Total Switching Power:      29.92370675 	   23.4421%
Total Leakage Power:         1.45501438 	    1.1399%
Total Power:               127.64926676
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         68.42       2.892       0.526       71.84       56.28
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      27.85       27.03       0.929       55.81       43.72
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              96.27       29.92       1.455       127.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      96.27       29.92       1.455       127.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6675_0 (CKND16): 	    0.1008
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U67 (CMPE42D2): 	 0.0002639
* 		Total Cap: 	2.56318e-10 F
* 		Total instances in design: 33625
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1212.71MB/1212.71MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.983  TNS Slack -1513.541 Density 60.81
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    60.81%|        -|  -0.983|-1513.541|   0:00:00.0| 1654.8M|
|    60.81%|        0|  -0.983|-1513.541|   0:00:04.0| 1654.8M|
|    60.81%|       70|  -0.983|-1513.469|   0:00:21.0| 1654.8M|
|    60.79%|       40|  -0.983|-1513.394|   0:00:14.0| 1647.1M|
|    60.76%|     2115|  -0.984|-1512.763|   0:00:15.0| 1653.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.984  TNS Slack -1512.763 Density 60.76
** Finished Core Power Optimization (cpu = 0:00:56.2) (real = 0:00:56.0) **
Executing incremental physical updates
*** Starting refinePlace (0:54:01 mem=1618.8M) ***
Total net bbox length = 6.413e+05 (2.758e+05 3.655e+05) (ext = 1.228e+04)
Move report: Detail placement moves 862 insts, mean move: 0.61 um, max move: 4.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/U56): (141.00, 386.20) --> (143.40, 388.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1618.8MB
Summary Report:
Instances move: 862 (out of 33578 movable)
Mean displacement: 0.61 um
Max displacement: 4.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/U56) (141, 386.2) -> (143.4, 388)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 6.415e+05 (2.760e+05 3.655e+05) (ext = 1.228e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1618.8MB
*** Finished refinePlace (0:54:02 mem=1618.8M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.984|   -0.984|-1512.763|-1512.763|    60.76%|   0:00:00.0| 1653.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1653.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=1653.2M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.97MB/1275.97MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.97MB/1275.97MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1275.97MB/1275.97MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 15:10:00 (2025-Mar-07 23:10:00 GMT)
2025-Mar-07 15:10:00 (2025-Mar-07 23:10:00 GMT): 10%
2025-Mar-07 15:10:00 (2025-Mar-07 23:10:00 GMT): 20%
2025-Mar-07 15:10:00 (2025-Mar-07 23:10:00 GMT): 30%
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT): 40%
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT): 50%
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT): 60%
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT): 70%
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT): 80%
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT): 90%

Finished Levelizing
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT)

Starting Activity Propagation
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT)
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT): 10%
2025-Mar-07 15:10:01 (2025-Mar-07 23:10:01 GMT): 20%

Finished Activity Propagation
2025-Mar-07 15:10:02 (2025-Mar-07 23:10:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1276.40MB/1276.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 15:10:02 (2025-Mar-07 23:10:02 GMT)
 ... Calculating switching power
2025-Mar-07 15:10:02 (2025-Mar-07 23:10:02 GMT): 10%
2025-Mar-07 15:10:02 (2025-Mar-07 23:10:02 GMT): 20%
2025-Mar-07 15:10:02 (2025-Mar-07 23:10:02 GMT): 30%
2025-Mar-07 15:10:03 (2025-Mar-07 23:10:03 GMT): 40%
2025-Mar-07 15:10:03 (2025-Mar-07 23:10:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 15:10:04 (2025-Mar-07 23:10:04 GMT): 60%
2025-Mar-07 15:10:05 (2025-Mar-07 23:10:05 GMT): 70%
2025-Mar-07 15:10:07 (2025-Mar-07 23:10:07 GMT): 80%
2025-Mar-07 15:10:07 (2025-Mar-07 23:10:07 GMT): 90%

Finished Calculating power
2025-Mar-07 15:10:08 (2025-Mar-07 23:10:08 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:05, mem(process/total)=1276.40MB/1276.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1276.40MB/1276.40MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:07, mem(process/total)=1276.40MB/1276.40MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 15:10:08 (2025-Mar-07 23:10:08 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       96.16075693 	   75.4810%
Total Switching Power:      29.79714563 	   23.3891%
Total Leakage Power:         1.43940854 	    1.1299%
Total Power:               127.39731152
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         68.42       2.872       0.526       71.82       56.37
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      27.74       26.93      0.9134       55.58       43.63
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              96.16        29.8       1.439       127.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      96.16        29.8       1.439       127.4         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6675_0 (CKND16): 	    0.1008
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U67 (CMPE42D2): 	 0.0002639
* 		Total Cap: 	2.54905e-10 F
* 		Total instances in design: 33578
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1276.40MB/1276.40MB)

*** Finished Leakage Power Optimization (cpu=0:01:13, real=0:01:13, mem=1498.28M, totSessionCpu=0:54:18).
Extraction called for design 'fullchip' of instances=33578 and nets=36143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1475.520M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1560.64 CPU=0:00:04.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:06.0  mem= 1560.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1241.29MB/1241.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1241.81MB/1241.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1241.81MB/1241.81MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-07 15:10:17 (2025-Mar-07 23:10:17 GMT)
2025-Mar-07 15:10:17 (2025-Mar-07 23:10:17 GMT): 10%
2025-Mar-07 15:10:17 (2025-Mar-07 23:10:17 GMT): 20%

Finished Activity Propagation
2025-Mar-07 15:10:18 (2025-Mar-07 23:10:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1242.60MB/1242.60MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 15:10:18 (2025-Mar-07 23:10:18 GMT)
 ... Calculating switching power
2025-Mar-07 15:10:18 (2025-Mar-07 23:10:18 GMT): 10%
2025-Mar-07 15:10:18 (2025-Mar-07 23:10:18 GMT): 20%
2025-Mar-07 15:10:18 (2025-Mar-07 23:10:18 GMT): 30%
2025-Mar-07 15:10:19 (2025-Mar-07 23:10:19 GMT): 40%
2025-Mar-07 15:10:19 (2025-Mar-07 23:10:19 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 15:10:20 (2025-Mar-07 23:10:20 GMT): 60%
2025-Mar-07 15:10:21 (2025-Mar-07 23:10:21 GMT): 70%
2025-Mar-07 15:10:23 (2025-Mar-07 23:10:23 GMT): 80%
2025-Mar-07 15:10:23 (2025-Mar-07 23:10:23 GMT): 90%

Finished Calculating power
2025-Mar-07 15:10:24 (2025-Mar-07 23:10:24 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1242.60MB/1242.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.60MB/1242.60MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1242.60MB/1242.60MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 15:10:24 (2025-Mar-07 23:10:24 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       96.16078217 	   75.4810%
Total Switching Power:      29.79714563 	   23.3891%
Total Leakage Power:         1.43940854 	    1.1299%
Total Power:               127.39733676
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         68.42       2.872       0.526       71.82       56.37
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      27.74       26.93      0.9134       55.58       43.63
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              96.16        29.8       1.439       127.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      96.16        29.8       1.439       127.4         100
Total leakage power = 1.43941 mW
Cell usage statistics:  
Library tcbn65gpluswc , 33578 cells ( 100.000000%) , 1.43941 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1242.64MB/1242.64MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:52:06, real = 0:52:07, mem = 1503.4M, totSessionCpu=0:54:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=1503.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1503.4M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1511.4M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1501.4M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1501.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.983  | -0.983  |  0.000  |
|           TNS (ns):| -1512.9 | -1512.9 |  0.000  |
|    Violating Paths:|  2239   |  2239   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.760%
Routing Overflow: 0.02% H and 0.07% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1501.4M
**optDesign ... cpu = 0:52:08, real = 0:52:09, mem = 1499.4M, totSessionCpu=0:54:36 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.4971' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:53:57, real = 0:53:59, mem = 1467.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 3032 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 2958 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 5587 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 7308 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 21955 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 40840 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 40840 new insts, 40840 new pwr-pin connections were made to global net 'VDD'.
40840 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 74418 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.4971 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1467.3M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 8624 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1462.6M, init mem=1462.6M)
*info: Placed = 74418         
*info: Unplaced = 0           
Placement Density:98.87%(265387/268425)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1462.6M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 289549.360um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       8624
    Delay constrained sinks:     8624
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=36021  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 36021 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 36021 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.14% V. EstWL: 7.869726e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.07% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.08% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 128203
[NR-eagl] Layer2(M2)(V) length: 3.073431e+05um, number of vias: 191174
[NR-eagl] Layer3(M3)(H) length: 3.642001e+05um, number of vias: 8437
[NR-eagl] Layer4(M4)(V) length: 1.390752e+05um, number of vias: 0
[NR-eagl] Total length: 8.106184e+05um, number of vias: 327814
[NR-eagl] End Peak syMemory usage = 1479.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.57 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 289549.360um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       8624
    Delay constrained sinks:     8624
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (1:03:47 mem=1525.9M) ***
Total net bbox length = 6.561e+05 (2.830e+05 3.731e+05) (ext = 1.234e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.561e+05 (2.830e+05 3.731e+05) (ext = 1.234e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1525.9MB
*** Finished refinePlace (1:03:47 mem=1525.9M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.6,1.52)              4
      [1.52,2.44)             2
      [2.44,3.36)             1
      [3.36,4.28)            13
      [4.28,5.2)              1
      [5.2,6.12)              1
      [6.12,7.04)             2
      [7.04,7.96)             6
      [7.96,8.88)             2
      [8.88,9.8)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          9.8          (430.707,390.517)    (436.908,394.118)    ccl clock buffer, uid:A272dd (a lib_cell CKBD16) at (434.400,393.400), in power domain auto-default
          8.62         (497.507,174.518)    (501.092,169.482)    ccl clock buffer, uid:A27131 (a lib_cell CKBD16) at (498.000,168.400), in power domain auto-default
          8.45         (497.507,174.518)    (490.493,173.083)    ccl clock buffer, uid:A2712d (a lib_cell CKBD16) at (487.400,172.000), in power domain auto-default
          7.6          (147.308,192.518)    (154.907,192.518)    ccl clock buffer, uid:A26e54 (a lib_cell CKBD16) at (152.400,191.800), in power domain auto-default
          7.6          (147.308,192.518)    (139.708,192.518)    ccl clock buffer, uid:A26e64 (a lib_cell CKBD16) at (137.200,191.800), in power domain auto-default
          7.6          (497.507,174.518)    (505.108,174.518)    ccl clock buffer, uid:A2712a (a lib_cell CKBD16) at (502.600,173.800), in power domain auto-default
          7.6          (430.707,390.517)    (423.108,390.517)    ccl clock buffer, uid:A272f7 (a lib_cell CKBD16) at (420.600,389.800), in power domain auto-default
          7.2          (346.108,365.317)    (346.108,372.517)    ccl clock buffer, uid:A2749e (a lib_cell CKBD16) at (343.600,371.800), in power domain auto-default
          7.2          (346.108,365.317)    (346.108,358.118)    ccl clock buffer, uid:A2749c (a lib_cell CKBD16) at (343.600,357.400), in power domain auto-default
          6.35         (96.892,407.082)     (96.308,401.317)     ccl clock buffer, uid:A270cd (a lib_cell CKBD16) at (93.800,400.600), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.792pF, leaf=6.621pF, total=7.413pF
      wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.399, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.2% {0.292, 0.321, 0.349}] (wid=0.039 ws=0.034) (gid=0.373 gs=0.123)
    Clock network insertion delays are now [0.256ns, 0.399ns] average 0.324ns std.dev 0.027ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=74572 and nets=40260 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1460.629M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=154, i=0, cg=0, l=0, total=154
  Rebuilding timing graph   cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.797pF, leaf=6.649pF, total=7.446pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
  Rebuilding timing graph   sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
    skew_group clk/CON: insertion delay [min=0.256, max=0.400, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.1% {0.293, 0.321, 0.350}] (wid=0.040 ws=0.034) (gid=0.373 gs=0.123)
  Clock network insertion delays are now [0.256ns, 0.400ns] average 0.324ns std.dev 0.027ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=6.649pF, total=7.446pF
      wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.400, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.1% {0.293, 0.321, 0.350}] (wid=0.040 ws=0.034) (gid=0.373 gs=0.123)
    Clock network insertion delays are now [0.256ns, 0.400ns] average 0.324ns std.dev 0.027ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=6.649pF, total=7.446pF
      wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.400, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.1% {0.293, 0.321, 0.350}] (wid=0.040 ws=0.034) (gid=0.373 gs=0.123)
    Clock network insertion delays are now [0.256ns, 0.400ns] average 0.324ns std.dev 0.027ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=6.649pF, total=7.446pF
      wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.400, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.1% {0.293, 0.321, 0.350}] (wid=0.040 ws=0.034) (gid=0.373 gs=0.123)
    Clock network insertion delays are now [0.256ns, 0.400ns] average 0.324ns std.dev 0.027ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=6.649pF, total=7.446pF
      wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.400, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.1% {0.293, 0.321, 0.350}] (wid=0.040 ws=0.034) (gid=0.373 gs=0.123)
    Clock network insertion delays are now [0.256ns, 0.400ns] average 0.324ns std.dev 0.027ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=6.649pF, total=7.446pF
      wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.400, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.1% {0.293, 0.321, 0.350}] (wid=0.040 ws=0.034) (gid=0.373 gs=0.123)
    Clock network insertion delays are now [0.256ns, 0.400ns] average 0.324ns std.dev 0.027ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=6.649pF, total=7.446pF
      wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.400, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.1% {0.293, 0.321, 0.350}] (wid=0.040 ws=0.034) (gid=0.373 gs=0.123)
    Clock network insertion delays are now [0.256ns, 0.400ns] average 0.324ns std.dev 0.027ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.797pF, leaf=6.649pF, total=7.446pF
      wire lengths   : top=0.000um, trunk=5160.565um, leaf=35909.380um, total=41069.945um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.400, avg=0.324, sd=0.027], skew [0.144 vs 0.057*, 77.1% {0.293, 0.321, 0.350}] (wid=0.040 ws=0.034) (gid=0.373 gs=0.123)
    Clock network insertion delays are now [0.256ns, 0.400ns] average 0.324ns std.dev 0.027ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 222 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
      gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.825pF, total=8.672pF
      wire capacitance : top=0.000pF, trunk=0.793pF, leaf=6.650pF, total=7.443pF
      wire lengths   : top=0.000um, trunk=5132.392um, leaf=35916.495um, total=41048.887um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.095),top(nil), margined worst slew is leaf(0.097),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.256, max=0.398, avg=0.323, sd=0.027], skew [0.141 vs 0.057*, 78.2% {0.291, 0.320, 0.348}] (wid=0.040 ws=0.034) (gid=0.375 gs=0.124)
    Clock network insertion delays are now [0.256ns, 0.398ns] average 0.323ns std.dev 0.027ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1200.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1200.960um^2
      gate capacitance : top=0.000pF, trunk=0.664pF, leaf=7.825pF, total=8.489pF
      wire capacitance : top=0.000pF, trunk=0.790pF, leaf=6.646pF, total=7.436pF
      wire lengths   : top=0.000um, trunk=5126.992um, leaf=35896.530um, total=41023.522um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.319, max=0.403, avg=0.356, sd=0.015], skew [0.085 vs 0.057*, 89.6% {0.325, 0.353, 0.382}] (wid=0.039 ws=0.035) (gid=0.393 gs=0.102)
    Clock network insertion delays are now [0.319ns, 0.403ns] average 0.356ns std.dev 0.015ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 434 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=154, i=0, cg=0, l=0, total=154
      cell areas     : b=1196.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1196.640um^2
      gate capacitance : top=0.000pF, trunk=0.662pF, leaf=7.825pF, total=8.487pF
      wire capacitance : top=0.000pF, trunk=0.794pF, leaf=6.646pF, total=7.440pF
      wire lengths   : top=0.000um, trunk=5150.080um, leaf=35896.530um, total=41046.610um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.341, max=0.400, avg=0.367, sd=0.014], skew [0.059 vs 0.057*, 94.5% {0.341, 0.365, 0.394}] (wid=0.042 ws=0.028) (gid=0.387 gs=0.082)
    Clock network insertion delays are now [0.341ns, 0.400ns] average 0.367ns std.dev 0.014ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=156, i=0, cg=0, l=0, total=156
          cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
          gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
          wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
          wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
          sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts    : b=156, i=0, cg=0, l=0, total=156
          cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
          gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
          wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
          wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
          sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
      gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    Clock network insertion delays are now [0.344ns, 0.400ns] average 0.370ns std.dev 0.013ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=156, i=0, cg=0, l=0, total=156
    cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
    gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
    wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
    wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
    sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    skew_group clk/CON: insertion delay [min=0.344, max=0.400, avg=0.370, sd=0.013], skew [0.056 vs 0.057, 99.5% {0.344, 0.370, 0.398}] (wid=0.041 ws=0.027) (gid=0.387 gs=0.061)
  Clock network insertion delays are now [0.344ns, 0.400ns] average 0.370ns std.dev 0.013ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
      gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.400, avg=0.370, sd=0.013], skew [0.056 vs 0.057, 99.5% {0.344, 0.370, 0.398}] (wid=0.041 ws=0.027) (gid=0.387 gs=0.061)
    Clock network insertion delays are now [0.344ns, 0.400ns] average 0.370ns std.dev 0.013ns
BalancingStep Improving fragments clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4002 -> 4002}
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=156, i=0, cg=0, l=0, total=156
          cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
          gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
          wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
          wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
          sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
      gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.400, avg=0.370, sd=0.013], skew [0.056 vs 0.057, 99.5% {0.344, 0.370, 0.398}] (wid=0.041 ws=0.027) (gid=0.387 gs=0.061)
    Clock network insertion delays are now [0.344ns, 0.400ns] average 0.370ns std.dev 0.013ns
BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
{clk/CON,WC: 4002 -> 4006.86}
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
      gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.400, avg=0.370, sd=0.013], skew [0.056 vs 0.057, 99.5% {0.344, 0.370, 0.398}] (wid=0.041 ws=0.027) (gid=0.387 gs=0.061)
    Clock network insertion delays are now [0.344ns, 0.400ns] average 0.370ns std.dev 0.013ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
      gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.400, avg=0.370, sd=0.013], skew [0.056 vs 0.057, 99.5% {0.344, 0.370, 0.398}] (wid=0.041 ws=0.027) (gid=0.387 gs=0.061)
    Clock network insertion delays are now [0.344ns, 0.400ns] average 0.370ns std.dev 0.013ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=74574 and nets=40262 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1460.633M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=156, i=0, cg=0, l=0, total=156
  Rebuilding timing graph   cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
  Rebuilding timing graph   sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
    skew_group clk/CON: insertion delay [min=0.344, max=0.400, avg=0.370, sd=0.013], skew [0.056 vs 0.057, 99.5% {0.344, 0.370, 0.398}] (wid=0.041 ws=0.027) (gid=0.387 gs=0.060)
  Clock network insertion delays are now [0.344ns, 0.400ns] average 0.370ns std.dev 0.013ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1203.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1203.120um^2
      gate capacitance : top=0.000pF, trunk=0.666pF, leaf=7.825pF, total=8.491pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5154.832um, leaf=35896.530um, total=41051.362um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.400, avg=0.370, sd=0.013], skew [0.056 vs 0.057, 99.5% {0.344, 0.370, 0.398}] (wid=0.041 ws=0.027) (gid=0.387 gs=0.060)
    Clock network insertion delays are now [0.344ns, 0.400ns] average 0.370ns std.dev 0.013ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.491pF fall=8.465pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.476pF fall=8.450pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1173.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1173.600um^2
      gate capacitance : top=0.000pF, trunk=0.651pF, leaf=7.825pF, total=8.476pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5156.305um, leaf=35896.787um, total=41053.092um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.400, avg=0.374, sd=0.015], skew [0.057 vs 0.057, 96.1% {0.348, 0.376, 0.400}] (wid=0.040 ws=0.027) (gid=0.385 gs=0.060)
    Clock network insertion delays are now [0.343ns, 0.400ns] average 0.374ns std.dev 0.015ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1173.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1173.600um^2
      gate capacitance : top=0.000pF, trunk=0.651pF, leaf=7.825pF, total=8.476pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5156.305um, leaf=35896.787um, total=41053.092um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.400, avg=0.374, sd=0.015], skew [0.057 vs 0.057, 96.1% {0.348, 0.376, 0.400}] (wid=0.040 ws=0.027) (gid=0.385 gs=0.060)
    Clock network insertion delays are now [0.343ns, 0.400ns] average 0.374ns std.dev 0.015ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1173.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1173.600um^2
      gate capacitance : top=0.000pF, trunk=0.651pF, leaf=7.825pF, total=8.476pF
      wire capacitance : top=0.000pF, trunk=0.796pF, leaf=6.646pF, total=7.442pF
      wire lengths   : top=0.000um, trunk=5156.305um, leaf=35896.787um, total=41053.092um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.400, avg=0.374, sd=0.015], skew [0.057 vs 0.057, 96.1% {0.348, 0.376, 0.400}] (wid=0.040 ws=0.027) (gid=0.385 gs=0.060)
    Clock network insertion delays are now [0.343ns, 0.400ns] average 0.374ns std.dev 0.015ns
  Improving insertion delay done.
  Total capacitance is (rise=15.918pF fall=15.892pF), of which (rise=7.442pF fall=7.442pF) is wire, and (rise=8.476pF fall=8.450pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:04:12 mem=1525.9M) ***
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
**ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.9MB
*** Finished refinePlace (1:04:12 mem=1525.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:04:12 mem=1525.9M) ***
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.9MB
*** Finished refinePlace (1:04:12 mem=1525.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       157 (unrouted=157, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 36020 (unrouted=0, trialRouted=36020, noStatus=0, routed=0, fixed=0)
(Not counting 4085 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=74574 and nets=40262 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1527.406M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 157 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 157 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar  7 16:16:52 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 40260 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e4e core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFC1981_rd_ptr_0_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e4e core_instance/ofifo_inst/col_idx_7__fifo_instance/U49. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e4e core_instance/ofifo_inst/col_idx_7__fifo_instance/U22. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e4f core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e51 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/U20. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e51 core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U20. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e53 core_instance/ofifo_inst/col_idx_6__fifo_instance/U63. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e56 core_instance/kmem_instance/U290. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e57 core_instance/psum_mem_instance/U419. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e57 core_instance/psum_mem_instance/U417. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e59 core_instance/kmem_instance/U653. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e5a core_instance/psum_mem_instance/FE_OFC2116_n726. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e5a core_instance/psum_mem_instance/U48. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e5b core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e5b core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e5b core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/FE_OFC1911_rd_ptr_1_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e5d core_instance/ofifo_inst/col_idx_6__fifo_instance/U125. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e5e core_instance/qmem_instance/U499. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e60 core_instance/psum_mem_instance/U658. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e61 core_instance/psum_mem_instance/U674. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 216 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1272.85 (MB), peak = 1376.59 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 16:17:14 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 16:17:14 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    93.44%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    24.24%
#
#  157 nets (0.39%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1275.89 (MB), peak = 1376.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1302.21 (MB), peak = 1376.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1303.48 (MB), peak = 1376.59 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1303.57 (MB), peak = 1376.59 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1303.96 (MB), peak = 1376.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4085 (skipped).
#Total number of selected nets for routing = 157.
#Total number of unselected nets (but routable) for routing = 36020 (skipped).
#Total number of nets in the design = 40262.
#
#36020 skipped nets do not have any wires.
#157 routable nets have only global wires.
#157 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                157               0  
#------------------------------------------------
#        Total                157               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                157           36020  
#------------------------------------------------
#        Total                157           36020  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4     16(0.05%)      1(0.00%)   (0.05%)
#  ----------------------------------------------
#     Total     16(0.02%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 157
#Total wire length = 43053 um.
#Total half perimeter of net bounding box = 15990 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2469 um.
#Total wire length on LAYER M3 = 24390 um.
#Total wire length on LAYER M4 = 16194 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 22173
#Up-Via Summary (total 22173):
#           
#-----------------------
#  Metal 1         8936
#  Metal 2         7747
#  Metal 3         5490
#-----------------------
#                 22173 
#
#Total number of involved priority nets 157
#Maximum src to sink distance for priority net 452.8
#Average of max src_to_sink distance for priority net 101.2
#Average of ave src_to_sink distance for priority net 59.0
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1304.36 (MB), peak = 1376.59 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.84 (MB), peak = 1376.59 (MB)
#Start Track Assignment.
#Done with 6047 horizontal wires in 2 hboxes and 4778 vertical wires in 2 hboxes.
#Done with 167 horizontal wires in 2 hboxes and 86 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 157
#Total wire length = 48448 um.
#Total half perimeter of net bounding box = 15990 um.
#Total wire length on LAYER M1 = 4832 um.
#Total wire length on LAYER M2 = 2441 um.
#Total wire length on LAYER M3 = 24367 um.
#Total wire length on LAYER M4 = 16808 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 22173
#Up-Via Summary (total 22173):
#           
#-----------------------
#  Metal 1         8936
#  Metal 2         7747
#  Metal 3         5490
#-----------------------
#                 22173 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1302.58 (MB), peak = 1376.59 (MB)
#
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 52.37 (MB)
#Total memory = 1302.62 (MB)
#Peak memory = 1376.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.9% of the total area was rechecked for DRC, and 80.0% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1313.98 (MB), peak = 1376.59 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1298.64 (MB), peak = 1376.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 157
#Total wire length = 43495 um.
#Total half perimeter of net bounding box = 15990 um.
#Total wire length on LAYER M1 = 16 um.
#Total wire length on LAYER M2 = 2623 um.
#Total wire length on LAYER M3 = 23012 um.
#Total wire length on LAYER M4 = 17844 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25214
#Total number of multi-cut vias = 156 (  0.6%)
#Total number of single cut vias = 25058 ( 99.4%)
#Up-Via Summary (total 25214):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8753 ( 98.2%)       156 (  1.8%)       8909
#  Metal 2        8560 (100.0%)         0 (  0.0%)       8560
#  Metal 3        7745 (100.0%)         0 (  0.0%)       7745
#-----------------------------------------------------------
#                25058 ( 99.4%)       156 (  0.6%)      25214 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:58
#Elapsed time = 00:00:58
#Increased memory = -9.07 (MB)
#Total memory = 1293.55 (MB)
#Peak memory = 1376.59 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:59
#Increased memory = -9.07 (MB)
#Total memory = 1293.55 (MB)
#Peak memory = 1376.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:26
#Elapsed time = 00:01:26
#Increased memory = 45.65 (MB)
#Total memory = 1259.69 (MB)
#Peak memory = 1376.59 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 16:18:18 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 157 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           10
        50.000     100.000          116
       100.000     150.000           18
       150.000     200.000            8
       200.000     250.000            2
       250.000     300.000            0
       300.000     350.000            0
       350.000     400.000            2
       400.000     450.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          11
        0.000      20.000          67
       20.000      40.000          39
       40.000      60.000          24
       60.000      80.000          10
       80.000     100.000           5
      100.000     120.000           0
      120.000     140.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/psum_mem_instance/CTS_74 (69 terminals)
    Guided length:  max path =    50.475um, total =   253.132um
    Routed length:  max path =   115.800um, total =   294.140um
    Deviation:      max path =   129.421%,  total =    16.200%

    Net core_instance/CTS_298 (71 terminals)
    Guided length:  max path =    57.523um, total =   250.888um
    Routed length:  max path =   111.000um, total =   289.220um
    Deviation:      max path =    92.968%,  total =    15.279%

    Net core_instance/qmem_instance/CTS_31 (82 terminals)
    Guided length:  max path =    43.655um, total =   274.593um
    Routed length:  max path =    82.200um, total =   344.420um
    Deviation:      max path =    88.295%,  total =    25.430%

    Net core_instance/psum_mem_instance/CTS_81 (63 terminals)
    Guided length:  max path =    58.328um, total =   245.148um
    Routed length:  max path =   107.000um, total =   287.000um
    Deviation:      max path =    83.447%,  total =    17.072%

    Net core_instance/kmem_instance/CTS_19 (73 terminals)
    Guided length:  max path =    69.797um, total =   287.153um
    Routed length:  max path =   127.800um, total =   331.700um
    Deviation:      max path =    83.101%,  total =    15.514%

    Net core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_8 (47 terminals)
    Guided length:  max path =    74.547um, total =   267.555um
    Routed length:  max path =   135.000um, total =   307.120um
    Deviation:      max path =    81.093%,  total =    14.788%

    Net core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_18 (83 terminals)
    Guided length:  max path =    70.188um, total =   315.022um
    Routed length:  max path =   124.000um, total =   374.520um
    Deviation:      max path =    76.670%,  total =    18.887%

    Net core_instance/CTS_269 (67 terminals)
    Guided length:  max path =    62.748um, total =   250.942um
    Routed length:  max path =   110.600um, total =   283.340um
    Deviation:      max path =    76.262%,  total =    12.910%

    Net core_instance/CTS_276 (75 terminals)
    Guided length:  max path =    69.123um, total =   296.970um
    Routed length:  max path =   121.800um, total =   342.100um
    Deviation:      max path =    76.209%,  total =    15.197%

    Net core_instance/CTS_294 (62 terminals)
    Guided length:  max path =    66.750um, total =   224.385um
    Routed length:  max path =   113.400um, total =   243.620um
    Deviation:      max path =    69.888%,  total =     8.572%

Set FIXED routing status on 157 net(s)
Set FIXED placed status on 156 instance(s)
Net route status summary:
  Clock:       157 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=157)
  Non-clock: 36020 (unrouted=36020, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4085 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 157  numPreroutedWires = 26764
[NR-eagl] Read numTotalNets=36177  numIgnoredNets=157
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 36020 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 36020 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.18% V. EstWL: 7.555338e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.07% V
[NR-eagl] Overflow after earlyGlobalRoute 0.05% H + 0.08% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.580000e+01um, number of vias: 128488
[NR-eagl] Layer2(M2)(V) length: 2.978386e+05um, number of vias: 184679
[NR-eagl] Layer3(M3)(H) length: 3.710283e+05um, number of vias: 15956
[NR-eagl] Layer4(M4)(V) length: 1.515426e+05um, number of vias: 0
[NR-eagl] Total length: 8.204253e+05um, number of vias: 329123
End of congRepair (cpu=0:00:01.6, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=74574 and nets=40262 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1522.566M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.073        0.074      1.013       0.018        0.018      1.000      1.039         0.962
    S->S Wire Len.       um        181.129      183.275      1.012     135.119      133.840      0.997      0.988         1.007
    S->S Wire Res.       Ohm       206.267      212.355      1.030     148.477      150.355      0.996      1.009         0.984
    S->S Wire Res./um    Ohm         1.332        1.319      0.990       0.795        0.715      0.998      0.897         1.110
    Total Wire Len.      um        269.323      276.543      1.027     279.178      287.412      1.000      1.029         0.971
    Trans. Time          ns          0.064        0.066      1.018       0.037        0.038      0.999      1.013         0.986
    Wire Cap.            fF         40.755       41.895      1.028      41.924       43.181      1.000      1.030         0.971
    Wire Cap./um         fF          0.147        0.145      0.986       0.071        0.068      0.999      0.966         1.033
    Wire Delay           ns          0.008        0.008      1.009       0.006        0.006      0.994      0.990         0.998
    Wire Skew            ns          0.005        0.005      0.989       0.007        0.007      0.990      0.973         1.007
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.082        0.083      1.016      0.017         0.017      0.999      1.012         0.986
    S->S Wire Len.       um         61.886       68.406      1.105     42.773        45.415      0.991      1.053         0.934
    S->S Wire Res.       Ohm        78.857       87.928      1.115     48.397        53.323      0.984      1.084         0.893
    S->S Wire Res./um    Ohm         1.487        1.439      0.968      0.432         0.332      0.872      0.671         1.134
    Total Wire Len.      um        251.619      275.957      1.097     75.129        86.969      0.993      1.150         0.858
    Trans. Time          ns          0.075        0.078      1.039      0.016         0.017      0.996      1.050         0.945
    Wire Cap.            fF         39.292       42.719      1.087     11.536        13.173      0.994      1.135         0.870
    Wire Cap./um         fF          0.156        0.155      0.992      0.005         0.005      0.991      0.921         1.066
    Wire Delay           ns          0.003        0.003      1.179      0.002         0.002      0.967      1.097         0.852
    Wire Skew            ns          0.004        0.005      1.156      0.002         0.002      0.967      1.072         0.871
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.093        0.093      0.998      0.006         0.007      0.984      1.014         0.954
    S->S Wire Len.       um         42.641       54.171      1.270     23.386        28.319      0.848      1.026         0.700
    S->S Wire Res.       Ohm        68.549       78.436      1.144     32.525        37.626      0.833      0.964         0.720
    S->S Wire Res./um    Ohm         1.700        1.507      0.886      0.319         0.217      0.796      0.542         1.168
    Total Wire Len.      um        260.122      275.155      1.058     55.822        60.583      0.985      1.069         0.908
    Trans. Time          ns          0.091        0.092      1.010      0.008         0.009      0.982      1.010         0.954
    Wire Cap.            fF         48.160       47.910      0.995     10.573        10.621      0.988      0.992         0.983
    Wire Cap./um         fF          0.185        0.174      0.941      0.007         0.005      0.940      0.605         1.462
    Wire Delay           ns          0.004        0.005      1.394      0.002         0.003      0.803      0.951         0.678
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    --------------------------------------------------------------------------------------
    Route Sink Pin                                                          Difference (%)
    --------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2748d/I                          -10.714
    core_instance/CTS_cdb_BUF_CLOCK_NODE_UID_A2799c/I                           10.405
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A274b9/I                          -10.000
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A274b7/I        -8.176
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2748a/I                           -7.143
    --------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.200um       1.787         0.272         0.487
    M2                              0.000um       3.800um       1.599         0.282         0.451
    M3                            821.525um     859.800um       1.599         0.282         0.451
    M4                           1063.737um    1072.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.793%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ---------------------------------------------------------------------------------
    Route Sink Pin                                                     Difference (%)
    ---------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e51/I                     -116.667
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A272de/I                     -100.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e60/I                      -95.652
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e65/I                      -91.304
    core_instance/kmem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A270af/I        -85.714
    ---------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.200um       1.787         0.272         0.487
    M2                              0.000um      37.640um       1.599         0.282         0.451
    M3                           1592.473um    1762.400um       1.599         0.282         0.451
    M4                           1678.570um    1787.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       98.945%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ----------------------------------------------------------------------------------
    Route Sink Pin                                                      Difference (%)
    ----------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/CP        -985.714
    core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/CP        -744.444
    core_instance/ofifo_inst/col_idx_2__fifo_instance/q8_reg_1_/CP         -728.571
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q14_reg_18_/CP       -630.000
    core_instance/ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/CP        -580.000
    ----------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       15.400um       1.787         0.272         0.487
    M2                               0.000um     2581.600um       1.599         0.282         0.451
    M3                           17243.640um    20389.400um       1.599         0.282         0.451
    M4                           18653.147um    14985.000um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        93.161%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Top 5 Transition Time Violating Nets (Leaf Routes)
    ==================================================
    
    Net: core_instance/psum_mem_instance/CTS_88:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      84            28.000um         84
    M3                   130.042um      84           163.000um         79
    M4                   164.988um     116           145.600um         71
    -------------------------------------------------------------------------
    Totals               294.000um     284           336.000um        234
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.107ns         -             -
    S->WS Wire Len.       73.295um      98.200um         -             -
    S->WS Wire Res.      109.787Ohm    136.148Ohm        -             -
    Wire Cap.             56.577fF      59.175fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_11_/CP.
    Post-route worst sink: core_instance/psum_mem_instance/Q_reg_11_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A272f1.
    Driver fanout: 83.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/qmem_instance/CTS_33:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      50            12.000um         49
    M3                   125.453um      50           158.800um         48
    M4                   148.275um      66           126.200um         55
    -------------------------------------------------------------------------
    Totals               273.000um     166           296.000um        152
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.107ns         -             -
    S->WS Wire Len.       78.138um      28.200um         -             -
    S->WS Wire Res.      112.059Ohm     41.948Ohm        -             -
    Wire Cap.             46.544fF      48.898fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/qmem_instance/memory9_reg_3_/CP.
    Post-route worst sink: core_instance/qmem_instance/memory4_reg_0_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/qmem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26e52.
    Driver fanout: 49.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_18:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      83            24.400um         82
    M3                   153.235um      83           192.000um         80
    M4                   161.787um     122           124.000um         63
    -------------------------------------------------------------------------
    Totals               314.000um     288           340.000um        225
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.101ns       0.107ns         -             -
    S->WS Wire Len.       37.203um      77.800um         -             -
    S->WS Wire Res.       64.498Ohm    113.941Ohm        -             -
    Wire Cap.             59.313fF      59.750fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/CP.
    Post-route worst sink:
    core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_CLOCK_NODE-
    _UID_A27132.
    Driver fanout: 82.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_272:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      83            17.000um         82
    M3                   156.887um      83           189.600um         80
    M4                   162.863um     126           133.400um         70
    -------------------------------------------------------------------------
    Totals               318.000um     292           339.000um        232
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.       25.102um      87.000um         -             -
    S->WS Wire Res.       45.326Ohm    126.956Ohm        -             -
    Wire Cap.             61.131fF      60.421fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory15_reg_98_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2712e.
    Driver fanout: 82.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_4:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      45             6.200um         45
    M3                   104.522um      45           127.200um         45
    M4                    85.737um      50            75.400um         41
    -------------------------------------------------------------------------
    Totals               189.000um     140           208.000um        131
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.103ns       0.105ns         -             -
    S->WS Wire Len.       63.835um      69.400um         -             -
    S->WS Wire Res.       90.489Ohm     98.797Ohm        -             -
    Wire Cap.             34.836fF      36.607fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/C-
    P.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/C-
    P.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_ccl_BUF_CLO-
    CK_NODE_UID_A273f9.
    Driver fanout: 44.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047      -          -          -         1          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       1          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    8596         98%       ER       155         89%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      93          1%        -        12          7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      45          1%        -         6          3%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    8382        100%       ER       175        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       3          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    7404        100%       ER       340        100%        ER         -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089      -          -          -         1          0%          -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1173.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1173.600um^2
      gate capacitance : top=0.000pF, trunk=0.651pF, leaf=7.825pF, total=8.476pF
      wire capacitance : top=0.000pF, trunk=0.849pF, leaf=6.612pF, total=7.460pF
      wire lengths   : top=0.000um, trunk=5523.240um, leaf=37971.400um, total=43494.640um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Transition  : {count=6, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.107),trunk(0.103),top(nil), margined worst slew is leaf(0.107),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.345, max=0.406, avg=0.380, sd=0.015], skew [0.061 vs 0.057*, 91.3% {0.356, 0.385, 0.406}] (wid=0.045 ws=0.032) (gid=0.385 gs=0.059)
    Clock network insertion delays are now [0.345ns, 0.406ns] average 0.380ns std.dev 0.015ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1661.29 CPU=0:00:04.7 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.3  real=0:00:06.0  mem= 1661.3M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=156, i=0, cg=0, l=0, total=156
      Rebuilding timing graph   cell areas     : b=1173.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1173.600um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.651pF, leaf=7.825pF, total=8.476pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.849pF, leaf=6.612pF, total=7.460pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5523.240um, leaf=37971.400um, total=43494.640um
      Rebuilding timing graph   sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Rebuilding timing graph   Transition  : {count=6, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=156, i=0, cg=0, l=0, total=156
        cell areas     : b=1173.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1173.600um^2
        gate capacitance : top=0.000pF, trunk=0.651pF, leaf=7.825pF, total=8.476pF
        wire capacitance : top=0.000pF, trunk=0.849pF, leaf=6.612pF, total=7.460pF
        wire lengths   : top=0.000um, trunk=5523.240um, leaf=37971.400um, total=43494.640um
        sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Transition  : {count=6, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 157, tested: 157, violation detected: 7, cannot run: 1, attempted: 6, failed: 0, sized: 6
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            6          6
        ------------------------------
        Total           6          6
        ------------------------------
        
        Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 12.960um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=156, i=0, cg=0, l=0, total=156
          cell areas     : b=1186.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1186.560um^2
          gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.825pF, total=8.483pF
          wire capacitance : top=0.000pF, trunk=0.849pF, leaf=6.612pF, total=7.460pF
          wire lengths   : top=0.000um, trunk=5523.240um, leaf=37971.400um, total=43494.640um
          sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
          skew_group clk/CON: insertion delay [min=0.345, max=0.406, avg=0.380, sd=0.015], skew [0.061 vs 0.057*, 90.9% {0.356, 0.385, 0.406}] (wid=0.046 ws=0.032) (gid=0.385 gs=0.059)
        Clock network insertion delays are now [0.345ns, 0.406ns] average 0.380ns std.dev 0.015ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:05:57 mem=1531.3M) ***
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
**ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1531.3MB
*** Finished refinePlace (1:05:57 mem=1531.3M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:05:57 mem=1531.3M) ***
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1531.3MB
*** Finished refinePlace (1:05:57 mem=1531.3M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 10 insts, 20 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=74574 and nets=40262 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1531.281M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=156, i=0, cg=0, l=0, total=156
      Rebuilding timing graph   cell areas     : b=1186.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1186.560um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.825pF, total=8.483pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.849pF, leaf=6.612pF, total=7.460pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5523.240um, leaf=37971.400um, total=43494.640um
      Rebuilding timing graph   sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    PostConditioning done.
Net route status summary:
  Clock:       157 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=157)
  Non-clock: 36020 (unrouted=0, trialRouted=36020, noStatus=0, routed=0, fixed=0)
(Not counting 4085 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=156, i=0, cg=0, l=0, total=156
      cell areas     : b=1186.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1186.560um^2
      gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.825pF, total=8.483pF
      wire capacitance : top=0.000pF, trunk=0.849pF, leaf=6.612pF, total=7.460pF
      wire lengths   : top=0.000um, trunk=5523.240um, leaf=37971.400um, total=43494.640um
      sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.345, max=0.406, avg=0.380, sd=0.015], skew [0.061 vs 0.057*, 90.9% {0.356, 0.385, 0.406}] (wid=0.046 ws=0.032) (gid=0.385 gs=0.059)
    Clock network insertion delays are now [0.345ns, 0.406ns] average 0.380ns std.dev 0.015ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         156     1186.560
  Inverters         0        0.000
  Clock Gates       0        0.000
  Clock Logic       0        0.000
  All             156     1186.560
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5523.240
  Leaf      37971.400
  Total     43494.640
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.658    0.849     1.506
  Leaf     7.825    6.612    14.436
  Total    8.483    7.460    15.943
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  8624     7.825     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  --------------------------------------------------------------------------
  Capacitance    pF         1       0.000       0.000      [0.000]
  --------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.103               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.345     0.406     0.061    0.057*           0.032           0.017           0.380        0.015     90.9% {0.356, 0.385, 0.406}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.345    core_instance/kmem_instance/memory1_reg_9_/CP
  WC:setup.late    clk/CON       Max        0.406    core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
  ----------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.345ns, 0.406ns] average 0.380ns std.dev 0.015ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=156, i=0, cg=0, l=0, total=156
  cell areas     : b=1186.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1186.560um^2
  gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.825pF, total=8.483pF
  wire capacitance : top=0.000pF, trunk=0.849pF, leaf=6.612pF, total=7.460pF
  wire lengths   : top=0.000um, trunk=5523.240um, leaf=37971.400um, total=43494.640um
  sink capacitance : count=8624, total=7.825pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
  skew_group clk/CON: insertion delay [min=0.345, max=0.406, avg=0.380, sd=0.015], skew [0.061 vs 0.057*, 90.9% {0.356, 0.385, 0.406}] (wid=0.046 ws=0.032) (gid=0.385 gs=0.059)
Clock network insertion delays are now [0.345ns, 0.406ns] average 0.380ns std.dev 0.015ns
Logging CTS constraint violations... 
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (279.100,536.600), in power domain auto-default. Achieved capacitance of 0.085pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk/CON in half corner WC:setup.late. Achieved skew of 0.061ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1522.6M, totSessionCpu=1:06:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1522.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1522.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1522.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1594.53 CPU=0:00:05.4 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1594.5M) ***
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=1:06:12 mem=1594.5M)
** Profile ** Overall slacks :  cpu=0:00:06.7, mem=1594.5M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1594.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.019  |
|           TNS (ns):| -1558.7 |
|    Violating Paths:|  2349   |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.202%
       (99.310% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1594.5M
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1537.3M, totSessionCpu=1:06:13 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 33734

Instance distribution across the VT partitions:

 LVT : inst = 11315 (33.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 11315 (33.5%)

 HVT : inst = 22419 (66.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 22419 (66.5%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1537.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1537.3M) ***
*** Starting optimizing excluded clock nets MEM= 1537.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1537.3M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -1.019
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 157 nets with fixed/cover wires excluded.
Info: 157 clock nets excluded from IPO operation.
*info: 157 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 157 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.019 TNS Slack -1558.650 Density 99.31
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.019|   -1.019|-1558.650|-1558.650|    99.31%|   0:00:01.0| 1717.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.019|   -1.019|-1558.651|-1558.651|    99.31%|   0:00:05.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.019|   -1.019|-1558.644|-1558.644|    99.31%|   0:00:01.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.019|   -1.019|-1558.642|-1558.642|    99.31%|   0:00:00.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.019|   -1.019|-1558.642|-1558.642|    99.31%|   0:00:01.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.019|   -1.019|-1558.642|-1558.642|    99.31%|   0:00:03.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -1.019|   -1.019|-1558.642|-1558.642|    99.31%|   0:00:01.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.019|   -1.019|-1558.642|-1558.642|    99.31%|   0:00:02.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -1.019|   -1.019|-1558.642|-1558.642|    99.31%|   0:00:00.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.019|   -1.019|-1558.410|-1558.410|    99.31%|   0:00:01.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
|  -1.019|   -1.019|-1558.221|-1558.221|    99.31%|   0:00:00.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.019|   -1.019|-1558.152|-1558.152|    99.31%|   0:00:01.0| 1724.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.019|   -1.019|-1558.151|-1558.151|    99.31%|   0:00:00.0| 1725.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.019|   -1.019|-1558.151|-1558.151|    99.31%|   0:00:00.0| 1725.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:16.0 mem=1725.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.0 real=0:00:16.0 mem=1725.6M) ***
** GigaOpt Optimizer WNS Slack -1.019 TNS Slack -1558.151 Density 99.31
*** Starting refinePlace (1:06:39 mem=1741.6M) ***
Total net bbox length = 6.562e+05 (2.830e+05 3.732e+05) (ext = 1.234e+04)
Density distribution unevenness ratio = 0.484%
Density distribution unevenness ratio = 1.808%
Move report: Timing Driven Placement moves 73309 insts, mean move: 4.35 um, max move: 79.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6320_0): (227.00, 449.20) --> (243.60, 386.20)
	Runtime: CPU: 0:00:14.7 REAL: 0:00:14.0 MEM: 1793.0MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.079e+05 (2.679e+05 3.401e+05) (ext = 1.288e+04)
Runtime: CPU: 0:00:14.8 REAL: 0:00:14.0 MEM: 1793.0MB
*** Finished refinePlace (1:06:54 mem=1793.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1793.0M)


Density : 0.9931
Max route overflow : 0.0008


*** Finish Physical Update (cpu=0:00:18.1 real=0:00:18.0 mem=1793.0M) ***
** GigaOpt Optimizer WNS Slack -1.060 TNS Slack -1596.396 Density 99.31
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.060|   -1.060|-1596.396|-1596.396|    99.31%|   0:00:00.0| 1793.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.028|   -1.028|-1586.781|-1586.781|    99.31%|   0:00:01.0| 1793.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.020|   -1.020|-1585.226|-1585.226|    99.31%|   0:00:00.0| 1793.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.020|   -1.020|-1580.682|-1580.682|    99.31%|   0:00:02.0| 1793.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.020|   -1.020|-1580.682|-1580.682|    99.31%|   0:00:00.0| 1793.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1793.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:03.0 mem=1793.0M) ***
** GigaOpt Optimizer WNS Slack -1.020 TNS Slack -1580.682 Density 99.31
*** Starting refinePlace (1:07:01 mem=1793.0M) ***
Total net bbox length = 6.103e+05 (2.679e+05 3.425e+05) (ext = 1.288e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 6.103e+05 (2.679e+05 3.425e+05) (ext = 1.288e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1793.0MB
*** Finished refinePlace (1:07:01 mem=1793.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1793.0M)


Density : 0.9931
Max route overflow : 0.0008


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1793.0M) ***
** GigaOpt Optimizer WNS Slack -1.018 TNS Slack -1580.031 Density 99.31

*** Finish post-CTS Setup Fixing (cpu=0:00:41.6 real=0:00:41.0 mem=1793.0M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 157 nets with fixed/cover wires excluded.
Info: 157 clock nets excluded from IPO operation.
*info: 157 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 157 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.018 TNS Slack -1580.031 Density 99.31
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.018|   -1.018|-1580.031|-1580.031|    99.31%|   0:00:00.0| 1731.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -1.017|   -1.017|-1579.940|-1579.940|    99.31%|   0:00:03.0| 1733.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -1.013|   -1.013|-1579.457|-1579.457|    99.31%|   0:00:02.0| 1733.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.052 } { 0 } { 8622 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 39 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.897|   -0.897|-1286.865|-1286.865|    99.31%|   0:00:25.0| 1771.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.891|   -0.891|-1286.449|-1286.449|    99.31%|   0:00:01.0| 1771.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 57 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.590|   -0.590| -932.505| -960.671|    99.31%|   0:00:16.0| 1809.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.583|   -0.583| -932.438| -960.603|    99.31%|   0:00:00.0| 1809.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.580|   -0.580| -931.503| -959.668|    99.31%|   0:00:03.0| 1809.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.576|   -0.576| -931.354| -959.519|    99.31%|   0:00:01.0| 1809.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.577|   -0.577| -931.473| -959.639|    99.30%|   0:00:05.0| 1809.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:55.5 real=0:00:56.0 mem=1809.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -0.577| -28.166| -959.639|    99.30%|   0:00:00.0| 1809.8M|   WC_VIEW|  default| out[37]                                            |
|  -0.286|   -0.577| -28.166| -959.639|    99.30%|   0:00:00.0| 1809.8M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1809.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:55.7 real=0:00:56.0 mem=1809.8M) ***
** GigaOpt Optimizer WNS Slack -0.577 TNS Slack -959.639 Density 99.30
*** Starting refinePlace (1:08:03 mem=1825.8M) ***
Total net bbox length = 6.143e+05 (2.696e+05 3.448e+05) (ext = 1.288e+04)
Density distribution unevenness ratio = 1.823%
Density distribution unevenness ratio = 2.553%
Move report: Timing Driven Placement moves 71275 insts, mean move: 3.28 um, max move: 121.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U95): (271.60, 494.20) --> (159.40, 485.20)
	Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 1862.5MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.948e+05 (2.627e+05 3.321e+05) (ext = 1.313e+04)
Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 1862.5MB
*** Finished refinePlace (1:08:19 mem=1862.5M) ***
Finished re-routing un-routed nets (0:00:00.2 1862.5M)


Density : 0.9955
Max route overflow : 0.0008


*** Finish Physical Update (cpu=0:00:19.7 real=0:00:20.0 mem=1862.5M) ***
** GigaOpt Optimizer WNS Slack -0.639 TNS Slack -963.655 Density 99.55
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.639|   -0.639|-935.455| -963.655|    99.55%|   0:00:00.0| 1862.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/D                             |
|  -0.583|   -0.583|-932.277| -960.477|    99.55%|   0:00:00.0| 1862.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.575|   -0.575|-927.350| -955.549|    99.55%|   0:00:01.0| 1862.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.572|   -0.572|-924.794| -952.994|    99.55%|   0:00:00.0| 1862.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.567|   -0.567|-925.200| -953.399|    99.55%|   0:00:01.0| 1862.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.567|   -0.567|-925.000| -953.199|    99.55%|   0:00:01.0| 1862.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.568|   -0.568|-924.885| -953.085|    99.55%|   0:00:03.0| 1862.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 37 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.529|   -0.529|-844.714| -906.383|    99.55%|   0:00:10.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_52_/D                           |
|  -0.523|   -0.523|-844.026| -905.695|    99.55%|   0:00:00.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.523|   -0.523|-843.967| -905.636|    99.55%|   0:00:01.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.518|   -0.518|-843.905| -905.574|    99.55%|   0:00:00.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_52_/D                           |
|  -0.518|   -0.518|-843.457| -905.126|    99.55%|   0:00:01.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.518|   -0.518|-843.150| -904.819|    99.55%|   0:00:00.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 24 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.517|   -0.671|-811.582| -894.549|    99.55%|   0:00:07.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.517|   -0.671|-811.368| -894.334|    99.55%|   0:00:02.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.517|   -0.671|-810.774| -893.741|    99.55%|   0:00:00.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.517|   -0.671|-810.774| -893.741|    99.55%|   0:00:02.0| 1837.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.2 real=0:00:29.0 mem=1837.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.671|   -0.671| -82.967| -893.741|    99.55%|   0:00:00.0| 1837.7M|   WC_VIEW|  default| out[140]                                           |
|  -0.671|   -0.671| -82.967| -893.741|    99.55%|   0:00:00.0| 1837.7M|   WC_VIEW|  default| out[140]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1837.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.4 real=0:00:29.0 mem=1837.7M) ***
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -893.741 Density 99.55
*** Starting refinePlace (1:08:53 mem=1837.7M) ***
Total net bbox length = 5.992e+05 (2.637e+05 3.355e+05) (ext = 1.314e+04)
Density distribution unevenness ratio = 2.546%
Density distribution unevenness ratio = 2.192%
Move report: Timing Driven Placement moves 65204 insts, mean move: 1.81 um, max move: 107.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U95): (159.40, 485.20) --> (261.20, 490.60)
	Runtime: CPU: 0:00:14.0 REAL: 0:00:13.0 MEM: 1880.0MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.933e+05 (2.618e+05 3.315e+05) (ext = 1.317e+04)
Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1880.0MB
*** Finished refinePlace (1:09:08 mem=1880.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1880.0M)


Density : 0.9967
Max route overflow : 0.0008


*** Finish Physical Update (cpu=0:00:16.3 real=0:00:16.0 mem=1880.0M) ***
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -892.058 Density 99.67
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.533|   -0.671|-809.082| -892.058|    99.67%|   0:00:00.0| 1880.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.529|   -0.671|-808.333| -891.309|    99.67%|   0:00:03.0| 1880.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.529|   -0.671|-808.354| -891.330|    99.67%|   0:00:03.0| 1880.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.8 real=0:00:06.0 mem=1880.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.671|   -0.671| -82.976| -891.330|    99.67%|   0:00:00.0| 1880.0M|   WC_VIEW|  default| out[140]                                           |
|  -0.671|   -0.671| -82.976| -891.330|    99.67%|   0:00:00.0| 1880.0M|   WC_VIEW|  default| out[140]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1880.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:06.0 mem=1880.0M) ***
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -891.330 Density 99.67
*** Starting refinePlace (1:09:17 mem=1880.0M) ***
Total net bbox length = 5.961e+05 (2.618e+05 3.343e+05) (ext = 1.318e+04)
Density distribution unevenness ratio = 2.192%
Density distribution unevenness ratio = 2.021%
Move report: Timing Driven Placement moves 57139 insts, mean move: 1.19 um, max move: 95.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RC_8149_0): (275.00, 485.20) --> (181.40, 483.40)
	Runtime: CPU: 0:00:11.4 REAL: 0:00:12.0 MEM: 1883.4MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.929e+05 (2.616e+05 3.313e+05) (ext = 1.317e+04)
Runtime: CPU: 0:00:11.5 REAL: 0:00:12.0 MEM: 1883.4MB
*** Finished refinePlace (1:09:28 mem=1883.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1883.4M)


Density : 0.9967
Max route overflow : 0.0008


*** Finish Physical Update (cpu=0:00:13.1 real=0:00:13.0 mem=1883.4M) ***
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -889.125 Density 99.67

*** Finish post-CTS Setup Fixing (cpu=0:02:23 real=0:02:23 mem=1883.4M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
*info: 314 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 157 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -889.125 Density 99.67
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.520|   -0.671|-806.141| -889.125|    99.67%|   0:00:00.0| 1821.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.520|   -0.671|-805.450| -888.435|    99.67%|   0:00:02.0| 1821.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.520|   -0.671|-804.965| -887.950|    99.67%|   0:00:04.0| 1821.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.520|   -0.671|-804.306| -887.291|    99.67%|   0:00:04.0| 1821.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.520|   -0.671|-803.359| -886.344|    99.67%|   0:00:05.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.520|   -0.671|-802.863| -885.847|    99.64%|   0:00:07.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_51_/D                             |
|  -0.520|   -0.671|-800.153| -883.138|    99.63%|   0:00:03.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_58_/D                             |
|  -0.520|   -0.671|-799.142| -882.126|    99.63%|   0:00:01.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.520|   -0.671|-797.971| -880.956|    99.62%|   0:00:01.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.520|   -0.671|-795.969| -878.953|    99.62%|   0:00:03.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_5_/D                              |
|  -0.520|   -0.671|-795.055| -878.040|    99.61%|   0:00:03.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_31_/D                             |
|  -0.520|   -0.671|-789.184| -872.169|    99.61%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_31_/D                             |
|  -0.520|   -0.671|-795.782| -878.767|    99.60%|   0:00:06.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
|  -0.520|   -0.671|-795.551| -878.536|    99.59%|   0:00:02.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
|  -0.520|   -0.671|-795.513| -878.497|    99.59%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
|  -0.520|   -0.671|-795.358| -878.343|    99.59%|   0:00:01.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
|  -0.520|   -0.671|-795.320| -878.304|    99.59%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
|  -0.520|   -0.671|-795.105| -878.090|    99.58%|   0:00:01.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.520|   -0.671|-795.028| -878.013|    99.58%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.520|   -0.671|-794.720| -877.705|    99.57%|   0:00:02.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/D                             |
|  -0.520|   -0.671|-794.644| -877.628|    99.57%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/D                             |
|  -0.520|   -0.671|-794.586| -877.570|    99.57%|   0:00:03.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.520|   -0.671|-794.648| -877.633|    99.57%|   0:00:09.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_17_/D                           |
|  -0.520|   -0.671|-794.637| -877.622|    99.56%|   0:00:04.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_50_/D                           |
|  -0.520|   -0.671|-794.499| -877.484|    99.56%|   0:00:01.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
|  -0.520|   -0.671|-794.499| -877.484|    99.56%|   0:00:10.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.520|   -0.671|-794.246| -877.230|    99.56%|   0:00:08.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory9_reg_135_/D |
|  -0.520|   -0.671|-793.966| -876.950|    99.57%|   0:00:05.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory9_reg_135_/D |
|  -0.520|   -0.671|-793.916| -876.900|    99.57%|   0:00:04.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory14_reg_110_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.520|   -0.671|-793.883| -876.868|    99.57%|   0:00:05.0| 1859.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_115_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.520|   -0.671|-793.883| -876.868|    99.56%|   0:00:04.0| 1859.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:38 real=0:01:38 mem=1859.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:38 real=0:01:38 mem=1859.9M) ***
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -876.868 Density 99.56
*** Starting refinePlace (1:11:14 mem=1875.9M) ***
Total net bbox length = 5.954e+05 (2.615e+05 3.339e+05) (ext = 1.317e+04)
Density distribution unevenness ratio = 2.050%
Density distribution unevenness ratio = 1.905%
Move report: Timing Driven Placement moves 50948 insts, mean move: 0.94 um, max move: 63.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U97): (156.00, 478.00) --> (159.80, 418.60)
	Runtime: CPU: 0:00:10.3 REAL: 0:00:11.0 MEM: 1879.3MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.933e+05 (2.618e+05 3.314e+05) (ext = 1.317e+04)
Runtime: CPU: 0:00:10.3 REAL: 0:00:11.0 MEM: 1879.3MB
*** Finished refinePlace (1:11:24 mem=1879.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1879.3M)


Density : 0.9956
Max route overflow : 0.0008


*** Finish Physical Update (cpu=0:00:11.7 real=0:00:12.0 mem=1879.3M) ***
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -881.717 Density 99.56
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.537|   -0.671|-798.720| -881.717|    99.56%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.525|   -0.671|-796.435| -879.432|    99.56%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.523|   -0.671|-796.128| -879.125|    99.57%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.519|   -0.671|-795.379| -878.376|    99.57%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.517|   -0.671|-795.036| -878.034|    99.57%|   0:00:00.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.517|   -0.671|-795.036| -878.034|    99.57%|   0:00:01.0| 1879.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1879.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=1879.3M) ***
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -878.034 Density 99.57
*** Starting refinePlace (1:11:29 mem=1879.3M) ***
Total net bbox length = 5.962e+05 (2.619e+05 3.343e+05) (ext = 1.317e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.962e+05 (2.619e+05 3.343e+05) (ext = 1.317e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1879.3MB
*** Finished refinePlace (1:11:29 mem=1879.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1879.3M)


Density : 0.9957
Max route overflow : 0.0008


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1879.3M) ***
** GigaOpt Optimizer WNS Slack -0.671 TNS Slack -878.078 Density 99.57

*** Finish post-CTS Setup Fixing (cpu=0:01:56 real=0:01:56 mem=1879.3M) ***

End: GigaOpt Optimization in TNS mode
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=16831 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 157  numPreroutedWires = 26801
[NR-eagl] Read numTotalNets=36319  numIgnoredNets=160
[NR-eagl] There are 157 clock nets ( 157 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 36002 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] Rule id 1. Nets 157 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 157 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.135800e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 36002 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.34% H + 0.65% V. EstWL: 6.680988e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.20% H + 0.23% V
[NR-eagl] Overflow after earlyGlobalRoute 0.22% H + 0.28% V
[NR-eagl] Layer1(M1)(F) length: 1.580000e+01um, number of vias: 128773
[NR-eagl] Layer2(M2)(V) length: 2.443889e+05um, number of vias: 175244
[NR-eagl] Layer3(M3)(H) length: 3.351853e+05um, number of vias: 18656
[NR-eagl] Layer4(M4)(V) length: 1.575798e+05um, number of vias: 0
[NR-eagl] Total length: 7.371698e+05um, number of vias: 322673
[NR-eagl] End Peak syMemory usage = 1667.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.88 seconds
Extraction called for design 'fullchip' of instances=74716 and nets=36441 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1661.348M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (341.20 24.40 384.40 67.60)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1752.38 CPU=0:00:04.7 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:06.0  mem= 1752.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -0.62 |          0|          0|          0|  99.57  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.62 |          0|          0|          1|  99.57  |   0:00:00.0|    1828.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.62 |          0|          0|          0|  99.57  |   0:00:00.0|    1828.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1828.7M) ***

*** Starting refinePlace (1:11:47 mem=1860.7M) ***
Total net bbox length = 5.962e+05 (2.619e+05 3.343e+05) (ext = 1.317e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.962e+05 (2.619e+05 3.343e+05) (ext = 1.317e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1860.7MB
*** Finished refinePlace (1:11:47 mem=1860.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1860.7M)


Density : 0.9957
Max route overflow : 0.0028


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1860.7M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.532 -> -0.563 (bump = 0.031)
Begin: GigaOpt postEco optimization
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
*info: 314 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 157 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.621 TNS Slack -866.149 Density 99.57
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.557|   -0.621|-790.581| -866.149|    99.57%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.546|   -0.621|-788.666| -864.234|    99.57%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.546|   -0.621|-788.666| -864.234|    99.57%|   0:00:02.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1844.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.621|   -0.621| -75.568| -864.234|    99.57%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[139]                                           |
|  -0.616|   -0.616| -75.456| -864.122|    99.57%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[131]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1844.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=1844.0M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -864.122 Density 99.57
*** Starting refinePlace (1:11:54 mem=1844.0M) ***
Total net bbox length = 5.962e+05 (2.619e+05 3.343e+05) (ext = 1.318e+04)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.962e+05 (2.619e+05 3.343e+05) (ext = 1.318e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1844.0MB
*** Finished refinePlace (1:11:54 mem=1844.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1844.0M)


Density : 0.9957
Max route overflow : 0.0028


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1844.0M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -864.122 Density 99.57

*** Finish post-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=1844.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.532 -> -0.553 (bump = 0.021)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -877.978 -> -864.022
Begin: GigaOpt TNS recovery
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
*info: 314 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 157 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -864.122 Density 99.57
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.546|   -0.616|-788.666| -864.122|    99.57%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.546|   -0.616|-786.175| -861.631|    99.57%|   0:00:02.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.546|   -0.616|-785.908| -861.365|    99.57%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.546|   -0.616|-783.998| -859.454|    99.57%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.546|   -0.616|-783.529| -858.985|    99.57%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.546|   -0.616|-783.466| -858.922|    99.57%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.546|   -0.616|-780.292| -855.748|    99.57%|   0:00:03.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.546|   -0.616|-770.838| -846.294|    99.57%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.546|   -0.616|-764.226| -839.682|    99.57%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.546|   -0.616|-755.545| -831.002|    99.58%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.546|   -0.616|-752.389| -827.845|    99.58%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.546|   -0.616|-750.787| -826.243|    99.58%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.546|   -0.616|-749.635| -825.091|    99.58%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.546|   -0.616|-743.198| -818.654|    99.58%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.546|   -0.616|-740.267| -815.723|    99.58%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.546|   -0.616|-731.992| -807.449|    99.59%|   0:00:02.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.546|   -0.616|-731.731| -807.187|    99.59%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.546|   -0.616|-731.521| -806.977|    99.59%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.546|   -0.616|-724.746| -800.202|    99.60%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/D                             |
|  -0.546|   -0.616|-720.937| -796.394|    99.60%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.546|   -0.616|-720.916| -796.372|    99.60%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.546|   -0.616|-710.653| -786.109|    99.60%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_32_/D                             |
|  -0.546|   -0.616|-707.172| -782.629|    99.61%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.546|   -0.616|-700.901| -776.357|    99.61%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_44_/D                           |
|  -0.546|   -0.616|-700.833| -776.290|    99.61%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_44_/D                           |
|  -0.546|   -0.616|-697.583| -773.040|    99.62%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_38_/D                             |
|  -0.546|   -0.616|-697.536| -772.992|    99.62%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_38_/D                             |
|  -0.546|   -0.616|-692.099| -767.556|    99.63%|   0:00:02.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.546|   -0.616|-692.079| -767.536|    99.63%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.546|   -0.616|-691.361| -766.817|    99.64%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_39_/D                             |
|  -0.546|   -0.616|-691.338| -766.794|    99.64%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_39_/D                             |
|  -0.546|   -0.616|-686.233| -761.689|    99.64%|   0:00:02.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_0_/D                            |
|  -0.546|   -0.616|-684.582| -760.038|    99.65%|   0:00:02.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.546|   -0.616|-684.284| -759.740|    99.66%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.546|   -0.616|-684.263| -759.719|    99.66%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.546|   -0.616|-684.239| -759.696|    99.66%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.546|   -0.616|-678.131| -753.587|    99.66%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_39_/D                             |
|  -0.546|   -0.616|-675.367| -750.823|    99.66%|   0:00:02.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_19_/D                           |
|  -0.546|   -0.616|-674.459| -749.916|    99.66%|   0:00:02.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.546|   -0.616|-674.405| -749.862|    99.66%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.546|   -0.616|-674.378| -749.834|    99.66%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.546|   -0.616|-672.797| -748.253|    99.67%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_58_/D                           |
|  -0.546|   -0.616|-672.744| -748.200|    99.67%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_58_/D                           |
|  -0.546|   -0.616|-671.372| -746.828|    99.67%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
|  -0.546|   -0.616|-668.036| -743.492|    99.67%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
|  -0.546|   -0.616|-667.865| -743.321|    99.67%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
|  -0.546|   -0.616|-666.869| -742.325|    99.68%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_48_/D                           |
|  -0.546|   -0.616|-666.692| -742.148|    99.68%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.546|   -0.616|-666.674| -742.130|    99.68%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.546|   -0.616|-666.351| -741.807|    99.68%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.546|   -0.616|-665.591| -741.047|    99.68%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
|  -0.546|   -0.616|-665.565| -741.022|    99.68%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
|  -0.546|   -0.616|-665.342| -740.798|    99.69%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.546|   -0.616|-665.118| -740.575|    99.69%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_20_/D                           |
|  -0.546|   -0.616|-661.789| -737.245|    99.69%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/D                           |
|  -0.546|   -0.616|-661.627| -737.084|    99.69%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.546|   -0.616|-661.164| -736.621|    99.69%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_19_/D                           |
|  -0.546|   -0.616|-660.267| -735.723|    99.69%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_20_/D                           |
|  -0.546|   -0.616|-659.944| -735.401|    99.69%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.546|   -0.616|-659.824| -735.280|    99.69%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.546|   -0.616|-659.811| -735.268|    99.69%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_39_/D                           |
|  -0.546|   -0.616|-659.811| -735.268|    99.69%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:48.2 real=0:00:49.0 mem=1844.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.616|   -0.616| -75.456| -735.268|    99.69%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[131]                                           |
|  -0.616|   -0.616| -74.910| -734.721|    99.70%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[129]                                           |
|  -0.616|   -0.616| -74.033| -733.844|    99.72%|   0:00:01.0| 1844.0M|   WC_VIEW|  default| out[126]                                           |
|  -0.616|   -0.616| -73.947| -733.758|    99.72%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[3]                                             |
|  -0.616|   -0.616| -73.912| -733.724|    99.72%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[18]                                            |
|  -0.616|   -0.616| -73.853| -733.664|    99.72%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[7]                                             |
|  -0.616|   -0.616| -73.703| -733.514|    99.72%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[37]                                            |
|  -0.616|   -0.616| -73.578| -733.389|    99.72%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[1]                                             |
|  -0.616|   -0.616| -73.153| -732.964|    99.72%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[9]                                             |
|  -0.616|   -0.616| -72.737| -732.548|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[9]                                             |
|  -0.616|   -0.616| -72.693| -732.504|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[138]                                           |
|  -0.616|   -0.616| -72.526| -732.337|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[12]                                            |
|  -0.616|   -0.616| -72.319| -732.130|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[38]                                            |
|  -0.616|   -0.616| -72.293| -732.104|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[39]                                            |
|  -0.616|   -0.616| -72.247| -732.058|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[11]                                            |
|  -0.616|   -0.616| -72.247| -732.058|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[131]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1844.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:49.5 real=0:00:50.0 mem=1844.0M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -732.058 Density 99.73
*** Starting refinePlace (1:12:49 mem=1844.0M) ***
Total net bbox length = 5.969e+05 (2.620e+05 3.349e+05) (ext = 1.317e+04)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.969e+05 (2.620e+05 3.349e+05) (ext = 1.317e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1844.0MB
*** Finished refinePlace (1:12:49 mem=1844.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1844.0M)


Density : 0.9973
Max route overflow : 0.0028


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1844.0M) ***
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -732.229 Density 99.73

*** Finish post-CTS Setup Fixing (cpu=0:00:51.1 real=0:00:51.0 mem=1844.0M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.168%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
*info: 314 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 157 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.616 TNS Slack -732.229 Density 99.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.546|   -0.616|-659.982| -732.229|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.546|   -0.616|-659.982| -732.229|    99.73%|   0:00:03.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.546|   -0.616|-659.982| -732.229|    99.73%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_56_/D                             |
|  -0.546|   -0.616|-659.982| -732.229|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.546|   -0.616|-659.982| -732.229|    99.73%|   0:00:01.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_55_/D                           |
|  -0.546|   -0.616|-659.982| -732.229|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=1844.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.616|   -0.616| -72.247| -732.229|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[131]                                           |
|  -0.616|   -0.616| -72.247| -732.229|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[1]                                             |
|  -0.616|   -0.616| -72.247| -732.229|    99.73%|   0:00:00.0| 1844.0M|   WC_VIEW|  default| out[131]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1844.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.1 real=0:00:05.0 mem=1844.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:05.6 real=0:00:05.0 mem=1844.0M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:06:54, real = 0:06:54, mem = 1684.1M, totSessionCpu=1:12:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=1684.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1684.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1692.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1692.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.616  | -0.546  | -0.616  |
|           TNS (ns):|-732.230 |-659.983 | -72.247 |
|    Violating Paths:|  2719   |  2559   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.624%
       (99.733% with Fillers)
Routing Overflow: 0.22% H and 0.28% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1692.1M
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1375.65MB/1375.65MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1375.65MB/1375.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1375.65MB/1375.65MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT)
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 10%
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 20%
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 30%
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 40%
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 50%
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 60%
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 70%
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 80%
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT): 90%

Finished Levelizing
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT)

Starting Activity Propagation
2025-Mar-07 16:25:38 (2025-Mar-08 00:25:38 GMT)
2025-Mar-07 16:25:39 (2025-Mar-08 00:25:39 GMT): 10%
2025-Mar-07 16:25:39 (2025-Mar-08 00:25:39 GMT): 20%

Finished Activity Propagation
2025-Mar-07 16:25:40 (2025-Mar-08 00:25:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1380.77MB/1380.77MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 16:25:40 (2025-Mar-08 00:25:40 GMT)
 ... Calculating switching power
2025-Mar-07 16:25:40 (2025-Mar-08 00:25:40 GMT): 10%
2025-Mar-07 16:25:40 (2025-Mar-08 00:25:40 GMT): 20%
2025-Mar-07 16:25:40 (2025-Mar-08 00:25:40 GMT): 30%
2025-Mar-07 16:25:40 (2025-Mar-08 00:25:40 GMT): 40%
2025-Mar-07 16:25:40 (2025-Mar-08 00:25:40 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 16:25:42 (2025-Mar-08 00:25:42 GMT): 60%
2025-Mar-07 16:25:43 (2025-Mar-08 00:25:43 GMT): 70%
2025-Mar-07 16:25:44 (2025-Mar-08 00:25:44 GMT): 80%
2025-Mar-07 16:25:45 (2025-Mar-08 00:25:45 GMT): 90%

Finished Calculating power
2025-Mar-07 16:25:45 (2025-Mar-08 00:25:45 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1380.77MB/1380.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1380.77MB/1380.77MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1380.77MB/1380.77MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 16:25:45 (2025-Mar-08 00:25:45 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      101.33119254 	   70.4865%
Total Switching Power:      40.44780060 	   28.1357%
Total Leakage Power:         1.98074732 	    1.3778%
Total Power:               143.75974066
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         67.22       2.794      0.5218       70.54       49.07
Macro                                  0           0      0.4809      0.4809      0.3345
IO                                     0           0           0           0           0
Combinational                      27.86       25.48      0.9315       54.27       37.75
Clock (Combinational)              6.249       12.18     0.04659       18.47       12.85
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              101.3       40.45       1.981       143.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      101.3       40.45       1.981       143.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.249       12.18     0.04659       18.47       12.85
-----------------------------------------------------------------------------------------
Total                              6.249       12.18     0.04659       18.47       12.85
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_47 (CKBD16): 	    0.1452
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U67 (CMPE42D2): 	 0.0002639
* 		Total Cap: 	2.57704e-10 F
* 		Total instances in design: 74712
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 40840
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1387.72MB/1387.72MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.616  TNS Slack -732.229 Density 99.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.73%|        -|  -0.616|-732.229|   0:00:00.0| 1840.9M|
|    99.73%|        0|  -0.616|-732.229|   0:00:04.0| 1840.9M|
|    99.73%|        0|  -0.616|-732.229|   0:00:17.0| 1840.9M|
|    99.72%|       21|  -0.616|-732.229|   0:00:14.0| 1835.2M|
|    99.72%|        2|  -0.616|-732.229|   0:00:00.0| 1835.2M|
|    99.21%|     3261|  -0.616|-729.706|   0:00:24.0| 1843.1M|
|    99.21%|       78|  -0.616|-729.945|   0:00:02.0| 1843.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.616  TNS Slack -729.945 Density 99.21
** Finished Core Power Optimization (cpu = 0:01:02) (real = 0:01:02) **
Executing incremental physical updates
*** Starting refinePlace (1:14:13 mem=1808.8M) ***
Total net bbox length = 5.971e+05 (2.620e+05 3.351e+05) (ext = 1.317e+04)
Density distribution unevenness ratio = 1.908%
Density distribution unevenness ratio = 1.802%
Move report: Timing Driven Placement moves 48555 insts, mean move: 0.90 um, max move: 60.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U97): (159.80, 418.60) --> (155.60, 474.40)
	Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1808.8MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 5.930e+05 (2.616e+05 3.314e+05) (ext = 1.322e+04)
Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1808.8MB
*** Finished refinePlace (1:14:23 mem=1808.8M) ***
Checking setup slack degradation ...
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.616|   -0.616|-729.945| -729.945|    99.21%|   0:00:00.0| 1862.2M|   WC_VIEW|  default| out[131]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1862.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1862.2M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1496.62MB/1496.62MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1496.62MB/1496.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1496.62MB/1496.62MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT)
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 10%
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 20%
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 30%
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 40%
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 50%
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 60%
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 70%
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 80%
2025-Mar-07 16:27:06 (2025-Mar-08 00:27:06 GMT): 90%

Finished Levelizing
2025-Mar-07 16:27:07 (2025-Mar-08 00:27:07 GMT)

Starting Activity Propagation
2025-Mar-07 16:27:07 (2025-Mar-08 00:27:07 GMT)
2025-Mar-07 16:27:07 (2025-Mar-08 00:27:07 GMT): 10%
2025-Mar-07 16:27:07 (2025-Mar-08 00:27:07 GMT): 20%

Finished Activity Propagation
2025-Mar-07 16:27:08 (2025-Mar-08 00:27:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1497.04MB/1497.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 16:27:08 (2025-Mar-08 00:27:08 GMT)
 ... Calculating switching power
2025-Mar-07 16:27:08 (2025-Mar-08 00:27:08 GMT): 10%
2025-Mar-07 16:27:08 (2025-Mar-08 00:27:08 GMT): 20%
2025-Mar-07 16:27:08 (2025-Mar-08 00:27:08 GMT): 30%
2025-Mar-07 16:27:08 (2025-Mar-08 00:27:08 GMT): 40%
2025-Mar-07 16:27:08 (2025-Mar-08 00:27:08 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 16:27:10 (2025-Mar-08 00:27:10 GMT): 60%
2025-Mar-07 16:27:11 (2025-Mar-08 00:27:11 GMT): 70%
2025-Mar-07 16:27:13 (2025-Mar-08 00:27:13 GMT): 80%
2025-Mar-07 16:27:13 (2025-Mar-08 00:27:13 GMT): 90%

Finished Calculating power
2025-Mar-07 16:27:14 (2025-Mar-08 00:27:14 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1497.04MB/1497.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1497.04MB/1497.04MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1497.04MB/1497.04MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 16:27:14 (2025-Mar-08 00:27:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      100.71209274 	   70.5748%
Total Switching Power:      40.05697602 	   28.0702%
Total Leakage Power:         1.93365514 	    1.3550%
Total Power:               142.70272412
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          67.3       2.762      0.5217       70.58       49.46
Macro                                  0           0      0.4809      0.4809       0.337
IO                                     0           0           0           0           0
Combinational                      27.17       25.12      0.8845       53.17       37.26
Clock (Combinational)              6.249       12.18     0.04659       18.47       12.94
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              100.7       40.06       1.934       142.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      100.7       40.06       1.934       142.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.249       12.18     0.04659       18.47       12.94
-----------------------------------------------------------------------------------------
Total                              6.249       12.18     0.04659       18.47       12.94
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_47 (CKBD16): 	    0.1452
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U67 (CMPE42D2): 	 0.0002639
* 		Total Cap: 	2.54534e-10 F
* 		Total instances in design: 74690
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 40840
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1497.81MB/1497.81MB)

*** Finished Leakage Power Optimization (cpu=0:01:27, real=0:01:27, mem=1684.88M, totSessionCpu=1:14:38).
Extraction called for design 'fullchip' of instances=74690 and nets=36415 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1662.113M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1745.27 CPU=0:00:04.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:06.0  mem= 1745.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1408.63MB/1408.63MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1408.94MB/1408.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1408.94MB/1408.94MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-07 16:27:23 (2025-Mar-08 00:27:23 GMT)
2025-Mar-07 16:27:23 (2025-Mar-08 00:27:23 GMT): 10%
2025-Mar-07 16:27:24 (2025-Mar-08 00:27:24 GMT): 20%

Finished Activity Propagation
2025-Mar-07 16:27:24 (2025-Mar-08 00:27:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1409.51MB/1409.51MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 16:27:24 (2025-Mar-08 00:27:24 GMT)
 ... Calculating switching power
2025-Mar-07 16:27:25 (2025-Mar-08 00:27:25 GMT): 10%
2025-Mar-07 16:27:25 (2025-Mar-08 00:27:25 GMT): 20%
2025-Mar-07 16:27:25 (2025-Mar-08 00:27:25 GMT): 30%
2025-Mar-07 16:27:25 (2025-Mar-08 00:27:25 GMT): 40%
2025-Mar-07 16:27:25 (2025-Mar-08 00:27:25 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 16:27:26 (2025-Mar-08 00:27:26 GMT): 60%
2025-Mar-07 16:27:28 (2025-Mar-08 00:27:28 GMT): 70%
2025-Mar-07 16:27:29 (2025-Mar-08 00:27:29 GMT): 80%
2025-Mar-07 16:27:30 (2025-Mar-08 00:27:30 GMT): 90%

Finished Calculating power
2025-Mar-07 16:27:30 (2025-Mar-08 00:27:30 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:05, mem(process/total)=1409.51MB/1409.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1409.51MB/1409.51MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1409.51MB/1409.51MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 16:27:30 (2025-Mar-08 00:27:30 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      100.71230114 	   70.5748%
Total Switching Power:      40.05697602 	   28.0702%
Total Leakage Power:         1.93365514 	    1.3550%
Total Power:               142.70293253
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          67.3       2.762      0.5217       70.58       49.46
Macro                                  0           0      0.4809      0.4809       0.337
IO                                     0           0           0           0           0
Combinational                      27.17       25.12      0.8845       53.17       37.26
Clock (Combinational)              6.249       12.18     0.04659       18.47       12.94
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              100.7       40.06       1.934       142.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      100.7       40.06       1.934       142.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.249       12.18     0.04659       18.47       12.94
-----------------------------------------------------------------------------------------
Total                              6.249       12.18     0.04659       18.47       12.94
-----------------------------------------------------------------------------------------
Total leakage power = 1.93366 mW
Cell usage statistics:  
Library tcbn65gpluswc , 74690 cells ( 100.000000%) , 1.93366 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1410.68MB/1410.68MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:50, real = 0:08:49, mem = 1684.9M, totSessionCpu=1:14:55 **
** Profile ** Start :  cpu=0:00:00.0, mem=1684.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1684.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1694.9M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1686.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1686.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.616  | -0.543  | -0.616  |
|           TNS (ns):|-730.335 |-657.763 | -72.572 |
|    Violating Paths:|  2719   |  2559   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.102%
       (99.210% with Fillers)
Routing Overflow: 0.22% H and 0.28% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1686.9M
**optDesign ... cpu = 0:08:52, real = 0:08:51, mem = 1684.9M, totSessionCpu=1:14:57 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          16  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 17 warning(s), 16 error(s)

**ccopt_design ... cpu = 0:11:29, real = 0:11:27, mem = 1651.2M, totSessionCpu=1:14:57 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1657.2M, totSessionCpu=1:14:58 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1657.2M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:14:59 mem=1655.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:05.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:06.0 totSessionCpu=0:00:16.1 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:00:16.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [79681 node(s), 214803 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:00:19.7 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=1:15:12 mem=1655.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1655.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1663.2M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1668.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1668.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1668.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.616  | -0.543  | -0.616  |
|           TNS (ns):|-730.335 |-657.763 | -72.572 |
|    Violating Paths:|  2719   |  2559   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.268  | -0.268  |  0.000  |
|           TNS (ns):| -73.884 | -73.884 |  0.000  |
|    Violating Paths:|  1218   |  1218   |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.102%
       (99.210% with Fillers)
Routing Overflow: 0.22% H and 0.28% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1676.6M, totSessionCpu=1:15:16 **
*info: Run optDesign holdfix with 1 thread.
Info: 157 nets with fixed/cover wires excluded.
Info: 314 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:18.0 real=0:00:19.0 totSessionCpu=1:15:17 mem=1858.3M density=99.210% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2680
      TNS :     -73.8817
      #VP :         1218
  Density :      99.210%
------------------------------------------------------------------------------------------
 cpu=0:00:18.6 real=0:00:19.0 totSessionCpu=1:15:18 mem=1858.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2680
      TNS :     -73.8817
      #VP :         1218
  Density :      99.210%
------------------------------------------------------------------------------------------
 cpu=0:00:18.9 real=0:00:19.0 totSessionCpu=1:15:18 mem=1858.3M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:19.2 real=0:00:20.0 totSessionCpu=1:15:18 mem=1858.3M density=99.210% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 8488 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:19.4 real=0:00:20.0 totSessionCpu=1:15:19 mem=1858.3M density=99.210%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1678.5M, totSessionCpu=1:15:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1678.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1678.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:05.0 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:06.0 totSessionCpu=0:00:27.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-4:0-1.-6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:08.4, mem=1680.5M
** Profile ** Total reports :  cpu=0:00:01.1, mem=1680.5M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1680.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.616  | -0.543  | -0.616  |
|           TNS (ns):|-730.335 |-657.763 | -72.572 |
|    Violating Paths:|  2719   |  2559   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.268  | -0.268  |  0.000  |
|           TNS (ns):| -73.884 | -73.884 |  0.000  |
|    Violating Paths:|  1218   |  1218   |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.102%
       (99.210% with Fillers)
Routing Overflow: 0.22% H and 0.28% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1680.5M
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1678.5M, totSessionCpu=1:15:29 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.4971 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1678.5M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1367.45 (MB), peak = 1501.46 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1653.5M, init mem=1653.5M)
Overlapping with other instance:	51269
Orientation Violation:	37467
*info: Placed = 74690          (Fixed = 156)
*info: Unplaced = 0           
Placement Density:99.21%(266306/268425)
Finished checkPlace (cpu: total=0:00:01.1, vio checks=0:00:00.4; mem=1653.5M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (157) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1653.5M) ***
#Start route 314 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar  7 16:29:41 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory6_reg_16_ connects to NET core_instance/CTS_301 at location ( 92.300 313.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_56_ connects to NET core_instance/CTS_301 at location ( 92.300 332.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_5_ connects to NET core_instance/CTS_301 at location ( 98.700 328.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/memory14_reg_4_ connects to NET core_instance/CTS_301 at location ( 98.700 326.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_11_ connects to NET core_instance/CTS_301 at location ( 104.100 327.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory13_reg_11_ connects to NET core_instance/CTS_301 at location ( 101.300 338.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_32_ connects to NET core_instance/CTS_301 at location ( 104.900 353.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory0_reg_60_ connects to NET core_instance/CTS_301 at location ( 100.900 353.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_32_ connects to NET core_instance/CTS_301 at location ( 109.500 350.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_32_ connects to NET core_instance/CTS_301 at location ( 110.300 349.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_60_ connects to NET core_instance/CTS_301 at location ( 114.100 342.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory10_reg_5_ connects to NET core_instance/CTS_301 at location ( 111.100 342.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory12_reg_5_ connects to NET core_instance/CTS_301 at location ( 110.500 343.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_60_ connects to NET core_instance/CTS_301 at location ( 120.900 345.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory8_reg_5_ connects to NET core_instance/CTS_301 at location ( 117.100 345.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory14_reg_60_ connects to NET core_instance/CTS_301 at location ( 112.500 347.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_60_ connects to NET core_instance/CTS_301 at location ( 113.300 347.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory9_reg_5_ connects to NET core_instance/CTS_301 at location ( 118.100 340.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_11_ connects to NET core_instance/CTS_301 at location ( 113.500 340.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_11_ connects to NET core_instance/CTS_301 at location ( 113.900 336.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_301 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_300 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_298 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_297 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_296 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_295 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_293 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_291 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_290 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_286 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_285 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_282 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36413 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_128. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_773. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_1412. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1624. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_9855. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10743. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_9859. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_9858. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_9717. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10005 FILLER_9548. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10006 FILLER_8652. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_7913. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_842. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 FILLER_10613. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10752. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 34568 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1392.61 (MB), peak = 1501.46 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 45.520 392.490 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 45.920 390.690 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.520 378.090 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 27.520 396.090 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.120 396.090 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.320 381.690 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 44.320 394.290 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 35.120 397.890 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 29.720 399.690 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 30.875 401.310 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.675 394.110 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.475 385.110 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.075 403.110 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.875 392.310 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.475 404.910 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.075 383.310 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.675 392.310 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.875 392.310 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.320 390.690 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.720 390.690 ) on M1 for NET core_instance/CTS_228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#156 routed nets are extracted.
#    155 (0.43%) extracted nets are partially routed.
#1 routed net are imported.
#157 (0.43%) nets are without wires.
#36101 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 36415.
#
#Number of eco nets is 155
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 16:29:46 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 16:29:47 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.13%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.91%
#
#  314 nets (0.86%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1396.85 (MB), peak = 1501.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1431.65 (MB), peak = 1501.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.59 (MB), peak = 1501.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of nets with skipped attribute = 35979 (skipped).
#Total number of routable nets = 314.
#Total number of nets in the design = 36415.
#
#310 routable nets have only global wires.
#4 routable nets have only detail routed wires.
#35979 skipped nets have only detail routed wires.
#310 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                310               0  
#------------------------------------------------
#        Total                310               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                314           35979  
#------------------------------------------------
#        Total                314           35979  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      3(0.06%)   (0.06%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 56537 um.
#Total half perimeter of net bounding box = 16826 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 1295 um.
#Total wire length on LAYER M3 = 31508 um.
#Total wire length on LAYER M4 = 23730 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25143
#Total number of multi-cut vias = 121 (  0.5%)
#Total number of single cut vias = 25022 ( 99.5%)
#Up-Via Summary (total 25143):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        9021 ( 98.7%)       121 (  1.3%)       9142
#  Metal 2        7675 (100.0%)         0 (  0.0%)       7675
#  Metal 3        8326 (100.0%)         0 (  0.0%)       8326
#-----------------------------------------------------------
#                25022 ( 99.5%)       121 (  0.5%)      25143 
#
#Total number of involved priority nets 310
#Maximum src to sink distance for priority net 347.8
#Average of max src_to_sink distance for priority net 59.8
#Average of ave src_to_sink distance for priority net 34.8
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1432.81 (MB), peak = 1501.46 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.42 (MB), peak = 1501.46 (MB)
#Start Track Assignment.
#Done with 2636 horizontal wires in 2 hboxes and 1312 vertical wires in 2 hboxes.
#Done with 68 horizontal wires in 2 hboxes and 26 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 58475 um.
#Total half perimeter of net bounding box = 16826 um.
#Total wire length on LAYER M1 = 1891 um.
#Total wire length on LAYER M2 = 1301 um.
#Total wire length on LAYER M3 = 31473 um.
#Total wire length on LAYER M4 = 23810 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24702
#Total number of multi-cut vias = 121 (  0.5%)
#Total number of single cut vias = 24581 ( 99.5%)
#Up-Via Summary (total 24702):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8817 ( 98.6%)       121 (  1.4%)       8938
#  Metal 2        7468 (100.0%)         0 (  0.0%)       7468
#  Metal 3        8296 (100.0%)         0 (  0.0%)       8296
#-----------------------------------------------------------
#                24581 ( 99.5%)       121 (  0.5%)      24702 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1431.62 (MB), peak = 1501.46 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 46.09 (MB)
#Total memory = 1431.62 (MB)
#Peak memory = 1501.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.6% of the total area was rechecked for DRC, and 75.7% required routing.
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   MinCut   Totals
#	M1            0       14        1        4       19
#	M2            1        0        0        0        1
#	Totals        1       14        1        4       20
#3725 out of 74690 instances need to be verified(marked ipoed).
#56.0% of the total area is being checked for drcs
#56.0% of the total area was checked
#    number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   MinCut   Totals
#	M1            0       15        1        4       20
#	M2            2        0        0        0        2
#	Totals        2       15        1        4       22
#cpu time = 00:01:21, elapsed time = 00:01:22, memory = 1456.34 (MB), peak = 1501.46 (MB)
#start 1st optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        4        6
#	Totals        2        4        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1427.91 (MB), peak = 1501.46 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.33 (MB), peak = 1501.46 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.45 (MB), peak = 1501.46 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.46 (MB), peak = 1501.46 (MB)
#start 5th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1432.46 (MB), peak = 1501.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 47757 um.
#Total half perimeter of net bounding box = 16826 um.
#Total wire length on LAYER M1 = 159 um.
#Total wire length on LAYER M2 = 9772 um.
#Total wire length on LAYER M3 = 23189 um.
#Total wire length on LAYER M4 = 14638 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20171
#Total number of multi-cut vias = 304 (  1.5%)
#Total number of single cut vias = 19867 ( 98.5%)
#Up-Via Summary (total 20171):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8948 ( 96.7%)       304 (  3.3%)       9252
#  Metal 2        6492 (100.0%)         0 (  0.0%)       6492
#  Metal 3        4427 (100.0%)         0 (  0.0%)       4427
#-----------------------------------------------------------
#                19867 ( 98.5%)       304 (  1.5%)      20171 
#
#Total number of DRC violations = 1
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:01:22
#Elapsed time = 00:01:23
#Increased memory = -13.36 (MB)
#Total memory = 1418.26 (MB)
#Peak memory = 1501.46 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:22
#Elapsed time = 00:01:23
#Increased memory = -13.36 (MB)
#Total memory = 1418.26 (MB)
#Peak memory = 1501.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:31
#Elapsed time = 00:01:32
#Increased memory = -6.10 (MB)
#Total memory = 1370.45 (MB)
#Peak memory = 1501.46 (MB)
#Number of warnings = 85
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 16:31:13 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar  7 16:31:13 2025
#
#Generating timing data, please wait...
#36293 total nets, 314 already routed, 314 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1722.09 CPU=0:00:05.1 REAL=0:00:05.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1339.80 (MB), peak = 1501.46 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_4971.tif.gz ...
#Read in timing information for 243 ports, 33850 instances from timing file .timing_file_4971.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36413 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 34568 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1321.00 (MB), peak = 1501.46 (MB)
#Merging special wires...
#Number of eco nets is 642
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 16:31:28 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 16:31:29 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.13%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.91%
#
#  314 nets (0.86%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1324.70 (MB), peak = 1501.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.19 (MB), peak = 1501.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1432.10 (MB), peak = 1501.46 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1440.76 (MB), peak = 1501.46 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1445.82 (MB), peak = 1501.46 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1446.06 (MB), peak = 1501.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of routable nets = 36293.
#Total number of nets in the design = 36415.
#
#35523 routable nets have only global wires.
#770 routable nets have only detail routed wires.
#314 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           35523  
#-----------------------------
#        Total           35523  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                314           35979  
#------------------------------------------------
#        Total                314           35979  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     23(0.48%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.48%)
#   Metal 2   1309(4.11%)    263(0.83%)     39(0.12%)      5(0.02%)   (5.07%)
#   Metal 3     30(0.09%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.09%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1362(1.36%)    263(0.26%)     39(0.04%)      5(0.00%)   (1.66%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.14% H + 2.55% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 737162 um.
#Total half perimeter of net bounding box = 634759 um.
#Total wire length on LAYER M1 = 276 um.
#Total wire length on LAYER M2 = 222976 um.
#Total wire length on LAYER M3 = 324807 um.
#Total wire length on LAYER M4 = 189103 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222064
#Total number of multi-cut vias = 304 (  0.1%)
#Total number of single cut vias = 221760 ( 99.9%)
#Up-Via Summary (total 222064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      121684 ( 99.8%)       304 (  0.2%)     121988
#  Metal 2       82051 (100.0%)         0 (  0.0%)      82051
#  Metal 3       18025 (100.0%)         0 (  0.0%)      18025
#-----------------------------------------------------------
#               221760 ( 99.9%)       304 (  0.1%)     222064 
#
#Max overcon = 14 tracks.
#Total overcon = 1.66%.
#Worst layer Gcell overcon rate = 0.09%.
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1446.08 (MB), peak = 1501.46 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1357.75 (MB), peak = 1501.46 (MB)
#Start Track Assignment.
#Done with 50851 horizontal wires in 2 hboxes and 54227 vertical wires in 2 hboxes.
#Done with 10885 horizontal wires in 2 hboxes and 10675 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 769530 um.
#Total half perimeter of net bounding box = 634759 um.
#Total wire length on LAYER M1 = 24950 um.
#Total wire length on LAYER M2 = 220839 um.
#Total wire length on LAYER M3 = 334090 um.
#Total wire length on LAYER M4 = 189651 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 222064
#Total number of multi-cut vias = 304 (  0.1%)
#Total number of single cut vias = 221760 ( 99.9%)
#Up-Via Summary (total 222064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      121684 ( 99.8%)       304 (  0.2%)     121988
#  Metal 2       82051 (100.0%)         0 (  0.0%)      82051
#  Metal 3       18025 (100.0%)         0 (  0.0%)      18025
#-----------------------------------------------------------
#               221760 ( 99.9%)       304 (  0.1%)     222064 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1378.31 (MB), peak = 1501.46 (MB)
#
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 62.43 (MB)
#Total memory = 1378.31 (MB)
#Peak memory = 1501.46 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 14743
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          823      205     1935     5015      872      263      264     9377
#	M2         2249     1717     1323        2        0        0       70     5361
#	M3            4        0        1        0        0        0        0        5
#	Totals     3076     1922     3259     5017      872      263      334    14743
#cpu time = 00:06:22, elapsed time = 00:06:23, memory = 1462.59 (MB), peak = 1501.46 (MB)
#start 1st optimization iteration ...
#    completing 10% with 14458 violations
#    cpu time = 00:01:04, elapsed time = 00:01:04, memory = 1531.18 (MB), peak = 1532.00 (MB)
#    completing 20% with 14174 violations
#    cpu time = 00:02:28, elapsed time = 00:02:28, memory = 1551.35 (MB), peak = 1553.18 (MB)
#    completing 30% with 13919 violations
#    cpu time = 00:03:40, elapsed time = 00:03:40, memory = 1553.06 (MB), peak = 1555.32 (MB)
#    completing 40% with 13786 violations
#    cpu time = 00:04:41, elapsed time = 00:04:41, memory = 1553.19 (MB), peak = 1555.32 (MB)
#    completing 50% with 13657 violations
#    cpu time = 00:05:38, elapsed time = 00:05:38, memory = 1507.77 (MB), peak = 1555.32 (MB)
#    completing 60% with 13408 violations
#    cpu time = 00:07:05, elapsed time = 00:07:06, memory = 1644.04 (MB), peak = 1644.15 (MB)
#    completing 70% with 13193 violations
#    cpu time = 00:08:13, elapsed time = 00:08:13, memory = 1622.68 (MB), peak = 1644.15 (MB)
#    completing 80% with 12926 violations
#    cpu time = 00:09:24, elapsed time = 00:09:25, memory = 1533.49 (MB), peak = 1644.15 (MB)
#    completing 90% with 12536 violations
#    cpu time = 00:10:51, elapsed time = 00:10:52, memory = 1573.97 (MB), peak = 1644.15 (MB)
#    completing 100% with 12250 violations
#    cpu time = 00:12:11, elapsed time = 00:12:11, memory = 1531.70 (MB), peak = 1644.15 (MB)
#    number of violations = 12250
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1072      297     3671     1562      630        0      386     7618
#	M2         1393     1407     1128       23       57      310      110     4428
#	M3           39       19      105        1        0       26        9      199
#	M4            0        0        5        0        0        0        0        5
#	Totals     2504     1723     4909     1586      687      336      505    12250
#cpu time = 00:12:11, elapsed time = 00:12:12, memory = 1531.77 (MB), peak = 1644.15 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 12128 violations
#    cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1532.03 (MB), peak = 1644.15 (MB)
#    completing 20% with 11988 violations
#    cpu time = 00:02:25, elapsed time = 00:02:25, memory = 1568.85 (MB), peak = 1644.15 (MB)
#    completing 30% with 11866 violations
#    cpu time = 00:03:30, elapsed time = 00:03:30, memory = 1517.15 (MB), peak = 1644.15 (MB)
#    completing 40% with 11756 violations
#    cpu time = 00:04:22, elapsed time = 00:04:22, memory = 1566.19 (MB), peak = 1644.15 (MB)
#    completing 50% with 11593 violations
#    cpu time = 00:05:40, elapsed time = 00:05:40, memory = 1587.30 (MB), peak = 1644.15 (MB)
#    completing 60% with 11456 violations
#    cpu time = 00:06:26, elapsed time = 00:06:26, memory = 1587.32 (MB), peak = 1644.15 (MB)
#    completing 70% with 11326 violations
#    cpu time = 00:07:17, elapsed time = 00:07:17, memory = 1588.49 (MB), peak = 1644.15 (MB)
#    completing 80% with 11191 violations
#    cpu time = 00:08:19, elapsed time = 00:08:19, memory = 1588.59 (MB), peak = 1644.15 (MB)
#    completing 90% with 11021 violations
#    cpu time = 00:09:35, elapsed time = 00:09:35, memory = 1499.46 (MB), peak = 1644.15 (MB)
#    completing 100% with 10845 violations
#    cpu time = 00:10:33, elapsed time = 00:10:34, memory = 1547.90 (MB), peak = 1644.15 (MB)
#    number of violations = 10845
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          954      146     3585     1477      450        0      410     7022
#	M2         1243     1051      964       17       43      259      112     3689
#	M3           27       11       72        2        0       16        5      133
#	M4            0        0        1        0        0        0        0        1
#	Totals     2224     1208     4622     1496      493      275      527    10845
#cpu time = 00:10:34, elapsed time = 00:10:34, memory = 1547.91 (MB), peak = 1644.15 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 767637 um.
#Total half perimeter of net bounding box = 634759 um.
#Total wire length on LAYER M1 = 3513 um.
#Total wire length on LAYER M2 = 217934 um.
#Total wire length on LAYER M3 = 332177 um.
#Total wire length on LAYER M4 = 214013 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 271766
#Total number of multi-cut vias = 1723 (  0.6%)
#Total number of single cut vias = 270043 ( 99.4%)
#Up-Via Summary (total 271766):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126745 ( 98.7%)      1723 (  1.3%)     128468
#  Metal 2      115436 (100.0%)         0 (  0.0%)     115436
#  Metal 3       27862 (100.0%)         0 (  0.0%)      27862
#-----------------------------------------------------------
#               270043 ( 99.4%)      1723 (  0.6%)     271766 
#
#Total number of DRC violations = 10845
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 7022
#Total number of violations on LAYER M2 = 3689
#Total number of violations on LAYER M3 = 133
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:29:07
#Elapsed time = 00:29:09
#Increased memory = 8.98 (MB)
#Total memory = 1387.29 (MB)
#Peak memory = 1644.15 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar  7 17:01:09 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.26 (MB), peak = 1644.15 (MB)
#
#Start Post Route Wire Spread.
#Done with 10145 horizontal wires in 3 hboxes and 9810 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 775313 um.
#Total half perimeter of net bounding box = 634759 um.
#Total wire length on LAYER M1 = 3514 um.
#Total wire length on LAYER M2 = 219333 um.
#Total wire length on LAYER M3 = 335969 um.
#Total wire length on LAYER M4 = 216498 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 271766
#Total number of multi-cut vias = 1723 (  0.6%)
#Total number of single cut vias = 270043 ( 99.4%)
#Up-Via Summary (total 271766):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126745 ( 98.7%)      1723 (  1.3%)     128468
#  Metal 2      115436 (100.0%)         0 (  0.0%)     115436
#  Metal 3       27862 (100.0%)         0 (  0.0%)      27862
#-----------------------------------------------------------
#               270043 ( 99.4%)      1723 (  0.6%)     271766 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1434.12 (MB), peak = 1644.15 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 775313 um.
#Total half perimeter of net bounding box = 634759 um.
#Total wire length on LAYER M1 = 3514 um.
#Total wire length on LAYER M2 = 219333 um.
#Total wire length on LAYER M3 = 335969 um.
#Total wire length on LAYER M4 = 216498 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 271766
#Total number of multi-cut vias = 1723 (  0.6%)
#Total number of single cut vias = 270043 ( 99.4%)
#Up-Via Summary (total 271766):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      126745 ( 98.7%)      1723 (  1.3%)     128468
#  Metal 2      115436 (100.0%)         0 (  0.0%)     115436
#  Metal 3       27862 (100.0%)         0 (  0.0%)      27862
#-----------------------------------------------------------
#               270043 ( 99.4%)      1723 (  0.6%)     271766 
#
#
#Start DRC checking..
#    number of violations = 11251
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          966      150     3625     1530      473        0      436     7180
#	M2         1285     1109     1100       17       43      262      118     3934
#	M3           27       12       74        2        0       16        5      136
#	M4            0        0        1        0        0        0        0        1
#	Totals     2278     1271     4800     1549      516      278      559    11251
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1473.87 (MB), peak = 1644.15 (MB)
#CELL_VIEW fullchip,init has 11251 DRC violations
#Total number of DRC violations = 11251
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7180
#Total number of violations on LAYER M2 = 3934
#Total number of violations on LAYER M3 = 136
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 406 DRCs
#
#Start Post Route via swapping..
#    number of violations = 11261
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          966      150     3627     1530      475        0      436     7184
#	M2         1285     1113     1102       17       43      262      118     3940
#	M3           27       12       74        2        0       16        5      136
#	M4            0        0        1        0        0        0        0        1
#	Totals     2278     1275     4804     1549      518      278      559    11261
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1395.39 (MB), peak = 1644.15 (MB)
#    number of violations = 11008
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          960      145     3603     1483      473        0      433     7097
#	M2         1240     1033     1076       17       43      253      114     3776
#	M3           26       12       74        2        0       15        5      134
#	M4            0        0        1        0        0        0        0        1
#	Totals     2226     1190     4754     1502      516      268      552    11008
#cpu time = 00:01:42, elapsed time = 00:01:42, memory = 1395.45 (MB), peak = 1644.15 (MB)
#CELL_VIEW fullchip,init has 11008 DRC violations
#Total number of DRC violations = 11008
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7097
#Total number of violations on LAYER M2 = 3776
#Total number of violations on LAYER M3 = 134
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 314
#Total wire length = 775313 um.
#Total half perimeter of net bounding box = 634759 um.
#Total wire length on LAYER M1 = 3514 um.
#Total wire length on LAYER M2 = 219333 um.
#Total wire length on LAYER M3 = 335969 um.
#Total wire length on LAYER M4 = 216498 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 271766
#Total number of multi-cut vias = 161783 ( 59.5%)
#Total number of single cut vias = 109983 ( 40.5%)
#Up-Via Summary (total 271766):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       99778 ( 77.7%)     28690 ( 22.3%)     128468
#  Metal 2        9429 (  8.2%)    106007 ( 91.8%)     115436
#  Metal 3         776 (  2.8%)     27086 ( 97.2%)      27862
#-----------------------------------------------------------
#               109983 ( 40.5%)    161783 ( 59.5%)     271766 
#
#detailRoute Statistics:
#Cpu time = 00:31:23
#Elapsed time = 00:31:25
#Increased memory = 16.17 (MB)
#Total memory = 1394.48 (MB)
#Peak memory = 1644.15 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:32:11
#Elapsed time = 00:32:15
#Increased memory = -20.05 (MB)
#Total memory = 1350.39 (MB)
#Peak memory = 1644.15 (MB)
#Number of warnings = 1
#Total number of warnings = 138
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 17:03:27 2025
#
#routeDesign: cpu time = 00:33:44, elapsed time = 00:33:47, memory = 1307.68 (MB), peak = 1644.15 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=74690 and nets=36415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1677.6M)
Extracted 10.0004% (CPU Time= 0:00:00.8  MEM= 1725.2M)
Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1725.2M)
Extracted 30.0004% (CPU Time= 0:00:01.2  MEM= 1725.2M)
Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 1725.2M)
Extracted 50.0004% (CPU Time= 0:00:01.8  MEM= 1725.2M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1729.2M)
Extracted 70.0004% (CPU Time= 0:00:03.1  MEM= 1729.2M)
Extracted 80.0005% (CPU Time= 0:00:03.8  MEM= 1729.2M)
Extracted 90.0004% (CPU Time= 0:00:04.1  MEM= 1729.2M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1729.2M)
Number of Extracted Resistors     : 711014
Number of Extracted Ground Cap.   : 700806
Number of Extracted Coupling Cap. : 1243300
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1717.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1717.207M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1708.8M, totSessionCpu=1:49:37 **
#Created 847 library cell signatures
#Created 36415 NETS and 0 SPECIALNETS signatures
#Created 74691 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.71 (MB), peak = 1644.15 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1361.71 (MB), peak = 1644.15 (MB)
Begin checking placement ... (start mem=1708.8M, init mem=1708.8M)
Overlapping with other instance:	51168
Orientation Violation:	37467
Placement Blockage Violation:	88
*info: Placed = 74690          (Fixed = 156)
*info: Unplaced = 0           
Placement Density:99.21%(266306/268425)
Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1708.8M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 33850

Instance distribution across the VT partitions:

 LVT : inst = 11374 (33.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 11374 (33.6%)

 HVT : inst = 22476 (66.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 22476 (66.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=74690 and nets=36415 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1700.8M)
Extracted 10.0004% (CPU Time= 0:00:00.8  MEM= 1757.4M)
Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 1757.4M)
Extracted 30.0004% (CPU Time= 0:00:01.3  MEM= 1757.4M)
Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 1757.4M)
Extracted 50.0004% (CPU Time= 0:00:01.9  MEM= 1757.4M)
Extracted 60.0005% (CPU Time= 0:00:02.4  MEM= 1761.4M)
Extracted 70.0004% (CPU Time= 0:00:03.2  MEM= 1761.4M)
Extracted 80.0005% (CPU Time= 0:00:03.9  MEM= 1761.4M)
Extracted 90.0004% (CPU Time= 0:00:04.2  MEM= 1761.4M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 1761.4M)
Number of Extracted Resistors     : 711014
Number of Extracted Ground Cap.   : 700806
Number of Extracted Coupling Cap. : 1243300
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1741.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 1741.387M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:05.5 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:08.0 totSessionCpu=0:00:35.9 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:00:35.9 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36415,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1841.98 CPU=0:00:11.8 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:12.9  real=0:00:13.0  mem= 1842.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36415,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1818.02 CPU=0:00:07.6 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 1818.0M) ***
*** Done Building Timing Graph (cpu=0:00:24.0 real=0:00:24.0 totSessionCpu=1:50:20 mem=1818.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1818.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1818.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1818.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1818.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.583  | -0.581  | -0.583  |
|           TNS (ns):|-782.259 |-713.462 | -68.797 |
|    Violating Paths:|  2843   |  2683   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.102%
       (99.210% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1722.9M, totSessionCpu=1:50:21 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 1789.70M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 314 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.58 |          0|          0|          0|  99.21  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.58 |          0|          0|          0|  99.21  |   0:00:00.0|    1997.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1997.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1867.6M, totSessionCpu=1:50:27 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1867.55M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1867.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1867.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1877.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1877.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1867.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.583  | -0.581  | -0.583  |
|           TNS (ns):|-782.259 |-713.462 | -68.797 |
|    Violating Paths:|  2843   |  2683   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.102%
       (99.210% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1877.6M
**optDesign ... cpu = 0:00:52, real = 0:00:53, mem = 1867.6M, totSessionCpu=1:50:29 **
*** Timing NOT met, worst failing slack is -0.583
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 314 clock nets excluded from IPO operation.
*info: 314 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.583 TNS Slack -782.256 Density 99.21
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.581|   -0.583|-713.459| -782.256|    99.21%|   0:00:00.0| 1934.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.561|   -0.583|-704.925| -773.722|    99.21%|   0:00:00.0| 1938.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.553|   -0.583|-701.015| -769.812|    99.21%|   0:00:01.0| 1949.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.552|   -0.583|-694.135| -762.932|    99.22%|   0:00:01.0| 1949.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.549|   -0.583|-692.797| -761.594|    99.22%|   0:00:00.0| 1949.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.545|   -0.583|-691.881| -760.678|    99.22%|   0:00:01.0| 1950.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.545|   -0.583|-689.076| -757.873|    99.22%|   0:00:01.0| 1950.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.545|   -0.583|-689.076| -757.873|    99.22%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.544|   -0.583|-688.503| -757.300|    99.22%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.543|   -0.583|-689.094| -757.891|    99.23%|   0:00:03.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.543|   -0.583|-689.022| -757.819|    99.24%|   0:00:00.0| 1952.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 6 and inserted 14 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.420|   -0.696|-630.708| -718.563|    99.25%|   0:00:14.0| 2011.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/D                             |
|  -0.412|   -0.696|-625.676| -713.531|    99.26%|   0:00:01.0| 2011.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -0.410|   -0.696|-618.862| -706.717|    99.26%|   0:00:01.0| 2011.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.410|   -0.696|-617.717| -705.572|    99.26%|   0:00:01.0| 2011.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.405|   -0.696|-610.788| -698.718|    99.28%|   0:00:11.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.405|   -0.696|-610.069| -697.999|    99.28%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.405|   -0.696|-610.069| -698.000|    99.29%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.5 real=0:00:36.0 mem=2023.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.696|   -0.696| -87.931| -698.000|    99.29%|   0:00:00.0| 2023.1M|   WC_VIEW|  default| out[72]                                            |
|  -0.696|   -0.696| -87.888| -697.957|    99.29%|   0:00:00.0| 2023.1M|   WC_VIEW|  default| out[72]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2023.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.8 real=0:00:36.0 mem=2023.1M) ***
** GigaOpt Optimizer WNS Slack -0.696 TNS Slack -697.957 Density 99.29
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 157 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:36.7 real=0:00:36.0 mem=2023.1M) ***
*** Starting refinePlace (1:51:10 mem=2004.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2004.1MB
*** Finished refinePlace (1:51:11 mem=2004.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 335 clock nets excluded from IPO operation.
*info: 335 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.696 TNS Slack -697.794 Density 99.31
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.405|   -0.696|-609.906| -697.794|    99.31%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.405|   -0.696|-605.510| -693.398|    99.32%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.405|   -0.696|-603.754| -691.642|    99.32%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.405|   -0.696|-603.200| -691.088|    99.32%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.405|   -0.696|-601.090| -688.978|    99.32%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/D                             |
|  -0.405|   -0.696|-598.530| -686.418|    99.32%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.405|   -0.696|-598.330| -686.218|    99.32%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
|  -0.405|   -0.696|-594.705| -682.593|    99.32%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.405|   -0.696|-592.742| -680.630|    99.33%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_5_/D                              |
|  -0.405|   -0.696|-592.723| -680.611|    99.33%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_5_/D                              |
|  -0.405|   -0.696|-586.457| -674.345|    99.33%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.405|   -0.696|-583.185| -671.073|    99.33%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.405|   -0.696|-582.596| -670.484|    99.33%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.405|   -0.696|-580.373| -668.261|    99.34%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -0.405|   -0.696|-580.349| -668.237|    99.34%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -0.405|   -0.696|-577.486| -665.373|    99.34%|   0:00:01.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.405|   -0.696|-575.967| -663.855|    99.34%|   0:00:00.0| 2023.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_44_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 11 and inserted 22 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.408|   -0.696|-555.067| -643.153|    99.34%|   0:00:12.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -0.408|   -0.696|-549.697| -637.783|    99.34%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.408|   -0.696|-549.051| -637.136|    99.35%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.408|   -0.696|-548.654| -636.740|    99.35%|   0:00:01.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_18_/D                             |
|  -0.408|   -0.696|-547.041| -635.127|    99.35%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_18_/D                             |
|  -0.408|   -0.696|-546.844| -634.929|    99.35%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
|  -0.408|   -0.696|-546.820| -634.906|    99.35%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
|  -0.408|   -0.696|-546.619| -634.705|    99.36%|   0:00:01.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
|  -0.408|   -0.696|-546.440| -634.526|    99.36%|   0:00:01.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.408|   -0.696|-545.305| -633.391|    99.36%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
|  -0.408|   -0.696|-545.278| -633.363|    99.37%|   0:00:01.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
|  -0.408|   -0.696|-545.243| -633.328|    99.37%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_53_/D                           |
|  -0.408|   -0.696|-544.858| -632.944|    99.37%|   0:00:01.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.408|   -0.696|-544.664| -632.749|    99.37%|   0:00:01.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
|  -0.408|   -0.696|-544.161| -632.247|    99.37%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_19_/D                           |
|  -0.408|   -0.696|-544.096| -632.181|    99.37%|   0:00:00.0| 2051.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 46 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.408|   -0.696|-518.369| -606.525|    99.37%|   0:00:13.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.408|   -0.696|-517.813| -605.970|    99.37%|   0:00:00.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/D                            |
|  -0.408|   -0.696|-517.684| -605.841|    99.37%|   0:00:00.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.408|   -0.696|-517.414| -605.570|    99.37%|   0:00:00.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.408|   -0.696|-515.978| -604.134|    99.37%|   0:00:01.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.408|   -0.696|-515.951| -604.107|    99.37%|   0:00:00.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_4_/D                            |
|  -0.408|   -0.696|-515.835| -603.991|    99.37%|   0:00:00.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.408|   -0.696|-515.738| -603.894|    99.38%|   0:00:01.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.408|   -0.696|-515.671| -603.827|    99.38%|   0:00:00.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.408|   -0.696|-515.671| -603.827|    99.38%|   0:00:00.0| 2058.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.9 real=0:00:42.0 mem=2058.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.696|   -0.696| -88.156| -603.827|    99.38%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[72]                                            |
|  -0.696|   -0.696| -87.891| -603.562|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[125]                                           |
|  -0.696|   -0.696| -87.825| -603.496|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[55]                                            |
|  -0.696|   -0.696| -87.825| -603.496|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[17]                                            |
|  -0.696|   -0.696| -87.801| -603.472|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[3]                                             |
|  -0.696|   -0.696| -87.761| -603.432|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[18]                                            |
|  -0.696|   -0.696| -87.689| -603.360|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[31]                                            |
|  -0.696|   -0.696| -87.542| -603.213|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[34]                                            |
|  -0.696|   -0.696| -87.438| -603.109|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[21]                                            |
|  -0.696|   -0.696| -87.438| -603.109|    99.39%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[5]                                             |
|  -0.696|   -0.696| -87.356| -603.027|    99.40%|   0:00:01.0| 2058.1M|   WC_VIEW|  default| out[82]                                            |
|  -0.696|   -0.696| -87.356| -603.027|    99.40%|   0:00:00.0| 2058.1M|   WC_VIEW|  default| out[72]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2058.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:43.1 real=0:00:44.0 mem=2058.1M) ***
** GigaOpt Optimizer WNS Slack -0.696 TNS Slack -603.027 Density 99.40
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 115 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:43.9 real=0:00:44.0 mem=2058.1M) ***
*** Starting refinePlace (1:52:00 mem=2039.1M) ***
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2039.1MB
*** Finished refinePlace (1:52:00 mem=2039.1M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1922.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1922.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1930.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1930.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.695  | -0.408  | -0.695  |
|           TNS (ns):|-602.998 |-515.633 | -87.364 |
|    Violating Paths:|  2435   |  2275   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.392%
       (99.500% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1930.6M
Info: 403 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1626.04MB/1626.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1626.04MB/1626.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1626.04MB/1626.04MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 17:06:03 (2025-Mar-08 01:06:03 GMT)
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 10%
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 20%
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 30%
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 40%
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 50%
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 60%
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 70%
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 80%
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 90%

Finished Levelizing
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT)

Starting Activity Propagation
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT)
2025-Mar-07 17:06:04 (2025-Mar-08 01:06:04 GMT): 10%
2025-Mar-07 17:06:05 (2025-Mar-08 01:06:05 GMT): 20%

Finished Activity Propagation
2025-Mar-07 17:06:05 (2025-Mar-08 01:06:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1626.59MB/1626.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 17:06:05 (2025-Mar-08 01:06:05 GMT)
 ... Calculating switching power
2025-Mar-07 17:06:06 (2025-Mar-08 01:06:06 GMT): 10%
2025-Mar-07 17:06:06 (2025-Mar-08 01:06:06 GMT): 20%
2025-Mar-07 17:06:06 (2025-Mar-08 01:06:06 GMT): 30%
2025-Mar-07 17:06:06 (2025-Mar-08 01:06:06 GMT): 40%
2025-Mar-07 17:06:06 (2025-Mar-08 01:06:06 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 17:06:07 (2025-Mar-08 01:06:07 GMT): 60%
2025-Mar-07 17:06:08 (2025-Mar-08 01:06:08 GMT): 70%
2025-Mar-07 17:06:09 (2025-Mar-08 01:06:09 GMT): 80%
2025-Mar-07 17:06:10 (2025-Mar-08 01:06:10 GMT): 90%

Finished Calculating power
2025-Mar-07 17:06:10 (2025-Mar-08 01:06:10 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1626.90MB/1626.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1626.90MB/1626.90MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1626.90MB/1626.90MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 17:06:10 (2025-Mar-08 01:06:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      101.64850207 	   71.0245%
Total Switching Power:      39.51775353 	   27.6121%
Total Leakage Power:         1.95127882 	    1.3634%
Total Power:               143.11753466
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         67.34       2.768      0.5238       70.63       49.35
Macro                                  0           0      0.4809      0.4809       0.336
IO                                     0           0           0           0           0
Combinational                      27.28       24.49      0.8932       52.66        36.8
Clock (Combinational)              7.027       12.26     0.05347       19.34       13.52
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              101.6       39.52       1.951       143.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      101.6       39.52       1.951       143.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.027       12.26     0.05347       19.34       13.52
-----------------------------------------------------------------------------------------
Total                              7.027       12.26     0.05347       19.34       13.52
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_11 (CKBD16): 	    0.1407
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U67 (CMPE42D2): 	 0.0002639
* 		Total Cap: 	2.49524e-10 F
* 		Total instances in design: 74895
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 40840
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1628.19MB/1628.19MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.696  TNS Slack -602.997 Density 99.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.50%|        -|  -0.696|-602.997|   0:00:00.0| 2203.4M|
Info: Power reclaim will skip 3124 instances with hold cells
|    99.37%|      802|  -0.696|-601.726|   0:00:21.0| 2203.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.696  TNS Slack -601.726 Density 99.37
** Finished Core Power Optimization (cpu = 0:00:21.9) (real = 0:00:22.0) **
*** Starting refinePlace (1:52:33 mem=2159.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2159.5MB
*** Finished refinePlace (1:52:33 mem=2159.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:02:56, real = 0:02:57, mem = 1922.8M, totSessionCpu=1:52:33 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 403 clock nets excluded from IPO operation.
Info: 403 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.696 TNS Slack -601.726 Density 99.37
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.409|   -0.696|-514.362| -601.726|    99.37%|   0:00:00.0| 2073.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.410|   -0.696|-517.022| -604.386|    99.39%|   0:00:05.0| 2073.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:05.0 mem=2073.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:05.0 mem=2073.6M) ***
** GigaOpt Optimizer WNS Slack -0.696 TNS Slack -604.386 Density 99.39
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 62 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=2073.6M) ***
*** Starting refinePlace (1:52:43 mem=2039.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2039.2MB
*** Finished refinePlace (1:52:43 mem=2039.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
End: GigaOpt WNS recovery
GigaOpt: Skipping TNS recovery
*** Finish setup-recovery (cpu=0:00:10, real=0:00:10, mem=1922.76M, totSessionCpu=1:52:43 .
**optDesign ... cpu = 0:03:06, real = 0:03:07, mem = 1922.8M, totSessionCpu=1:52:43 **

Info: 403 clock nets excluded from IPO operation.
Info: 403 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.696|   -0.696|-604.386| -604.386|    99.39%|   0:00:01.0| 2073.6M|   WC_VIEW|  default| out[72]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2073.6M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2073.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1660.15MB/1660.15MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1660.15MB/1660.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1660.15MB/1660.15MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 17:06:48 (2025-Mar-08 01:06:48 GMT)
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 10%
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 20%
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 30%
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 40%
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 50%
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 60%
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 70%
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 80%
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 90%

Finished Levelizing
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT)

Starting Activity Propagation
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT)
2025-Mar-07 17:06:49 (2025-Mar-08 01:06:49 GMT): 10%
2025-Mar-07 17:06:50 (2025-Mar-08 01:06:50 GMT): 20%

Finished Activity Propagation
2025-Mar-07 17:06:50 (2025-Mar-08 01:06:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1660.71MB/1660.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 17:06:50 (2025-Mar-08 01:06:50 GMT)
 ... Calculating switching power
2025-Mar-07 17:06:50 (2025-Mar-08 01:06:50 GMT): 10%
2025-Mar-07 17:06:51 (2025-Mar-08 01:06:51 GMT): 20%
2025-Mar-07 17:06:51 (2025-Mar-08 01:06:51 GMT): 30%
2025-Mar-07 17:06:51 (2025-Mar-08 01:06:51 GMT): 40%
2025-Mar-07 17:06:51 (2025-Mar-08 01:06:51 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 17:06:52 (2025-Mar-08 01:06:52 GMT): 60%
2025-Mar-07 17:06:53 (2025-Mar-08 01:06:53 GMT): 70%
2025-Mar-07 17:06:54 (2025-Mar-08 01:06:54 GMT): 80%
2025-Mar-07 17:06:55 (2025-Mar-08 01:06:55 GMT): 90%

Finished Calculating power
2025-Mar-07 17:06:55 (2025-Mar-08 01:06:55 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1660.71MB/1660.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1660.71MB/1660.71MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1660.71MB/1660.71MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 17:06:55 (2025-Mar-08 01:06:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      101.51970825 	   71.0997%
Total Switching Power:      39.32272853 	   27.5398%
Total Leakage Power:         1.94247845 	    1.3604%
Total Power:               142.78491547
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         67.39        2.76      0.5238       70.68        49.5
Macro                                  0           0      0.4809      0.4809      0.3368
IO                                     0           0           0           0           0
Combinational                       27.1        24.3      0.8844       52.28       36.62
Clock (Combinational)              7.027       12.26     0.05347       19.34       13.55
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              101.5       39.32       1.942       142.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      101.5       39.32       1.942       142.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.027       12.26     0.05347       19.34       13.55
-----------------------------------------------------------------------------------------
Total                              7.027       12.26     0.05347       19.34       13.55
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_11 (CKBD16): 	    0.1407
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/DP_OP_38J7_122_4029_U67 (CMPE42D2): 	 0.0002639
* 		Total Cap: 	2.48684e-10 F
* 		Total instances in design: 74906
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 40840
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1661.73MB/1661.73MB)

*** Finished Leakage Power Optimization (cpu=0:00:45, real=0:00:45, mem=1922.76M, totSessionCpu=1:52:56).
**ERROR: (IMPOPT-310):	Design density (99.39%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:52:56 mem=1922.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 36631,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:12.2 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:13.5  real=0:00:13.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  5.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:20.1 real=0:00:20.0 totSessionCpu=0:00:57.8 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:21.8 real=0:00:22.0 totSessionCpu=0:00:57.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [94592 node(s), 137844 edge(s), 1 view(s)] (fixHold) cpu=0:00:24.6 real=0:00:25.0 totSessionCpu=0:01:01 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/coe_eosdata_z1cnra/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:24.2 real=0:00:25.0 totSessionCpu=1:53:20 mem=1922.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1922.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1930.8M
Loading timing data from /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/coe_eosdata_z1cnra/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1935.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1935.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1935.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.695  | -0.410  | -0.695  |
|           TNS (ns):|-604.386 |-517.022 | -87.364 |
|    Violating Paths:|  2434   |  2274   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.312  | -0.312  |  0.000  |
|           TNS (ns):|-165.288 |-165.288 |  0.000  |
|    Violating Paths:|  2096   |  2096   |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.277%
       (99.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:03:47, real = 0:03:48, mem = 1941.9M, totSessionCpu=1:53:24 **
*info: Run optDesign holdfix with 1 thread.
Info: 403 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:27.9 real=0:00:29.0 totSessionCpu=1:53:24 mem=2075.5M density=99.385% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3120
      TNS :    -165.2861
      #VP :         2096
  Density :      99.385%
------------------------------------------------------------------------------------------
 cpu=0:00:28.7 real=0:00:29.0 totSessionCpu=1:53:25 mem=2075.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3120
      TNS :    -165.2861
      #VP :         2096
  Density :      99.385%
------------------------------------------------------------------------------------------
 cpu=0:00:29.1 real=0:00:30.0 totSessionCpu=1:53:25 mem=2075.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:29.4 real=0:00:30.0 totSessionCpu=1:53:26 mem=2075.5M density=99.385% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 15506 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:29.8 real=0:00:31.0 totSessionCpu=1:53:26 mem=2077.5M density=99.385%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.410 ns
Total 0 nets layer assigned (1.1).
GigaOpt: setting up router preferences
        design wns: -0.4097
        slack threshold: 1.0103
GigaOpt: 29 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1086 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.696 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -0.6955
        slack threshold: 0.7245
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1086 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1983.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1983.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1983.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1983.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.695  | -0.410  | -0.695  |
|           TNS (ns):|-604.386 |-517.022 | -87.364 |
|    Violating Paths:|  2434   |  2274   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.277%
       (99.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1983.5M
**optDesign ... cpu = 0:03:53, real = 0:03:55, mem = 1897.7M, totSessionCpu=1:53:30 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar  7 17:07:31 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8164_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3680_0 at location ( 159.900 480.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8165_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3680_0 at location ( 160.560 482.660 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3680_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8164_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3679_0 at location ( 160.300 480.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3679_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8160_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3678_0 at location ( 147.100 478.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3678_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8160_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3677_0 at location ( 146.700 478.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3677_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RC_8156_0 connects to NET core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_3675_0 at location ( 498.100 47.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_3675_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8146_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3671_0 at location ( 155.500 372.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3671_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC7000_CTS_246 connects to NET core_instance/FE_USKN7000_CTS_246 at location ( 274.300 273.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN7000_CTS_246 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_85 connects to NET core_instance/CTS_302 at location ( 142.100 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_302 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_ connects to NET core_instance/CTS_294 at location ( 133.900 340.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_294 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_85 connects to NET core_instance/CTS_290 at location ( 145.100 267.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_290 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_ connects to NET core_instance/CTS_285 at location ( 457.500 147.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_285 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_75 connects to NET core_instance/CTS_284 at location ( 207.300 151.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_79 connects to NET core_instance/CTS_284 at location ( 269.900 145.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_284 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_20_ connects to NET core_instance/CTS_280 at location ( 227.300 108.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_280 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_29_ connects to NET core_instance/CTS_277 at location ( 181.100 37.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_277 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_11_ connects to NET core_instance/psum_mem_instance/CTS_88 at location ( 524.500 385.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_142_ connects to NET core_instance/psum_mem_instance/CTS_88 at location ( 522.500 356.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_88 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_82_ connects to NET core_instance/psum_mem_instance/CTS_85 at location ( 521.300 287.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_85 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_65_ connects to NET core_instance/psum_mem_instance/CTS_82 at location ( 490.500 520.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_80 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_79 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36629 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_128. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_773. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_1412. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1624. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_9855. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10743. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_9859. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_9858. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_9717. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10005 FILLER_9548. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10006 FILLER_8652. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_7913. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_842. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 FILLER_10613. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10752. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 34405 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1086/36509 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1528.97 (MB), peak = 1725.57 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 279.600 397.815 ) on M1 for NET FE_PSN7287_out_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 256.400 345.785 ) on M1 for NET FE_PSN7289_out_14_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 218.850 314.795 ) on M1 for NET FE_PSN7291_out_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 230.510 232.295 ) on M1 for NET core_instance/CTS_235. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 206.235 273.700 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 247.340 311.495 ) on M1 for NET core_instance/CTS_239. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 228.175 302.500 ) on M1 for NET core_instance/CTS_241. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 173.520 342.100 ) on M1 for NET core_instance/CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 179.320 345.700 ) on M1 for NET core_instance/CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 160.920 343.900 ) on M1 for NET core_instance/CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 160.920 345.700 ) on M1 for NET core_instance/CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 177.105 334.890 ) on M1 for NET core_instance/CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 196.050 303.995 ) on M1 for NET core_instance/CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 272.650 310.000 ) on M1 for NET core_instance/CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 274.595 389.000 ) on M1 for NET core_instance/CTS_247. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 250.795 381.800 ) on M1 for NET core_instance/CTS_251. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 272.050 354.395 ) on M1 for NET core_instance/CTS_256. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 152.805 120.600 ) on M1 for NET core_instance/CTS_258. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 94.120 208.910 ) on M1 for NET core_instance/CTS_259. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 112.000 158.500 ) on M1 for NET core_instance/CTS_260. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/kmem_instance/n676. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN5570_FE_RN_775_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_468_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_64_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN4319_intadd_4_n13. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1811_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1971_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/psum_mem_instance/n743. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#2870 routed nets are extracted.
#    1839 (5.02%) extracted nets are partially routed.
#33536 routed nets are imported.
#103 (0.28%) nets are without wires.
#122 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 36631.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1839
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 17:07:35 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 17:07:37 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.23%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.94%
#
#  432 nets (1.18%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1534.58 (MB), peak = 1725.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.27 (MB), peak = 1725.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.34 (MB), peak = 1725.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of routable nets = 36509.
#Total number of nets in the design = 36631.
#
#1934 routable nets have only global wires.
#34575 routable nets have only detail routed wires.
#168 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#264 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                168            1766  
#------------------------------------------------
#        Total                168            1766  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                432           36077  
#------------------------------------------------
#        Total                432           36077  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     73(0.23%)     12(0.04%)      1(0.00%)      1(0.00%)   (0.27%)
#   Metal 3      5(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     78(0.08%)     12(0.01%)      1(0.00%)      1(0.00%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.01% H + 0.14% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 777587 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3488 um.
#Total wire length on LAYER M2 = 219678 um.
#Total wire length on LAYER M3 = 337091 um.
#Total wire length on LAYER M4 = 217330 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 272080
#Total number of multi-cut vias = 161052 ( 59.2%)
#Total number of single cut vias = 111028 ( 40.8%)
#Up-Via Summary (total 272080):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      100047 ( 77.9%)     28454 ( 22.1%)     128501
#  Metal 2        9961 (  8.6%)    105573 ( 91.4%)     115534
#  Metal 3        1020 (  3.6%)     27025 ( 96.4%)      28045
#-----------------------------------------------------------
#               111028 ( 40.8%)    161052 ( 59.2%)     272080 
#
#Total number of involved priority nets 152
#Maximum src to sink distance for priority net 272.2
#Average of max src_to_sink distance for priority net 46.1
#Average of ave src_to_sink distance for priority net 31.3
#Max overcon = 4 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1582.56 (MB), peak = 1725.57 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1563.82 (MB), peak = 1725.57 (MB)
#Start Track Assignment.
#Done with 312 horizontal wires in 2 hboxes and 366 vertical wires in 2 hboxes.
#Done with 34 horizontal wires in 2 hboxes and 23 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 777898 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3670 um.
#Total wire length on LAYER M2 = 219692 um.
#Total wire length on LAYER M3 = 337190 um.
#Total wire length on LAYER M4 = 217346 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 272027
#Total number of multi-cut vias = 161052 ( 59.2%)
#Total number of single cut vias = 110975 ( 40.8%)
#Up-Via Summary (total 272027):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      100021 ( 77.9%)     28454 ( 22.1%)     128475
#  Metal 2        9937 (  8.6%)    105573 ( 91.4%)     115510
#  Metal 3        1017 (  3.6%)     27025 ( 96.4%)      28042
#-----------------------------------------------------------
#               110975 ( 40.8%)    161052 ( 59.2%)     272027 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1628.34 (MB), peak = 1725.57 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 99.64 (MB)
#Total memory = 1628.34 (MB)
#Peak memory = 1725.57 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 44.7% of the total area was rechecked for DRC, and 48.1% required routing.
#    number of violations = 11295
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1054      163     3566      181     1600      435      238     7237
#	M2         1352     1134     1082       89       22       31      233     3943
#	M3           27       11       58        1        2        0       14      113
#	M4            0        0        2        0        0        0        0        2
#	Totals     2433     1308     4708      271     1624      466      485    11295
#1247 out of 74906 instances need to be verified(marked ipoed).
#34.0% of the total area is being checked for drcs
#34.0% of the total area was checked
#    number of violations = 11892
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1179      174     3755      182     1659      440      267     7656
#	M2         1405     1225     1106       89       22       31      243     4121
#	M3           27       11       58        1        2        0       14      113
#	M4            0        0        2        0        0        0        0        2
#	Totals     2611     1410     4921      272     1683      471      524    11892
#cpu time = 00:02:00, elapsed time = 00:02:00, memory = 1608.71 (MB), peak = 1725.57 (MB)
#start 1st optimization iteration ...
#    completing 10% with 11923 violations
#    cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1718.38 (MB), peak = 1725.57 (MB)
#    completing 20% with 11900 violations
#    cpu time = 00:01:54, elapsed time = 00:01:54, memory = 1707.07 (MB), peak = 1725.57 (MB)
#    completing 30% with 11939 violations
#    cpu time = 00:03:04, elapsed time = 00:03:04, memory = 1707.55 (MB), peak = 1725.57 (MB)
#    completing 40% with 11992 violations
#    cpu time = 00:04:36, elapsed time = 00:04:36, memory = 1705.39 (MB), peak = 1725.57 (MB)
#    completing 50% with 11921 violations
#    cpu time = 00:05:55, elapsed time = 00:05:55, memory = 1704.20 (MB), peak = 1725.57 (MB)
#    completing 60% with 11887 violations
#    cpu time = 00:06:50, elapsed time = 00:06:50, memory = 1690.46 (MB), peak = 1725.57 (MB)
#    completing 70% with 11819 violations
#    cpu time = 00:07:38, elapsed time = 00:07:38, memory = 1690.62 (MB), peak = 1725.57 (MB)
#    completing 80% with 11711 violations
#    cpu time = 00:08:32, elapsed time = 00:08:33, memory = 1709.64 (MB), peak = 1725.57 (MB)
#    completing 90% with 11796 violations
#    cpu time = 00:09:41, elapsed time = 00:09:41, memory = 1750.46 (MB), peak = 1751.91 (MB)
#    completing 100% with 11944 violations
#    cpu time = 00:10:22, elapsed time = 00:10:23, memory = 1714.12 (MB), peak = 1751.91 (MB)
#    number of violations = 11944
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1271      409     3893     1366      526        0      365     7830
#	M2         1259     1189     1035        8       42      249      129     3911
#	M3           31       16      104        2        1       17       24      195
#	M4            0        0        7        0        0        0        1        8
#	Totals     2561     1614     5039     1376      569      266      519    11944
#cpu time = 00:10:23, elapsed time = 00:10:23, memory = 1714.12 (MB), peak = 1751.91 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 11849 violations
#    cpu time = 00:00:49, elapsed time = 00:00:49, memory = 1712.89 (MB), peak = 1751.91 (MB)
#    completing 20% with 11679 violations
#    cpu time = 00:02:12, elapsed time = 00:02:12, memory = 1727.38 (MB), peak = 1751.91 (MB)
#    completing 30% with 11595 violations
#    cpu time = 00:03:22, elapsed time = 00:03:22, memory = 1715.73 (MB), peak = 1751.91 (MB)
#    completing 40% with 11577 violations
#    cpu time = 00:04:20, elapsed time = 00:04:20, memory = 1704.64 (MB), peak = 1751.91 (MB)
#    completing 50% with 11504 violations
#    cpu time = 00:05:34, elapsed time = 00:05:34, memory = 1764.77 (MB), peak = 1774.55 (MB)
#    completing 60% with 11429 violations
#    cpu time = 00:07:14, elapsed time = 00:07:14, memory = 1738.89 (MB), peak = 1774.55 (MB)
#    completing 70% with 11325 violations
#    cpu time = 00:09:17, elapsed time = 00:09:18, memory = 1796.73 (MB), peak = 1796.95 (MB)
#    completing 80% with 11177 violations
#    cpu time = 00:10:45, elapsed time = 00:10:45, memory = 1796.60 (MB), peak = 1797.59 (MB)
#    completing 90% with 11108 violations
#    cpu time = 00:12:11, elapsed time = 00:12:11, memory = 1755.56 (MB), peak = 1797.59 (MB)
#    completing 100% with 11085 violations
#    cpu time = 00:13:13, elapsed time = 00:13:13, memory = 1755.25 (MB), peak = 1797.59 (MB)
#    number of violations = 11085
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1074      151     3944     1337      483        0      382     7371
#	M2         1242      926      996        5       39      229      122     3559
#	M3           26       13       69        1        0       15       28      152
#	M4            0        0        3        0        0        0        0        3
#	Totals     2342     1090     5012     1343      522      244      532    11085
#cpu time = 00:13:13, elapsed time = 00:13:13, memory = 1755.28 (MB), peak = 1797.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 775179 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3389 um.
#Total wire length on LAYER M2 = 214757 um.
#Total wire length on LAYER M3 = 336789 um.
#Total wire length on LAYER M4 = 220244 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 280680
#Total number of multi-cut vias = 144094 ( 51.3%)
#Total number of single cut vias = 136586 ( 48.7%)
#Up-Via Summary (total 280680):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      107197 ( 82.8%)     22269 ( 17.2%)     129466
#  Metal 2       21487 ( 18.0%)     97566 ( 82.0%)     119053
#  Metal 3        7902 ( 24.6%)     24259 ( 75.4%)      32161
#-----------------------------------------------------------
#               136586 ( 48.7%)    144094 ( 51.3%)     280680 
#
#Total number of DRC violations = 11085
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 7371
#Total number of violations on LAYER M2 = 3559
#Total number of violations on LAYER M3 = 152
#Total number of violations on LAYER M4 = 3
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:25:36
#Elapsed time = 00:25:37
#Increased memory = -45.39 (MB)
#Total memory = 1582.95 (MB)
#Peak memory = 1797.59 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar  7 17:33:19 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1583.92 (MB), peak = 1797.59 (MB)
#
#Start Post Route Wire Spread.
#Done with 3265 horizontal wires in 3 hboxes and 3997 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 777551 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3390 um.
#Total wire length on LAYER M2 = 215145 um.
#Total wire length on LAYER M3 = 337809 um.
#Total wire length on LAYER M4 = 221208 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 280680
#Total number of multi-cut vias = 144094 ( 51.3%)
#Total number of single cut vias = 136586 ( 48.7%)
#Up-Via Summary (total 280680):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      107197 ( 82.8%)     22269 ( 17.2%)     129466
#  Metal 2       21487 ( 18.0%)     97566 ( 82.0%)     119053
#  Metal 3        7902 ( 24.6%)     24259 ( 75.4%)      32161
#-----------------------------------------------------------
#               136586 ( 48.7%)    144094 ( 51.3%)     280680 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1630.66 (MB), peak = 1797.59 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 777551 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3390 um.
#Total wire length on LAYER M2 = 215145 um.
#Total wire length on LAYER M3 = 337809 um.
#Total wire length on LAYER M4 = 221208 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 280680
#Total number of multi-cut vias = 144094 ( 51.3%)
#Total number of single cut vias = 136586 ( 48.7%)
#Up-Via Summary (total 280680):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      107197 ( 82.8%)     22269 ( 17.2%)     129466
#  Metal 2       21487 ( 18.0%)     97566 ( 82.0%)     119053
#  Metal 3        7902 ( 24.6%)     24259 ( 75.4%)      32161
#-----------------------------------------------------------
#               136586 ( 48.7%)    144094 ( 51.3%)     280680 
#
#
#Start Post Route via swapping..
#69.50% of area are rerouted by ECO routing.
#    number of violations = 11287
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1098      154     4014      153     1353      490      250     7512
#	M2         1258      948     1013       90        5       39      265     3618
#	M3           26       13       70        4        1        0       40      154
#	M4            0        0        3        0        0        0        0        3
#	Totals     2382     1115     5100      247     1359      529      555    11287
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1584.92 (MB), peak = 1797.59 (MB)
#    number of violations = 11156
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1074      147     3955      147     1342      485      244     7394
#	M2         1247      934     1033       89        5       39      256     3603
#	M3           26       12       75        3        1        0       39      156
#	M4            0        0        3        0        0        0        0        3
#	Totals     2347     1093     5066      239     1348      524      539    11156
#cpu time = 00:01:28, elapsed time = 00:01:28, memory = 1588.16 (MB), peak = 1797.59 (MB)
#CELL_VIEW fullchip,init has 11156 DRC violations
#Total number of DRC violations = 11156
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7394
#Total number of violations on LAYER M2 = 3603
#Total number of violations on LAYER M3 = 156
#Total number of violations on LAYER M4 = 3
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 777551 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3390 um.
#Total wire length on LAYER M2 = 215145 um.
#Total wire length on LAYER M3 = 337809 um.
#Total wire length on LAYER M4 = 221208 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 280680
#Total number of multi-cut vias = 173610 ( 61.9%)
#Total number of single cut vias = 107070 ( 38.1%)
#Up-Via Summary (total 280680):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       99286 ( 76.7%)     30180 ( 23.3%)     129466
#  Metal 2        6681 (  5.6%)    112372 ( 94.4%)     119053
#  Metal 3        1103 (  3.4%)     31058 ( 96.6%)      32161
#-----------------------------------------------------------
#               107070 ( 38.1%)    173610 ( 61.9%)     280680 
#
#detailRoute Statistics:
#Cpu time = 00:27:13
#Elapsed time = 00:27:14
#Increased memory = -41.15 (MB)
#Total memory = 1587.20 (MB)
#Peak memory = 1797.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:27:24
#Elapsed time = 00:27:26
#Increased memory = -88.54 (MB)
#Total memory = 1526.30 (MB)
#Peak memory = 1797.59 (MB)
#Number of warnings = 93
#Total number of warnings = 232
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 17:34:56 2025
#
**optDesign ... cpu = 0:31:18, real = 0:31:20, mem = 1849.1M, totSessionCpu=2:20:54 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=74906 and nets=36631 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1849.1M)
Extracted 10.0005% (CPU Time= 0:00:01.4  MEM= 1904.7M)
Extracted 20.0005% (CPU Time= 0:00:01.6  MEM= 1904.7M)
Extracted 30.0005% (CPU Time= 0:00:01.9  MEM= 1904.7M)
Extracted 40.0005% (CPU Time= 0:00:02.2  MEM= 1904.7M)
Extracted 50.0005% (CPU Time= 0:00:02.6  MEM= 1904.7M)
Extracted 60.0005% (CPU Time= 0:00:03.2  MEM= 1908.7M)
Extracted 70.0005% (CPU Time= 0:00:04.2  MEM= 1908.7M)
Extracted 80.0005% (CPU Time= 0:00:05.4  MEM= 1908.7M)
Extracted 90.0005% (CPU Time= 0:00:05.7  MEM= 1908.7M)
Extracted 100% (CPU Time= 0:00:06.7  MEM= 1908.7M)
Number of Extracted Resistors     : 739023
Number of Extracted Ground Cap.   : 727505
Number of Extracted Coupling Cap. : 1283840
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1888.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.7  Real Time: 0:00:09.0  MEM: 1888.652M)
**optDesign ... cpu = 0:31:26, real = 0:31:29, mem = 1849.1M, totSessionCpu=2:21:03 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 36631,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1943.32 CPU=0:00:13.1 REAL=0:00:13.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:15.5  real=0:00:16.0  mem= 1943.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1919.37 CPU=0:00:07.9 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1919.4M) ***
*** Done Building Timing Graph (cpu=0:00:27.7 real=0:00:27.0 totSessionCpu=2:21:31 mem=1919.4M)
**optDesign ... cpu = 0:31:54, real = 0:31:56, mem = 1852.6M, totSessionCpu=2:21:31 **
*** Timing NOT met, worst failing slack is -0.695
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 403 clock nets excluded from IPO operation.
*info: 403 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -609.191 Density 99.39
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.421|   -0.695|-521.894| -609.191|    99.39%|   0:00:01.0| 2049.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.421|   -0.695|-521.894| -609.191|    99.39%|   0:00:00.0| 2049.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.421|   -0.695|-521.894| -609.191|    99.39%|   0:00:01.0| 2049.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.421|   -0.695|-521.894| -609.191|    99.39%|   0:00:00.0| 2049.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
|  -0.421|   -0.695|-521.894| -609.191|    99.39%|   0:00:00.0| 2049.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=2049.5M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:03.0 mem=2049.5M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2049.5M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:32:02, real = 0:32:04, mem = 1910.7M, totSessionCpu=2:21:39 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1912.29M, totSessionCpu=2:21:39 .
**optDesign ... cpu = 0:32:03, real = 0:32:05, mem = 1912.3M, totSessionCpu=2:21:39 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:32:04, real = 0:32:07, mem = 1880.0M, totSessionCpu=2:21:41 **
** Profile ** Start :  cpu=0:00:00.0, mem=1937.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1937.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 36631,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:11.4 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:12.6  real=0:00:12.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  5.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:19.6 real=0:00:19.0 totSessionCpu=0:01:21 mem=0.0M)
** Profile ** Overall slacks :  cpu=-2:00:00.-3, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1971.03 CPU=0:00:11.7 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:13.8  real=0:00:14.0  mem= 1971.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1947.07 CPU=0:00:08.0 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:09.0  mem= 1947.1M) ***
*** Done Building Timing Graph (cpu=0:00:25.4 real=0:00:25.0 totSessionCpu=2:22:28 mem=1947.1M)
** Profile ** Overall slacks :  cpu=0:00:47.0, mem=1947.1M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1882.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1882.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.695  | -0.421  | -0.695  |
|           TNS (ns):|-609.192 |-521.896 | -87.297 |
|    Violating Paths:|  2453   |  2293   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.317  | -0.317  |  0.000  |
|           TNS (ns):|-166.078 |-166.078 |  0.000  |
|    Violating Paths:|  2088   |  2088   |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.277%
       (99.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1882.3M
**optDesign ... cpu = 0:32:54, real = 0:32:57, mem = 1880.3M, totSessionCpu=2:22:31 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1873.3M, totSessionCpu=2:22:35 **
Begin checking placement ... (start mem=1873.3M, init mem=1873.3M)
Overlapping with other instance:	50994
Orientation Violation:	36963
Placement Blockage Violation:	74
*info: Placed = 74906          (Fixed = 141)
*info: Unplaced = 0           
Placement Density:99.39%(266776/268425)
Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1873.3M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 34066

Instance distribution across the VT partitions:

 LVT : inst = 11629 (34.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 11629 (34.1%)

 HVT : inst = 22437 (65.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 22437 (65.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=74906 and nets=36631 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1863.3M)
Extracted 10.0005% (CPU Time= 0:00:01.4  MEM= 1934.9M)
Extracted 20.0005% (CPU Time= 0:00:01.6  MEM= 1934.9M)
Extracted 30.0005% (CPU Time= 0:00:01.9  MEM= 1934.9M)
Extracted 40.0005% (CPU Time= 0:00:02.2  MEM= 1934.9M)
Extracted 50.0005% (CPU Time= 0:00:02.6  MEM= 1934.9M)
Extracted 60.0005% (CPU Time= 0:00:03.2  MEM= 1938.9M)
Extracted 70.0005% (CPU Time= 0:00:04.2  MEM= 1938.9M)
Extracted 80.0005% (CPU Time= 0:00:05.3  MEM= 1938.9M)
Extracted 90.0005% (CPU Time= 0:00:05.7  MEM= 1938.9M)
Extracted 100% (CPU Time= 0:00:06.6  MEM= 1938.9M)
Number of Extracted Resistors     : 739023
Number of Extracted Ground Cap.   : 727505
Number of Extracted Coupling Cap. : 1283840
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1918.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.7  Real Time: 0:00:08.0  MEM: 1918.852M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1977.57 CPU=0:00:11.8 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:13.0  real=0:00:13.0  mem= 1977.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1953.61 CPU=0:00:07.9 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1953.6M) ***
*** Done Building Timing Graph (cpu=0:00:24.5 real=0:00:24.0 totSessionCpu=2:23:11 mem=1953.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1953.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1953.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1953.6M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1953.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.695  | -0.421  | -0.695  |
|           TNS (ns):|-609.192 |-521.896 | -87.297 |
|    Violating Paths:|  2453   |  2293   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.277%
       (99.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1953.6M
**optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1850.3M, totSessionCpu=2:23:13 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 1917.07M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 403 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4   |     8   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  99.39  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          4|  99.39  |   0:00:00.0|    2121.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  99.39  |   0:00:00.0|    2121.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=2121.6M) ***

*** Starting refinePlace (2:23:22 mem=2175.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2175.8MB
*** Finished refinePlace (2:23:22 mem=2175.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1982.1M, totSessionCpu=2:23:22 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1982.11M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1982.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1982.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1992.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1992.1M

------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1982.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.695  | -0.421  | -0.695  |
|           TNS (ns):|-609.192 |-521.896 | -87.297 |
|    Violating Paths:|  2453   |  2293   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.277%
       (99.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1992.1M
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 1982.1M, totSessionCpu=2:23:24 **
** Profile ** Start :  cpu=0:00:00.0, mem=1972.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1972.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1972.6M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1972.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.695  | -0.421  | -0.695  |
|           TNS (ns):|-609.192 |-521.896 | -87.297 |
|    Violating Paths:|  2453   |  2293   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.277%
       (99.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1972.6M
**optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1915.3M, totSessionCpu=2:23:26 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar  7 17:37:28 2025
#
#WARNING (NRIG-44) Imported NET mem_in[51] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mem_in[18] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/psum_mem_instance/U825 connects to NET core_instance/psum_mem_instance/n634 at location ( 507.300 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/n634 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36629 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_128. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_773. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_1412. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1624. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_9855. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10743. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_9859. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_9858. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_9717. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10005 FILLER_9548. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10006 FILLER_8652. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_7913. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_842. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 FILLER_10613. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10752. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 34405 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1086/36509 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1585.83 (MB), peak = 1797.59 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 507.120 313.300 ) on M1 for NET core_instance/psum_mem_instance/n634. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#10 routed nets are extracted.
#    1 (0.00%) extracted nets are partially routed.
#36499 routed nets are imported.
#122 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 36631.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 17:37:34 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 17:37:36 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.23%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.94%
#
#  432 nets (1.18%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1586.89 (MB), peak = 1797.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1605.43 (MB), peak = 1797.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of routable nets = 36509.
#Total number of nets in the design = 36631.
#
#1 routable net has only global wires.
#36508 routable nets have only detail routed wires.
#432 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                432           36077  
#------------------------------------------------
#        Total                432           36077  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 777551 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3390 um.
#Total wire length on LAYER M2 = 215145 um.
#Total wire length on LAYER M3 = 337809 um.
#Total wire length on LAYER M4 = 221208 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 280680
#Total number of multi-cut vias = 173610 ( 61.9%)
#Total number of single cut vias = 107070 ( 38.1%)
#Up-Via Summary (total 280680):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       99286 ( 76.7%)     30180 ( 23.3%)     129466
#  Metal 2        6681 (  5.6%)    112372 ( 94.4%)     119053
#  Metal 3        1103 (  3.4%)     31058 ( 96.6%)      32161
#-----------------------------------------------------------
#               107070 ( 38.1%)    173610 ( 61.9%)     280680 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1605.61 (MB), peak = 1797.59 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1587.11 (MB), peak = 1797.59 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 777551 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3390 um.
#Total wire length on LAYER M2 = 215145 um.
#Total wire length on LAYER M3 = 337809 um.
#Total wire length on LAYER M4 = 221208 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 280680
#Total number of multi-cut vias = 173610 ( 61.9%)
#Total number of single cut vias = 107070 ( 38.1%)
#Up-Via Summary (total 280680):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       99286 ( 76.7%)     30180 ( 23.3%)     129466
#  Metal 2        6681 (  5.6%)    112372 ( 94.4%)     119053
#  Metal 3        1103 (  3.4%)     31058 ( 96.6%)      32161
#-----------------------------------------------------------
#               107070 ( 38.1%)    173610 ( 61.9%)     280680 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1587.18 (MB), peak = 1797.59 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 1.69 (MB)
#Total memory = 1587.18 (MB)
#Peak memory = 1797.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.6% of the total area was rechecked for DRC, and 0.1% required routing.
#    number of violations = 10934
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1074      148     3934      147     1342      418      244     7307
#	M2         1247      918      922       89        5       37      254     3472
#	M3           26       12       71        3        1        0       39      152
#	M4            0        0        3        0        0        0        0        3
#	Totals     2347     1078     4930      239     1348      455      537    10934
#4 out of 74906 instances need to be verified(marked ipoed).
#0.2% of the total area is being checked for drcs
#0.2% of the total area was checked
#    number of violations = 10934
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1074      148     3934      147     1342      418      244     7307
#	M2         1247      918      922       89        5       37      254     3472
#	M3           26       12       71        3        1        0       39      152
#	M4            0        0        3        0        0        0        0        3
#	Totals     2347     1078     4930      239     1348      455      537    10934
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1627.57 (MB), peak = 1797.59 (MB)
#start 1st optimization iteration ...
#    completing 10% with 10954 violations
#    cpu time = 00:00:46, elapsed time = 00:00:46, memory = 1725.87 (MB), peak = 1797.59 (MB)
#    completing 20% with 10988 violations
#    cpu time = 00:01:48, elapsed time = 00:01:48, memory = 1778.14 (MB), peak = 1797.59 (MB)
#    completing 30% with 11065 violations
#    cpu time = 00:03:01, elapsed time = 00:03:01, memory = 1777.71 (MB), peak = 1797.59 (MB)
#    completing 40% with 11145 violations
#    cpu time = 00:04:33, elapsed time = 00:04:33, memory = 1781.93 (MB), peak = 1797.59 (MB)
#    completing 50% with 11196 violations
#    cpu time = 00:05:53, elapsed time = 00:05:53, memory = 1780.61 (MB), peak = 1797.59 (MB)
#    completing 60% with 11272 violations
#    cpu time = 00:06:53, elapsed time = 00:06:53, memory = 1754.89 (MB), peak = 1797.59 (MB)
#    completing 70% with 11280 violations
#    cpu time = 00:07:41, elapsed time = 00:07:41, memory = 1754.93 (MB), peak = 1797.59 (MB)
#    completing 80% with 11412 violations
#    cpu time = 00:08:36, elapsed time = 00:08:36, memory = 1731.10 (MB), peak = 1797.59 (MB)
#    completing 90% with 11565 violations
#    cpu time = 00:09:36, elapsed time = 00:09:37, memory = 1786.00 (MB), peak = 1797.59 (MB)
#    completing 100% with 11676 violations
#    cpu time = 00:10:22, elapsed time = 00:10:22, memory = 1786.04 (MB), peak = 1797.59 (MB)
#    number of violations = 11676
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1227      359     4028     1289      505        0      372     7780
#	M2         1194     1159      966       10       46      215      109     3699
#	M3           34       15       99        2        1       19       24      194
#	M4            0        0        3        0        0        0        0        3
#	Totals     2455     1533     5096     1301      552      234      505    11676
#cpu time = 00:10:22, elapsed time = 00:10:22, memory = 1786.05 (MB), peak = 1797.59 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 11619 violations
#    cpu time = 00:00:52, elapsed time = 00:00:51, memory = 1738.12 (MB), peak = 1797.59 (MB)
#    completing 20% with 11525 violations
#    cpu time = 00:02:07, elapsed time = 00:02:08, memory = 1794.85 (MB), peak = 1797.59 (MB)
#    completing 30% with 11389 violations
#    cpu time = 00:03:17, elapsed time = 00:03:18, memory = 1737.97 (MB), peak = 1797.59 (MB)
#    completing 40% with 11361 violations
#    cpu time = 00:04:15, elapsed time = 00:04:15, memory = 1738.07 (MB), peak = 1797.59 (MB)
#    completing 50% with 11338 violations
#    cpu time = 00:05:27, elapsed time = 00:05:27, memory = 1737.46 (MB), peak = 1797.59 (MB)
#    completing 60% with 11306 violations
#    cpu time = 00:06:59, elapsed time = 00:07:00, memory = 1735.87 (MB), peak = 1797.59 (MB)
#    completing 70% with 11253 violations
#    cpu time = 00:08:58, elapsed time = 00:08:59, memory = 1769.57 (MB), peak = 1797.59 (MB)
#    completing 80% with 11223 violations
#    cpu time = 00:10:31, elapsed time = 00:10:32, memory = 1743.28 (MB), peak = 1797.59 (MB)
#    completing 90% with 11162 violations
#    cpu time = 00:11:55, elapsed time = 00:11:56, memory = 1770.60 (MB), peak = 1797.59 (MB)
#    completing 100% with 11137 violations
#    cpu time = 00:12:50, elapsed time = 00:12:51, memory = 1790.79 (MB), peak = 1797.59 (MB)
#    number of violations = 11137
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1106      147     3959     1316      514        0      361     7403
#	M2         1232      872     1052       19       33      238      132     3578
#	M3           35       13       57        0        0       15       34      154
#	M4            0        0        0        0        0        0        2        2
#	Totals     2373     1032     5068     1335      547      253      529    11137
#cpu time = 00:12:50, elapsed time = 00:12:51, memory = 1791.02 (MB), peak = 1797.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 776941 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3405 um.
#Total wire length on LAYER M2 = 214898 um.
#Total wire length on LAYER M3 = 337437 um.
#Total wire length on LAYER M4 = 221201 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 281266
#Total number of multi-cut vias = 160044 ( 56.9%)
#Total number of single cut vias = 121222 ( 43.1%)
#Up-Via Summary (total 281266):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      104959 ( 81.0%)     24568 ( 19.0%)     129527
#  Metal 2       11587 (  9.7%)    107647 ( 90.3%)     119234
#  Metal 3        4676 ( 14.4%)     27829 ( 85.6%)      32505
#-----------------------------------------------------------
#               121222 ( 43.1%)    160044 ( 56.9%)     281266 
#
#Total number of DRC violations = 11137
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 7403
#Total number of violations on LAYER M2 = 3578
#Total number of violations on LAYER M3 = 154
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:23:16
#Elapsed time = 00:23:17
#Increased memory = 34.46 (MB)
#Total memory = 1621.64 (MB)
#Peak memory = 1797.59 (MB)
#
#Start Post Route via swapping..
#47.40% of area are rerouted by ECO routing.
#    number of violations = 11321
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1134      150     4012     1336      522        0      377     7531
#	M2         1248      887     1066       19       33      240      135     3628
#	M3           35       13       61        0        0       15       36      160
#	M4            0        0        0        0        0        0        2        2
#	Totals     2417     1050     5139     1355      555      255      550    11321
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1622.60 (MB), peak = 1797.59 (MB)
#    number of violations = 11247
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1113      145     3984     1326      518        0      372     7458
#	M2         1239      884     1091       18       33      233      132     3630
#	M3           36       14       60        0        0       14       33      157
#	M4            0        0        0        0        0        0        2        2
#	Totals     2388     1043     5135     1344      551      247      539    11247
#cpu time = 00:01:19, elapsed time = 00:01:20, memory = 1624.32 (MB), peak = 1797.59 (MB)
#CELL_VIEW fullchip,init has 11247 DRC violations
#Total number of DRC violations = 11247
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7458
#Total number of violations on LAYER M2 = 3630
#Total number of violations on LAYER M3 = 157
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 432
#Total wire length = 776941 um.
#Total half perimeter of net bounding box = 637619 um.
#Total wire length on LAYER M1 = 3405 um.
#Total wire length on LAYER M2 = 214898 um.
#Total wire length on LAYER M3 = 337437 um.
#Total wire length on LAYER M4 = 221201 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 281266
#Total number of multi-cut vias = 175192 ( 62.3%)
#Total number of single cut vias = 106074 ( 37.7%)
#Up-Via Summary (total 281266):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       99133 ( 76.5%)     30394 ( 23.5%)     129527
#  Metal 2        5856 (  4.9%)    113378 ( 95.1%)     119234
#  Metal 3        1085 (  3.3%)     31420 ( 96.7%)      32505
#-----------------------------------------------------------
#               106074 ( 37.7%)    175192 ( 62.3%)     281266 
#
#detailRoute Statistics:
#Cpu time = 00:24:37
#Elapsed time = 00:24:38
#Increased memory = 36.18 (MB)
#Total memory = 1623.35 (MB)
#Peak memory = 1797.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:24:50
#Elapsed time = 00:24:51
#Increased memory = -58.07 (MB)
#Total memory = 1573.12 (MB)
#Peak memory = 1797.59 (MB)
#Number of warnings = 27
#Total number of warnings = 259
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 18:02:20 2025
#
**optDesign ... cpu = 0:25:42, real = 0:25:43, mem = 1887.9M, totSessionCpu=2:48:16 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=74906 and nets=36631 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1887.9M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 1935.5M)
Extracted 20.0004% (CPU Time= 0:00:01.7  MEM= 1935.5M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 1935.5M)
Extracted 40.0003% (CPU Time= 0:00:02.2  MEM= 1935.5M)
Extracted 50.0005% (CPU Time= 0:00:02.7  MEM= 1935.5M)
Extracted 60.0004% (CPU Time= 0:00:03.2  MEM= 1939.5M)
Extracted 70.0004% (CPU Time= 0:00:04.2  MEM= 1939.5M)
Extracted 80.0003% (CPU Time= 0:00:05.3  MEM= 1939.5M)
Extracted 90.0003% (CPU Time= 0:00:05.7  MEM= 1939.5M)
Extracted 100% (CPU Time= 0:00:06.6  MEM= 1939.5M)
Number of Extracted Resistors     : 732184
Number of Extracted Ground Cap.   : 721042
Number of Extracted Coupling Cap. : 1276384
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1927.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:08.0  MEM: 1927.473M)
**optDesign ... cpu = 0:25:51, real = 0:25:51, mem = 1885.9M, totSessionCpu=2:48:25 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 36631,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1982.13 CPU=0:00:11.7 REAL=0:00:12.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:14.1  real=0:00:15.0  mem= 1982.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  13.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1958.17 CPU=0:00:07.8 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 1958.2M) ***
*** Done Building Timing Graph (cpu=0:00:26.1 real=0:00:26.0 totSessionCpu=2:48:51 mem=1958.2M)
**optDesign ... cpu = 0:26:17, real = 0:26:17, mem = 1888.2M, totSessionCpu=2:48:51 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:26:18, real = 0:26:19, mem = 1888.2M, totSessionCpu=2:48:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=1945.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1945.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1945.4M
** Profile ** Total reports :  cpu=0:00:01.6, mem=1890.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1890.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.412  | -0.697  |
|           TNS (ns):|-611.205 |-523.810 | -87.396 |
|    Violating Paths:|  2461   |  2301   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.277%
       (99.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1890.2M
**optDesign ... cpu = 0:26:22, real = 0:26:22, mem = 1888.2M, totSessionCpu=2:48:56 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1881.2M, totSessionCpu=2:49:00 **
**INFO: DRVs not fixed with -incr option
Begin checking placement ... (start mem=1881.2M, init mem=1881.2M)
Overlapping with other instance:	50994
Orientation Violation:	36963
Placement Blockage Violation:	74
*info: Placed = 74906          (Fixed = 141)
*info: Unplaced = 0           
Placement Density:99.39%(266776/268425)
Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1881.2M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 34066

Instance distribution across the VT partitions:

 LVT : inst = 11629 (34.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 11629 (34.1%)

 HVT : inst = 22437 (65.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 22437 (65.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=74906 and nets=36631 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1871.2M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 1942.8M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 1942.8M)
Extracted 30.0003% (CPU Time= 0:00:01.9  MEM= 1942.8M)
Extracted 40.0003% (CPU Time= 0:00:02.2  MEM= 1942.8M)
Extracted 50.0005% (CPU Time= 0:00:02.6  MEM= 1942.8M)
Extracted 60.0004% (CPU Time= 0:00:03.1  MEM= 1946.8M)
Extracted 70.0004% (CPU Time= 0:00:04.2  MEM= 1946.8M)
Extracted 80.0003% (CPU Time= 0:00:05.3  MEM= 1946.8M)
Extracted 90.0003% (CPU Time= 0:00:05.6  MEM= 1946.8M)
Extracted 100% (CPU Time= 0:00:06.6  MEM= 1946.8M)
Number of Extracted Resistors     : 732184
Number of Extracted Ground Cap.   : 721042
Number of Extracted Coupling Cap. : 1276384
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1926.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.8  Real Time: 0:00:09.0  MEM: 1926.750M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1975.93 CPU=0:00:11.7 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:12.8  real=0:00:12.0  mem= 1975.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36631,  13.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1951.97 CPU=0:00:07.7 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1952.0M) ***
*** Done Building Timing Graph (cpu=0:00:24.2 real=0:00:24.0 totSessionCpu=2:49:37 mem=1952.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1952.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1952.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1952.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1952.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.412  | -0.697  |
|           TNS (ns):|-611.205 |-523.810 | -87.396 |
|    Violating Paths:|  2461   |  2301   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.277%
       (99.385% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1952.0M
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1857.1M, totSessionCpu=2:49:39 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.697
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 403 clock nets excluded from IPO operation.
*info: 403 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.697 TNS Slack -611.206 Density 99.39
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.412|   -0.697|-523.810| -611.206|    99.39%|   0:00:00.0| 2061.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.394|   -0.697|-526.868| -614.680|    99.39%|   0:00:17.0| 2078.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.394|   -0.697|-526.807| -614.620|    99.40%|   0:00:03.0| 2078.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.390|   -0.695|-527.172| -614.964|    99.40%|   0:00:10.0| 2096.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
|  -0.390|   -0.695|-527.077| -614.870|    99.41%|   0:00:01.0| 2096.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
|  -0.390|   -0.695|-527.055| -614.847|    99.40%|   0:00:00.0| 2096.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
|  -0.390|   -0.695|-527.055| -614.847|    99.40%|   0:00:00.0| 2096.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.3 real=0:00:31.0 mem=2096.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.4 real=0:00:31.0 mem=2096.5M) ***
** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -614.847 Density 99.40
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 63 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:32.1 real=0:00:32.0 mem=2096.5M) ***
*** Starting refinePlace (2:50:19 mem=2085.5M) ***
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2085.5MB
*** Finished refinePlace (2:50:19 mem=2085.5M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 413 clock nets excluded from IPO operation.
*info: 413 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -614.851 Density 99.41
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.390|   -0.695|-527.058| -614.851|    99.41%|   0:00:00.0| 2104.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
|  -0.390|   -0.695|-526.429| -614.221|    99.41%|   0:00:03.0| 2104.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.390|   -0.695|-526.327| -614.119|    99.41%|   0:00:01.0| 2104.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.390|   -0.695|-526.300| -614.092|    99.41%|   0:00:00.0| 2104.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
|  -0.390|   -0.695|-526.246| -614.039|    99.41%|   0:00:01.0| 2104.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.390|   -0.695|-526.195| -613.988|    99.41%|   0:00:00.0| 2104.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/D                             |
|  -0.390|   -0.695|-526.024| -613.817|    99.41%|   0:00:01.0| 2104.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/D                             |
|  -0.390|   -0.695|-525.858| -613.650|    99.41%|   0:00:00.0| 2104.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_18_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 11 and inserted 75 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.389|   -0.695|-460.111| -548.340|    99.41%|   0:00:17.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_15_/D                             |
|  -0.389|   -0.695|-459.068| -547.297|    99.41%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/D                           |
|  -0.389|   -0.695|-459.037| -547.266|    99.41%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_24_/D                           |
|  -0.389|   -0.695|-458.907| -547.136|    99.41%|   0:00:01.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
|  -0.389|   -0.695|-458.883| -547.112|    99.41%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
|  -0.389|   -0.695|-458.637| -546.866|    99.41%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.389|   -0.695|-458.569| -546.797|    99.41%|   0:00:01.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.389|   -0.695|-458.465| -546.694|    99.41%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_29_/D                           |
|  -0.389|   -0.695|-458.255| -546.484|    99.42%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/D                            |
|  -0.389|   -0.695|-458.201| -546.430|    99.42%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_46_/D                           |
|  -0.389|   -0.695|-458.178| -546.407|    99.42%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.389|   -0.695|-458.112| -546.341|    99.42%|   0:00:00.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.389|   -0.695|-458.002| -546.231|    99.42%|   0:00:01.0| 2142.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 85 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.389|   -0.762|-415.833| -512.788|    99.42%|   0:00:18.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
|  -0.389|   -0.762|-415.686| -512.641|    99.42%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
|  -0.389|   -0.762|-415.594| -512.549|    99.42%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_18_/D                           |
|  -0.389|   -0.762|-415.278| -512.232|    99.42%|   0:00:01.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.389|   -0.762|-415.057| -512.011|    99.42%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.389|   -0.762|-414.732| -511.686|    99.42%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.389|   -0.762|-413.743| -510.697|    99.42%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.389|   -0.762|-412.984| -509.939|    99.42%|   0:00:01.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.389|   -0.762|-411.491| -508.445|    99.42%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.389|   -0.762|-411.425| -508.379|    99.42%|   0:00:01.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.389|   -0.762|-411.204| -508.159|    99.43%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.389|   -0.762|-411.204| -508.158|    99.43%|   0:00:01.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.389|   -0.762|-411.204| -508.158|    99.43%|   0:00:00.0| 2155.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:47.6 real=0:00:48.0 mem=2155.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:47.7 real=0:00:48.0 mem=2155.3M) ***
** GigaOpt Optimizer WNS Slack -0.762 TNS Slack -508.158 Density 99.43
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 26 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:48.4 real=0:00:49.0 mem=2155.3M) ***
*** Starting refinePlace (2:51:14 mem=2136.2M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2136.2MB
*** Finished refinePlace (2:51:14 mem=2136.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.389 ns
Total 0 nets layer assigned (0.9).
GigaOpt: setting up router preferences
        design wns: -0.3889
        slack threshold: 1.0311
GigaOpt: 4 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1087 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.762 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.7623
        slack threshold: 0.6577
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1087 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2076.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=2076.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2076.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2076.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.762  | -0.389  | -0.762  |
|           TNS (ns):|-508.158 |-411.203 | -96.955 |
|    Violating Paths:|  2144   |  1984   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.563%
       (99.671% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2076.2M
**optDesign ... cpu = 0:02:18, real = 0:02:18, mem = 1992.0M, totSessionCpu=2:51:18 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar  7 18:05:21 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PSC7293_array_out_76_ connects to NET core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PSN7293_array_out_76_ at location ( 319.700 308.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PSN7293_array_out_76_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/U18 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_PSRN_4 at location ( 281.500 426.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_PSRN_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PSC7102_array_out_154_ connects to NET core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PSN7102_array_out_154_ at location ( 275.500 226.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PSN7102_array_out_154_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC7000_CTS_246 connects to NET core_instance/FE_USKN7000_CTS_246 at location ( 274.300 274.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN7000_CTS_246 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L3_8 connects to NET core_instance/FE_USKN6973_CTS_284 at location ( 272.500 156.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN6973_CTS_284 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_8124_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3661_0 at location ( 356.500 171.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3661_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_19 connects to NET core_instance/CTS_304 at location ( 344.700 369.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_304 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_78 connects to NET core_instance/CTS_284 at location ( 269.900 149.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_284 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_1_ connects to NET core_instance/CTS_272 at location ( 477.300 259.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_272 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_20 connects to NET core_instance/CTS_246 at location ( 216.500 303.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC7000_CTS_246 connects to NET core_instance/CTS_246 at location ( 277.300 273.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_24 connects to NET core_instance/CTS_246 at location ( 275.300 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_246 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_ connects to NET core_instance/CTS_245 at location ( 287.300 171.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_245 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_4 at location ( 362.500 464.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_6584_0 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2996_0 at location ( 344.645 35.960 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2996_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2920_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_26 at location ( 362.300 172.735 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U76 connects to NET core_instance/mac_array_instance/FE_OCPN6650_q_temp_505_ at location ( 308.500 144.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN6650_q_temp_505_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/U125 connects to NET core_instance/mac_array_instance/FE_OCPN6572_q_temp_145_ at location ( 344.010 504.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN6572_q_temp_145_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC4607_n302 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN6507_n302 at location ( 172.100 493.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN6507_n302 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U816 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN5668_n463 at location ( 326.100 180.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN5668_n463 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN5106_q_temp_136_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OCPN4999_n_47_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 36835 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_9. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_128. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_773. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_1412. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_1624. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_9855. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_10743. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_9859. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_9858. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_9717. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10005 FILLER_9548. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10006 FILLER_8652. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10008 FILLER_7913. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_842. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10012 FILLER_10613. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10752. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FILLER_10018 FILLER_10019. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 34370 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1087/36715 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1617.96 (MB), peak = 1818.46 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 195.940 316.900 ) on M1 for NET core_instance/CTS_242. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 178.400 352.985 ) on M1 for NET core_instance/CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 180.600 345.785 ) on M1 for NET core_instance/CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 287.120 171.090 ) on M1 for NET core_instance/CTS_245. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 275.450 267.995 ) on M1 for NET core_instance/CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 216.650 303.995 ) on M1 for NET core_instance/CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 276.175 273.700 ) on M1 for NET core_instance/CTS_246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 232.120 363.700 ) on M1 for NET core_instance/CTS_253. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 292.720 297.100 ) on M1 for NET core_instance/CTS_255. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 476.920 259.310 ) on M1 for NET core_instance/CTS_272. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 193.400 55.900 ) on M1 for NET core_instance/CTS_277. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 201.400 192.700 ) on M1 for NET core_instance/CTS_279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 249.120 122.500 ) on M1 for NET core_instance/CTS_280. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 255.000 140.500 ) on M1 for NET core_instance/CTS_281. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 282.920 165.700 ) on M1 for NET core_instance/CTS_283. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 273.120 138.700 ) on M1 for NET core_instance/CTS_283. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 284.720 144.100 ) on M1 for NET core_instance/CTS_283. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 270.050 149.195 ) on M1 for NET core_instance/CTS_284. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 506.905 162.100 ) on M1 for NET core_instance/CTS_286. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 147.200 268.300 ) on M1 for NET core_instance/CTS_290. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_529_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2996_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n62. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#686 routed nets are extracted.
#    457 (1.24%) extracted nets are partially routed.
#35858 routed nets are imported.
#171 (0.46%) nets are without wires.
#122 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 36837.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 457
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 18:05:26 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 18:05:29 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2602          80       32220    92.36%
#  Metal 2        V        2614          84       32220     1.14%
#  Metal 3        H        2682           0       32220     0.18%
#  Metal 4        V        2114         584       32220     2.20%
#  --------------------------------------------------------------
#  Total                  10013       6.92%  128880    23.97%
#
#  608 nets (1.65%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1619.22 (MB), peak = 1818.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1619.80 (MB), peak = 1818.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1638.09 (MB), peak = 1818.46 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1638.26 (MB), peak = 1818.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 122 (skipped).
#Total number of routable nets = 36715.
#Total number of nets in the design = 36837.
#
#628 routable nets have only global wires.
#36087 routable nets have only detail routed wires.
#259 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#349 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                259             369  
#------------------------------------------------
#        Total                259             369  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                608           36107  
#------------------------------------------------
#        Total                608           36107  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     32(0.10%)     14(0.04%)   (0.14%)
#   Metal 3     13(0.04%)      4(0.01%)   (0.05%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     45(0.04%)     18(0.02%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.05% H + 0.07% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 780593 um.
#Total half perimeter of net bounding box = 641579 um.
#Total wire length on LAYER M1 = 3402 um.
#Total wire length on LAYER M2 = 215028 um.
#Total wire length on LAYER M3 = 339121 um.
#Total wire length on LAYER M4 = 223043 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 282287
#Total number of multi-cut vias = 174846 ( 61.9%)
#Total number of single cut vias = 107441 ( 38.1%)
#Up-Via Summary (total 282287):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       99576 ( 76.7%)     30266 ( 23.3%)     129842
#  Metal 2        6341 (  5.3%)    113214 ( 94.7%)     119555
#  Metal 3        1524 (  4.6%)     31366 ( 95.4%)      32890
#-----------------------------------------------------------
#               107441 ( 38.1%)    174846 ( 61.9%)     282287 
#
#Total number of involved priority nets 252
#Maximum src to sink distance for priority net 258.0
#Average of max src_to_sink distance for priority net 30.6
#Average of ave src_to_sink distance for priority net 25.1
#Max overcon = 2 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1638.26 (MB), peak = 1818.46 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.74 (MB), peak = 1818.46 (MB)
#Start Track Assignment.
#Done with 278 horizontal wires in 2 hboxes and 293 vertical wires in 2 hboxes.
#Done with 44 horizontal wires in 2 hboxes and 20 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 780841 um.
#Total half perimeter of net bounding box = 641579 um.
#Total wire length on LAYER M1 = 3479 um.
#Total wire length on LAYER M2 = 215040 um.
#Total wire length on LAYER M3 = 339251 um.
#Total wire length on LAYER M4 = 223071 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 282278
#Total number of multi-cut vias = 174846 ( 61.9%)
#Total number of single cut vias = 107432 ( 38.1%)
#Up-Via Summary (total 282278):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       99573 ( 76.7%)     30266 ( 23.3%)     129839
#  Metal 2        6338 (  5.3%)    113214 ( 94.7%)     119552
#  Metal 3        1521 (  4.6%)     31366 ( 95.4%)      32887
#-----------------------------------------------------------
#               107432 ( 38.1%)    174846 ( 61.9%)     282278 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1678.33 (MB), peak = 1818.46 (MB)
#
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 60.60 (MB)
#Total memory = 1678.33 (MB)
#Peak memory = 1818.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 45.8% of the total area was rechecked for DRC, and 27.9% required routing.
#    number of violations = 11210
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1         1164      148     3980      152     1336      502      198     7480
#	M2         1248      899     1036       88       17       33      261     3582
#	M3           37       13       60        5        0        0       32      147
#	M4            0        0        0        0        0        0        1        1
#	Totals     2449     1060     5076      245     1353      535      492    11210
#398 out of 75112 instances need to be verified(marked ipoed).
#14.8% of the total area is being checked for drcs
#14.8% of the total area was checked
#    number of violations = 11700
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1293      157     4207     1365      506        0      367     7895
#	M2         1277      926     1049       17       33      232      120     3654
#	M3           38       13       59        0        0       14       26      150
#	M4            0        0        0        0        0        0        1        1
#	Totals     2608     1096     5315     1382      539      246      514    11700
#cpu time = 00:01:11, elapsed time = 00:01:11, memory = 1679.06 (MB), peak = 1818.46 (MB)
#start 1st optimization iteration ...
#    completing 10% with 11654 violations
#    cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1761.64 (MB), peak = 1818.46 (MB)
#    completing 20% with 11644 violations
#    cpu time = 00:01:48, elapsed time = 00:01:48, memory = 1796.70 (MB), peak = 1818.46 (MB)
#    completing 30% with 11586 violations
#    cpu time = 00:02:53, elapsed time = 00:02:52, memory = 1792.86 (MB), peak = 1818.46 (MB)
#    completing 40% with 11518 violations
#    cpu time = 00:04:23, elapsed time = 00:04:23, memory = 1894.89 (MB), peak = 1896.53 (MB)
#    completing 50% with 11470 violations
#    cpu time = 00:05:35, elapsed time = 00:05:35, memory = 1796.65 (MB), peak = 1897.35 (MB)
#    completing 60% with 11375 violations
#    cpu time = 00:06:33, elapsed time = 00:06:33, memory = 1819.23 (MB), peak = 1897.35 (MB)
#    completing 70% with 11349 violations
#    cpu time = 00:07:21, elapsed time = 00:07:21, memory = 1816.03 (MB), peak = 1897.35 (MB)
#    completing 80% with 11302 violations
#    cpu time = 00:08:13, elapsed time = 00:08:13, memory = 1797.04 (MB), peak = 1897.35 (MB)
#    completing 90% with 11378 violations
#    cpu time = 00:09:09, elapsed time = 00:09:09, memory = 1823.85 (MB), peak = 1897.35 (MB)
#    completing 100% with 11401 violations
#    cpu time = 00:09:51, elapsed time = 00:09:51, memory = 1824.00 (MB), peak = 1897.35 (MB)
#    number of violations = 11401
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1228      360     3988     1231      509        0      339     7655
#	M2         1133     1077      961       10       44      219      114     3558
#	M3           35       15       89        2        0       12       32      185
#	M4            1        0        1        0        0        0        1        3
#	Totals     2397     1452     5039     1243      553      231      486    11401
#cpu time = 00:09:51, elapsed time = 00:09:51, memory = 1824.20 (MB), peak = 1897.35 (MB)
#start 2nd optimization iteration ...
#    completing 10% with 11403 violations
#    cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1819.67 (MB), peak = 1897.35 (MB)
#    completing 20% with 11314 violations
#    cpu time = 00:02:01, elapsed time = 00:02:01, memory = 1853.93 (MB), peak = 1897.35 (MB)
#    completing 30% with 11221 violations
#    cpu time = 00:03:06, elapsed time = 00:03:06, memory = 1798.89 (MB), peak = 1897.35 (MB)
#    completing 40% with 11149 violations
#    cpu time = 00:04:02, elapsed time = 00:04:02, memory = 1799.88 (MB), peak = 1897.35 (MB)
#    completing 50% with 11164 violations
#    cpu time = 00:05:15, elapsed time = 00:05:15, memory = 1823.61 (MB), peak = 1897.35 (MB)
#    completing 60% with 11141 violations
#    cpu time = 00:06:48, elapsed time = 00:06:47, memory = 1818.09 (MB), peak = 1897.35 (MB)
#    completing 70% with 11088 violations
#    cpu time = 00:08:44, elapsed time = 00:08:44, memory = 1839.89 (MB), peak = 1897.35 (MB)
#    completing 80% with 11051 violations
#    cpu time = 00:10:07, elapsed time = 00:10:06, memory = 1840.33 (MB), peak = 1897.35 (MB)
#    completing 90% with 11015 violations
#    cpu time = 00:11:32, elapsed time = 00:11:32, memory = 1865.65 (MB), peak = 1897.35 (MB)
#    completing 100% with 10949 violations
#    cpu time = 00:12:31, elapsed time = 00:12:31, memory = 1860.15 (MB), peak = 1897.35 (MB)
#    number of violations = 10949
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1104      150     4033     1264      467        0      377     7395
#	M2         1134      848      988       18       37      243      143     3411
#	M3           35       19       50        0        1       12       24      141
#	M4            0        0        2        0        0        0        0        2
#	Totals     2273     1017     5073     1282      505      255      544    10949
#cpu time = 00:12:31, elapsed time = 00:12:31, memory = 1860.19 (MB), peak = 1897.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 780360 um.
#Total half perimeter of net bounding box = 641579 um.
#Total wire length on LAYER M1 = 3299 um.
#Total wire length on LAYER M2 = 214550 um.
#Total wire length on LAYER M3 = 339192 um.
#Total wire length on LAYER M4 = 223318 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 283547
#Total number of multi-cut vias = 160035 ( 56.4%)
#Total number of single cut vias = 123512 ( 43.6%)
#Up-Via Summary (total 283547):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      105381 ( 81.1%)     24576 ( 18.9%)     129957
#  Metal 2       12418 ( 10.3%)    107587 ( 89.7%)     120005
#  Metal 3        5713 ( 17.0%)     27872 ( 83.0%)      33585
#-----------------------------------------------------------
#               123512 ( 43.6%)    160035 ( 56.4%)     283547 
#
#Total number of DRC violations = 10949
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 7395
#Total number of violations on LAYER M2 = 3411
#Total number of violations on LAYER M3 = 141
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:23:35
#Elapsed time = 00:23:35
#Increased memory = -25.98 (MB)
#Total memory = 1652.35 (MB)
#Peak memory = 1897.35 (MB)
#
#Start Post Route via swapping..
#60.28% of area are rerouted by ECO routing.
#    number of violations = 11125
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1133      153     4097     1279      467        0      392     7521
#	M2         1150      858     1006       19       37      247      143     3460
#	M3           36       19       50        0        1       12       24      142
#	M4            0        0        2        0        0        0        0        2
#	Totals     2319     1030     5155     1298      505      259      559    11125
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1653.32 (MB), peak = 1897.35 (MB)
#    number of violations = 11060
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1         1107      149     4054     1277      468        0      384     7439
#	M2         1135      859     1036       18       37      243      147     3475
#	M3           36       19       52        0        1       12       24      144
#	M4            0        0        2        0        0        0        0        2
#	Totals     2278     1027     5144     1295      506      255      555    11060
#cpu time = 00:01:29, elapsed time = 00:01:29, memory = 1656.09 (MB), peak = 1897.35 (MB)
#CELL_VIEW fullchip,init has 11060 DRC violations
#Total number of DRC violations = 11060
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 7439
#Total number of violations on LAYER M2 = 3475
#Total number of violations on LAYER M3 = 144
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 780360 um.
#Total half perimeter of net bounding box = 641579 um.
#Total wire length on LAYER M1 = 3299 um.
#Total wire length on LAYER M2 = 214550 um.
#Total wire length on LAYER M3 = 339192 um.
#Total wire length on LAYER M4 = 223318 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 283547
#Total number of multi-cut vias = 177657 ( 62.7%)
#Total number of single cut vias = 105890 ( 37.3%)
#Up-Via Summary (total 283547):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       99234 ( 76.4%)     30723 ( 23.6%)     129957
#  Metal 2        5535 (  4.6%)    114470 ( 95.4%)     120005
#  Metal 3        1121 (  3.3%)     32464 ( 96.7%)      33585
#-----------------------------------------------------------
#               105890 ( 37.3%)    177657 ( 62.7%)     283547 
#
#detailRoute Statistics:
#Cpu time = 00:25:06
#Elapsed time = 00:25:06
#Increased memory = -23.20 (MB)
#Total memory = 1655.12 (MB)
#Peak memory = 1897.35 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:25:23
#Elapsed time = 00:25:23
#Increased memory = -77.72 (MB)
#Total memory = 1600.17 (MB)
#Peak memory = 1897.35 (MB)
#Number of warnings = 88
#Total number of warnings = 347
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 18:30:43 2025
#
**optDesign ... cpu = 0:27:41, real = 0:27:40, mem = 1956.9M, totSessionCpu=3:16:41 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=75112 and nets=36837 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1956.9M)
Extracted 10.0003% (CPU Time= 0:00:01.5  MEM= 2004.5M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2004.5M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 2004.5M)
Extracted 40.0003% (CPU Time= 0:00:02.3  MEM= 2004.5M)
Extracted 50.0004% (CPU Time= 0:00:02.7  MEM= 2004.5M)
Extracted 60.0004% (CPU Time= 0:00:03.2  MEM= 2008.5M)
Extracted 70.0004% (CPU Time= 0:00:04.2  MEM= 2008.5M)
Extracted 80.0004% (CPU Time= 0:00:05.4  MEM= 2008.5M)
Extracted 90.0005% (CPU Time= 0:00:05.7  MEM= 2008.5M)
Extracted 100% (CPU Time= 0:00:06.7  MEM= 2008.5M)
Number of Extracted Resistors     : 734243
Number of Extracted Ground Cap.   : 722905
Number of Extracted Coupling Cap. : 1282828
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	2 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1996.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.0  Real Time: 0:00:09.0  MEM: 1996.473M)
**optDesign ... cpu = 0:27:50, real = 0:27:49, mem = 1956.9M, totSessionCpu=3:16:50 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 36837,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2053.18 CPU=0:00:11.5 REAL=0:00:11.0)
Save waveform /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.AAE_UqJfhx/.AAE_4971/waveform.data...
*** CDM Built up (cpu=0:00:13.8  real=0:00:13.0  mem= 2053.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 36837,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2029.22 CPU=0:00:07.7 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 2029.2M) ***
*** Done Building Timing Graph (cpu=0:00:25.6 real=0:00:26.0 totSessionCpu=3:17:16 mem=2029.2M)
**optDesign ... cpu = 0:28:16, real = 0:28:15, mem = 1959.2M, totSessionCpu=3:17:16 **
*** Timing NOT met, worst failing slack is -0.764
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 573 clock nets excluded from IPO operation.
*info: 573 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.764 TNS Slack -511.171 Density 99.67
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.388|   -0.764|-414.099| -511.171|    99.67%|   0:00:00.0| 2153.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
|  -0.388|   -0.764|-414.099| -511.171|    99.67%|   0:00:01.0| 2153.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -0.388|   -0.764|-414.099| -511.171|    99.67%|   0:00:00.0| 2153.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.388|   -0.764|-414.099| -511.171|    99.67%|   0:00:00.0| 2153.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.388|   -0.764|-414.099| -511.171|    99.67%|   0:00:00.0| 2153.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=2153.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=2153.0M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=2153.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:28:23, real = 0:28:22, mem = 2016.2M, totSessionCpu=3:17:24 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2016.20M, totSessionCpu=3:17:24 .
**optDesign ... cpu = 0:28:24, real = 0:28:23, mem = 2016.2M, totSessionCpu=3:17:24 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1486.28MB/1486.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1486.61MB/1486.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1486.65MB/1486.65MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:31:27 (2025-Mar-08 02:31:27 GMT)
2025-Mar-07 18:31:27 (2025-Mar-08 02:31:27 GMT): 10%
2025-Mar-07 18:31:27 (2025-Mar-08 02:31:27 GMT): 20%
2025-Mar-07 18:31:27 (2025-Mar-08 02:31:27 GMT): 30%
2025-Mar-07 18:31:27 (2025-Mar-08 02:31:27 GMT): 40%
2025-Mar-07 18:31:27 (2025-Mar-08 02:31:27 GMT): 50%
2025-Mar-07 18:31:27 (2025-Mar-08 02:31:27 GMT): 60%
2025-Mar-07 18:31:27 (2025-Mar-08 02:31:27 GMT): 70%
2025-Mar-07 18:31:28 (2025-Mar-08 02:31:28 GMT): 80%
2025-Mar-07 18:31:28 (2025-Mar-08 02:31:28 GMT): 90%

Finished Levelizing
2025-Mar-07 18:31:28 (2025-Mar-08 02:31:28 GMT)

Starting Activity Propagation
2025-Mar-07 18:31:28 (2025-Mar-08 02:31:28 GMT)
2025-Mar-07 18:31:28 (2025-Mar-08 02:31:28 GMT): 10%
2025-Mar-07 18:31:28 (2025-Mar-08 02:31:28 GMT): 20%

Finished Activity Propagation
2025-Mar-07 18:31:29 (2025-Mar-08 02:31:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1487.59MB/1487.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:31:29 (2025-Mar-08 02:31:29 GMT)
 ... Calculating switching power
2025-Mar-07 18:31:29 (2025-Mar-08 02:31:29 GMT): 10%
2025-Mar-07 18:31:29 (2025-Mar-08 02:31:29 GMT): 20%
2025-Mar-07 18:31:29 (2025-Mar-08 02:31:29 GMT): 30%
2025-Mar-07 18:31:30 (2025-Mar-08 02:31:30 GMT): 40%
2025-Mar-07 18:31:30 (2025-Mar-08 02:31:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:31:31 (2025-Mar-08 02:31:31 GMT): 60%
2025-Mar-07 18:31:32 (2025-Mar-08 02:31:32 GMT): 70%
2025-Mar-07 18:31:33 (2025-Mar-08 02:31:33 GMT): 80%
2025-Mar-07 18:31:34 (2025-Mar-08 02:31:34 GMT): 90%

Finished Calculating power
2025-Mar-07 18:31:34 (2025-Mar-08 02:31:34 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1488.78MB/1488.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1488.78MB/1488.78MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:07, mem(process/total)=1488.81MB/1488.81MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:31:34 (2025-Mar-08 02:31:34 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      103.05608404 	   70.9061%
Total Switching Power:      40.32748133 	   27.7467%
Total Leakage Power:         1.95802251 	    1.3472%
Total Power:               145.34158806
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         67.33       2.768      0.5223       70.62       48.59
Macro                                  0           0      0.4809      0.4809      0.3308
IO                                     0           0           0           0           0
Combinational                      27.16       24.45       0.888        52.5       36.12
Clock (Combinational)              8.561       13.11     0.06688       21.74       14.96
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              103.1       40.33       1.958       145.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      103.1       40.33       1.958       145.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                8.561       13.11     0.06688       21.74       14.96
-----------------------------------------------------------------------------------------
Total                              8.561       13.11     0.06688       21.74       14.96
-----------------------------------------------------------------------------------------
Total leakage power = 1.95802 mW
Cell usage statistics:  
Library tcbn65gpluswc , 75112 cells ( 100.000000%) , 1.95802 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1490.60MB/1490.60MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:28:32, real = 0:28:32, mem = 2016.2M, totSessionCpu=3:17:32 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:28:34, real = 0:28:33, mem = 2016.2M, totSessionCpu=3:17:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=2073.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2073.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2073.4M
** Profile ** Total reports :  cpu=0:00:01.7, mem=2018.2M
** Profile ** DRVs :  cpu=0:00:01.3, mem=2018.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.764  | -0.388  | -0.764  |
|           TNS (ns):|-511.171 |-414.099 | -97.072 |
|    Violating Paths:|  2176   |  2016   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.563%
       (99.671% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2018.2M
**optDesign ... cpu = 0:28:38, real = 0:28:37, mem = 2016.2M, totSessionCpu=3:17:38 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.4971 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 110352 markers are saved ...
... 10781 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:02.0 mem=2016.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1989.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 362
  Overlap     : 638
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 80.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar  7 19:00:20 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (539.6000, 536.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:00:20 **** Processed 5000 nets.
**** 19:00:20 **** Processed 10000 nets.
**** 19:00:21 **** Processed 15000 nets.
**** 19:00:21 **** Processed 20000 nets.
**** 19:00:21 **** Processed 25000 nets.
**** 19:00:21 **** Processed 30000 nets.
**** 19:00:21 **** Processed 35000 nets.
Net VDD: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Fri Mar  7 19:00:22 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.3  MEM: -0.258M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1766.26MB/1766.26MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1766.26MB/1766.26MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1766.26MB/1766.26MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 19:00:24 (2025-Mar-08 03:00:24 GMT)
2025-Mar-07 19:00:24 (2025-Mar-08 03:00:24 GMT): 10%
2025-Mar-07 19:00:24 (2025-Mar-08 03:00:24 GMT): 20%
2025-Mar-07 19:00:24 (2025-Mar-08 03:00:24 GMT): 30%
2025-Mar-07 19:00:24 (2025-Mar-08 03:00:24 GMT): 40%
2025-Mar-07 19:00:24 (2025-Mar-08 03:00:24 GMT): 50%
2025-Mar-07 19:00:25 (2025-Mar-08 03:00:25 GMT): 60%
2025-Mar-07 19:00:25 (2025-Mar-08 03:00:25 GMT): 70%
2025-Mar-07 19:00:25 (2025-Mar-08 03:00:25 GMT): 80%
2025-Mar-07 19:00:25 (2025-Mar-08 03:00:25 GMT): 90%

Finished Levelizing
2025-Mar-07 19:00:25 (2025-Mar-08 03:00:25 GMT)

Starting Activity Propagation
2025-Mar-07 19:00:25 (2025-Mar-08 03:00:25 GMT)
2025-Mar-07 19:00:25 (2025-Mar-08 03:00:25 GMT): 10%
2025-Mar-07 19:00:25 (2025-Mar-08 03:00:25 GMT): 20%

Finished Activity Propagation
2025-Mar-07 19:00:26 (2025-Mar-08 03:00:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1766.81MB/1766.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 19:00:26 (2025-Mar-08 03:00:26 GMT)
 ... Calculating switching power
2025-Mar-07 19:00:26 (2025-Mar-08 03:00:26 GMT): 10%
2025-Mar-07 19:00:26 (2025-Mar-08 03:00:26 GMT): 20%
2025-Mar-07 19:00:26 (2025-Mar-08 03:00:26 GMT): 30%
2025-Mar-07 19:00:27 (2025-Mar-08 03:00:27 GMT): 40%
2025-Mar-07 19:00:27 (2025-Mar-08 03:00:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 19:00:28 (2025-Mar-08 03:00:28 GMT): 60%
2025-Mar-07 19:00:29 (2025-Mar-08 03:00:29 GMT): 70%
2025-Mar-07 19:00:30 (2025-Mar-08 03:00:30 GMT): 80%
2025-Mar-07 19:00:31 (2025-Mar-08 03:00:31 GMT): 90%

Finished Calculating power
2025-Mar-07 19:00:31 (2025-Mar-08 03:00:31 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1767.12MB/1767.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1767.12MB/1767.12MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total)=1767.12MB/1767.12MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      103.05608404 	   70.9061%
Total Switching Power:      40.32748133 	   27.7467%
Total Leakage Power:         1.95802251 	    1.3472%
Total Power:               145.34158806
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1768.50MB/1768.50MB)


Output file is fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          75112

Ports/Pins                           240
    metal layer M2                    59
    metal layer M3                   166
    metal layer M4                    15

Nets                              449907
    metal layer M1                  6636
    metal layer M2                231935
    metal layer M3                156541
    metal layer M4                 54795

    Via Instances                 282411

Special Nets                         906
    metal layer M1                   867
    metal layer M2                     3
    metal layer M4                    36

    Via Instances                  16790

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               36501
    metal layer M1                  2039
    metal layer M2                 28907
    metal layer M3                  5085
    metal layer M4                   470


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract -stripePin -PGPinLayers 4 -extractBlockPGPinLayers 4 fullchip.lef -specifyTopLayer 4
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Fri Mar  7 19:01:13 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Fri Mar  7 19:01:15 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/.mmmcv4HBzt/modes/CON/CON.sdc' ...
Current (total cpu=3:22:11, real=4:48:01, peak res=1546.5M, current mem=1883.4M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1183.7M, current mem=1893.1M)
Current (total cpu=3:22:12, real=4:48:01, peak res=1546.5M, current mem=1893.1M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'create_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=75112 and nets=36837 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_4971_ieng6-ece-13.ucsd.edu_zhbian_1vpEyJ/fullchip_4971_rs5MYb.rcdb.d -maxResLength 200 
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc369f8a]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(syStackTrace+0x6b)[0xc36a34b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2f3b5]
/usr/lib64/libpthread.so.0(+0xf630)[0x7f7c9a1a8630]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z6peMainPc+0x707)[0x8185967]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z14dcRCExtractionPc+0x9eb)[0x82a123b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculator4initEP11TADbContext9taboolean+0x2ee)[0x3df57ce]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculatorC2EP11TADbContext9tabooleanS2_PFvvES2_+0x49)[0x3df59a9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x3df5b90]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0xe7704e9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526f45]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x18e)[0xc531f9e]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x9cf5a92]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xc6d)[0x9d0945d]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x2fb)[0x9d09b7b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526ecb]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0xc7)[0xc52d527]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x349)[0xd400429]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x185)[0xdec9c25]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6b8)[0xdeb3448]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x10054edf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1005603b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x100563a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x80)[0x10056430]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1010b4e7]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10072f7f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0x12c)[0x100f00dc]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x46)[0x100f02f6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x156)[0x2cf81a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xb7)[0x9f66a57]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3e)[0xa8e9eae]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0xa8f35d1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0xa90198b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0xa90057c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xd5)[0xa8e9605]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10156ccf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x7f)[0x10116f3f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x14b)[0x101172ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x7f)[0x7f7ca0349e2f]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x32)[0x7f7c9e983382]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x164)[0x7f7c9e9836e4]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xbb)[0x7f7c9e9892ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0xdf)[0x7f7ca034c87f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x259)[0x2cde0f9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x181)[0x10111be1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(main+0x1d6)[0x29b3d66]
/usr/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f7c992cc555]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2bfe9]
========================================
               pstack
========================================
Thread 16 (Thread 0x7f7c9575d700 (LWP 5048)):
#0  0x00007f7c9939fb43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 15 (Thread 0x7f7c8e3dd700 (LWP 5049)):
#0  0x00007f7c9936f9fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007f7c9936f894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 14 (Thread 0x7f7c8dadb700 (LWP 5050)):
#0  0x00007f7c9a1a7e9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 13 (Thread 0x7f7c8bfcd700 (LWP 5052)):
#0  0x00007f7c9a1a83c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 12 (Thread 0x7f7c78b89700 (LWP 5076)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007f7c9e8657d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f7c9f543c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007f7c9e864ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 11 (Thread 0x7f7c78287700 (LWP 5077)):
#0  0x00007f7c9939fb43 in select () from /usr/lib64/libc.so.6
#1  0x00007f7c9e9b29b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f7c9e9b6e08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007f7c9e9b7537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007f7c9e983382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007f7c9e9836e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007f7c9e8620cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007f7c9e95e718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007f7c9e864ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 10 (Thread 0x7f7c6b597700 (LWP 7114)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 9 (Thread 0x7f7c6e8dd700 (LWP 7115)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 8 (Thread 0x7f7c6f0de700 (LWP 7116)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 7 (Thread 0x7f7c6f8df700 (LWP 7117)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 6 (Thread 0x7f7c5db67700 (LWP 7118)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 5 (Thread 0x7f7c5d366700 (LWP 7119)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 4 (Thread 0x7f7c5cb65700 (LWP 7120)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 3 (Thread 0x7f7c5c364700 (LWP 7121)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 2 (Thread 0x7f7c329ef700 (LWP 10525)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6
Thread 1 (Thread 0x7f7ca21792c0 (LWP 4971)):
#0  0x00007f7c9936f659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007f7c992ecf62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007f7c992ed311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a34b in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007f7ca0349e2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007f7c9e983382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007f7c9e9836e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007f7c9e9892ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007f7ca034c87f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 10525]
[New LWP 7121]
[New LWP 7120]
[New LWP 7119]
[New LWP 7118]
[New LWP 7117]
[New LWP 7116]
[New LWP 7115]
[New LWP 7114]
[New LWP 5077]
[New LWP 5076]
[New LWP 5052]
[New LWP 5050]
[New LWP 5049]
[New LWP 5048]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/usr/lib64/libthread_db.so.1".
0x00007f7c9936f659 in waitpid () from /usr/lib64/libc.so.6

Thread 16 (Thread 0x7f7c9575d700 (LWP 5048)):
#0  0x00007f7c9939fb43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 15 (Thread 0x7f7c8e3dd700 (LWP 5049)):
#0  0x00007f7c9936f9fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007f7c9936f894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 14 (Thread 0x7f7c8dadb700 (LWP 5050)):
#0  0x00007f7c9a1a7e9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 13 (Thread 0x7f7c8bfcd700 (LWP 5052)):
#0  0x00007f7c9a1a83c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 12 (Thread 0x7f7c78b89700 (LWP 5076)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007f7c9e8657d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f7c9f543c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007f7c9e864ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 11 (Thread 0x7f7c78287700 (LWP 5077)):
#0  0x00007f7c9939fb43 in select () from /usr/lib64/libc.so.6
#1  0x00007f7c9e9b29b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007f7c9e9b6e08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007f7c9e9b7537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007f7c9e983382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007f7c9e9836e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007f7c9e8620cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007f7c9e95e718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007f7c9e864ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 10 (Thread 0x7f7c6b597700 (LWP 7114)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 9 (Thread 0x7f7c6e8dd700 (LWP 7115)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 8 (Thread 0x7f7c6f0de700 (LWP 7116)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 7 (Thread 0x7f7c6f8df700 (LWP 7117)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 6 (Thread 0x7f7c5db67700 (LWP 7118)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 5 (Thread 0x7f7c5d366700 (LWP 7119)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 4 (Thread 0x7f7c5cb65700 (LWP 7120)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 3 (Thread 0x7f7c5c364700 (LWP 7121)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 2 (Thread 0x7f7c329ef700 (LWP 10525)):
#0  0x00007f7c9a1a4a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007f7c9a1a0ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007f7c993a8b0d in clone () from /usr/lib64/libc.so.6

Thread 1 (Thread 0x7f7ca21792c0 (LWP 4971)):
#0  0x00007f7c9936f659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007f7c992ecf62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007f7c992ed311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a34b in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007f7ca0349e2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007f7c9e983382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007f7c9e9836e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007f7c9e9892ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007f7ca034c87f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
A debugging session is active.

	Inferior 1 [process 4971] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 4971) detached]
