<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
    <meta http-equiv="Content-Style-Type" content="text/css" />
    <!-- MOTW-DISABLED saved from url=(0014)about:internet -->
    <title>Fixed-Point Notation</title>
    <link rel="StyleSheet" href="css/hb_dspb_std_ug_design_rules.css" type="text/css" media="all" />
    <link rel="StyleSheet" href="css/webworks.css" type="text/css" media="all" />
    <script type="text/javascript" language="JavaScript1.2" src="scripts/expand.js"></script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        var  WebWorksRootPath = "";
      // -->
    </script>
  </head>
  <body class="" style="background-image: url(&quot;banner.gif&quot;); background-position: left top; background-repeat: no-repeat;">
    <div style="text-align: right;">
      <table cellspacing="0" summary="">
        <tr>
          <td>
            <a href="hb_dspb_std_ug_design_rules.08.03.html"><img src="images/prev.gif" alt="Previous" border="0" /></a>
          </td>
          <td>
            <a href="hb_dspb_std_ug_design_rules.08.05.html"><img src="images/next.gif" alt="Next" border="0" /></a>
          </td>
          <td>
            <a href="ix.html"><img src="images/index.gif" alt="Index" border="0" /></a>
          </td>
        </tr>
      </table>
    </div>
    <br />
    <div class="WebWorks_Breadcrumbs" style="text-align: left;"></div>
    <hr align="left" />
    <blockquote>
      <div class="H1_heading"><a name="1012586">Fixed-Point Notation</a></div>
      <div class="Body"><span class="N_007cLink"><a href="#1111212" title="Fixed-Point Notation" name="1012670">Figure&nbsp;3–1</a></span> describes the fixed-point notation that I/O formats use in the DSP Builder block descriptions.</div>
      <div class="TA_table_anchor"><a name="1110824">&nbsp;</a></div>
      <table class="Tbl_standard" style="text-align: left; width: 468.7278pt;" cellspacing="0" summary="">
        <caption>
          <div class="HT_table_heading">
            <span class="N_007cRun-in_heading">Table&nbsp;3–1.&nbsp;</span><a name="1153923">Fixed-Point Notation</a></div>
        </caption>
        <tr>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1.5pt; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: bottom; width: 74.182pt;">
            <div class="TCHC_column_head_center"><a name="1153931">Description</a></div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1.5pt; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: bottom; width: 206.1741pt;" colspan="2">
            <div class="TCHC_column_head_center"><a name="1153933">Notation</a></div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1.5pt; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: bottom; width: 188.3717pt;">
            <div class="TCHC_column_head_center"><a name="1153937">Simulink-to-HDL</a>&nbsp;Translation</div>
            <div class="TCHC_column_head_center"><span class="N_007cLink" style="font-style: italic;"><a href="#1153984" title="Fixed-Point Notation" name="1153944">(1)</a></span>, <span class="N_007cLink" style="font-style: italic;"><a href="#1153986" title="Fixed-Point Notation">(2)</a></span></div>
          </td>
        </tr>
        <tr>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top; width: 74.182pt;">
            <div class="TCBL_cell_body_left"><a name="1153946">Signed binary: </a>fractional (SBF) representation; a fractional number</div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: none; border-right-style: none; border-right-width: 0.0pt; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top; width: 61pt;">
            <div class="TCBL_cell_body_left"><a name="1153948">[L].[R] where:</a></div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: none; border-left-style: none; border-left-width: 0.0pt; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top; width: 145.1741pt;">
            <div class="TCBL_cell_body_left"><a name="1153950">[L] is the number of bits to the left of </a>the binary point and the MSB is the sign bit</div>
            <div class="TCBL_cell_body_left"><a name="1153951">[R] is the number of bits to the right </a>of the binary point</div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top; width: 188.3717pt;">
            <div class="TCBL_cell_body_left"><a name="1153953">A Simulink SBF signal A[L].[R] maps in VHDL to </a>STD_LOGIC_VECTOR({L&nbsp;+&nbsp;R&nbsp;-&nbsp;1} DOWNTO 0)</div>
          </td>
        </tr>
        <tr>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153955">Signed binary; </a>integer (INT)</div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: none; border-right-style: none; border-right-width: 0.0pt; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153957">[L] where:</a></div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: none; border-left-style: none; border-left-width: 0.0pt; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153959">[L] is the number of bits of the </a>signed bus and the MSB is the sign bit</div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153961">A Simulink signed binary signal A[L] maps to </a>STD_LOGIC_VECTOR({L&nbsp;-&nbsp;1} DOWNTO 0)</div>
          </td>
        </tr>
        <tr>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153963">Unsigned binary; </a>integer (UINT)</div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: none; border-right-style: none; border-right-width: 0.0pt; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153965">[L] where:</a></div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: none; border-left-style: none; border-left-width: 0.0pt; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153967">[L] is the number of bits of the </a>unsigned bus</div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1px; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153969">A Simulink unsigned binary signal A[L] maps to </a>STD_LOGIC_VECTOR({L&nbsp;-&nbsp;1} DOWNTO 0)</div>
          </td>
        </tr>
        <tr>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1.0pt; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153971">Single bit integer </a>(BIT)</div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1.0pt; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: none; border-right-style: none; border-right-width: 0.0pt; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153973">[1] where:</a></div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1.0pt; border-left-color: none; border-left-style: none; border-left-width: 0.0pt; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153975">the single bit can have values 1 or 0</a></div>
          </td>
          <td style="border-bottom-color: #000000; border-bottom-style: solid; border-bottom-width: 1.0pt; border-left-color: #000000; border-left-style: solid; border-left-width: 1px; border-right-color: #000000; border-right-style: solid; border-right-width: 1px; border-top-color: #000000; border-top-style: solid; border-top-width: 1px; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;">
            <div class="TCBL_cell_body_left"><a name="1153977">A Simulink single bit integer signal maps to </a>STD_LOGIC</div>
          </td>
        </tr>
        <tr>
          <td style="border-bottom-color: none; border-bottom-style: none; border-bottom-width: 0.0pt; border-left-color: none; border-left-style: none; border-left-width: 0.0pt; border-right-color: none; border-right-style: none; border-right-width: 0.0pt; border-top-color: none; border-top-style: none; border-top-width: 0.0pt; padding-bottom: 2pt; padding-left: 4pt; padding-right: 4pt; padding-top: 4pt; vertical-align: top;" colspan="4">
            <div class="NH_note_heading"><a name="1153982">Notes to </a><span class="N_007cLink"><a href="#1153923" title="Fixed-Point Notation">Table&nbsp;3–1</a></span>:</div>
            <div class="NN_note_numbered_outer" style="margin-left: 0pt;">
              <table border="0" cellspacing="0" cellpadding="0" summary="">
                <tr style="vertical-align: baseline;">
                  <td>
                    <div class="NN_note_numbered_inner" style="width: 16pt; white-space: nowrap;">(1)	</div>
                  </td>
                  <td width="100%">
                    <div class="NN_note_numbered_inner"><a name="1153984">STD_LOGIC_VECTOR and STD_LOGIC are VHDL signal types defined in the (</a><span class="Bold">ieee</span>.<span class="Bold">std_logic_1164.all </span>and <span class="Bold">ieee.std_logic_signed.all</span> IEEE library packages).</div>
                  </td>
                </tr>
              </table>
            </div>
            <div class="NN_note_numbered_outer" style="margin-left: 0pt;">
              <table border="0" cellspacing="0" cellpadding="0" summary="">
                <tr style="vertical-align: baseline;">
                  <td>
                    <div class="NN_note_numbered_inner" style="width: 16pt; white-space: nowrap;">(2)	</div>
                  </td>
                  <td width="100%">
                    <div class="NN_note_numbered_inner"><a name="1153986">For designs in which unsigned integer signals are used in Simulink, DSP Builder translates the Simulink unsigned bus type with width </a><span class="Emphasis">w</span> into a VHDL signed bus of width <span class="Emphasis">w</span> + 1 where the MSB bit is set to 0.</div>
                  </td>
                </tr>
              </table>
            </div>
          </td>
        </tr>
      </table>
      <div class="Body"><span class="N_007cLink"><a href="#1111212" title="Fixed-Point Notation" name="1041492">Figure&nbsp;3–1</a></span> graphically compares the signed binary fractional, signed binary, and unsigned binary number formats.</div>
      <div class="TA_table_anchor"><a name="1111205">&nbsp;</a></div>
      <table class="Figure" style="text-align: left; width: 378.4998pt;" cellspacing="0" summary="">
        <caption>
          <div class="HF_figure_heading">
            <span class="N_007cRun-in_heading">Figure&nbsp;3–1.&nbsp;</span><a name="1111212">Number Format Comparison</a></div>
        </caption>
        <tr>
          <td style="padding-bottom: 4pt; padding-left: 0pt; padding-right: 0pt; padding-top: 6pt; vertical-align: top; width: 378.4998pt;">
            <div class="GA_graphic_anchor"><a name="1111214"><img class="Default" src="images/number_sbf.jpg" width="281" height="262" style="display: inline; float: none; left: 0.0; top: 0.0;" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="H2_heading"><a name="1031146">Binary Point Location in Signed Binary Fractional Format</a></div>
      <div class="Body"><a name="1012682">For hardware implementation, you must cast Simulink signals into the desired </a>hardware bus format. Therefore, convert floating-point values to fixed-point values. </div>
      <div class="Body"><a name="1101923">This conversion is a critical step for hardware implementation because the number of </a>bits required to represent a fixed-point value plus the location of the binary point affects both the hardware resources and the system accuracy.</div>
      <div class="Body"><a name="1012683">Choosing a large number of bits gives excellent accuracy—the fixed</a>‑point result is almost identical to the floating-point result—but consumes a large amount of hardware. You must design for the optimum size and accuracy trade-off. DSP Builder speeds up your design cycle by enabling simulation with fixed-point and floating-point signals in the same environment.</div>
      <div class="Body"><a name="1012684">The </a><span class="Code">Input</span> block casts floating-point Simulink signals of type double into fixed-point signals. DSP Builder represents the fixed-point signals in the following signed binary fractional (SBF) format:</div>
      <div class="L1B_bulleted_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap;">
                <span class="N_007cBB_bullet_body">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><a name="1012685">[</a><span class="Emphasis">number of bits</span>].[]—represents the number of bits to the left of the binary point including the sign bit.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap;">
                <span class="N_007cBB_bullet_body">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><a name="1012686">[].[</a><span class="Emphasis">number of bits</span>]—represents the number of bits to the right of the binary point.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body"><a name="1012687">In VHDL, DSP Builder types the signals as STD_LOGIC_VECTOR. </a></div>
      <div class="Body"><a name="1076972">For example, DSP Builder represents the 4-bit binary number 1101 as:</a></div>
      <div class="L1_body"><a name="1012688">Simulink</a>	This signed integer is interpreted as –3</div>
      <div class="L1_body"><a name="1012689">VHDL</a>	This signed STD_LOGIC_VECTOR is interpreted as –3</div>
      <div class="Body"><a name="1012690">If you change the location of the binary point to 11.01, that is, two bits on the left side </a>of the binary point and two bits on the right side, DSP Builder represents the numbers as:</div>
      <div class="L1_body"><a name="1012691">Simulink</a>	This signed fraction is interpreted as –0.75</div>
      <div class="L1_body"><a name="1012692">VHDL</a>	This signed STD_LOGIC_VECTOR is interpreted as –3</div>
      <div class="Body"><a name="1012693">From a system-level analysis point of view, multiplying a number by –0.75 or –3 is </a>very different, especially when looking at the bit width growth. In the first case, the multiplier output bus grows on the most significant bit (MSB), in the second case, the multiplier output bus grows on the least significant bit (LSB). </div>
      <div class="Body"><a name="1101959">In both cases, the binary numbers are identical. However, the location of the binary </a>point affects how a simulator formats the representation of the signal. For complex systems, you can adjust the binary point location to define the signal range and the area of interest.</div>
      <div class="AR_reference_outer" style="margin-left: 54pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="AR_reference_inner" style="width: 36pt; white-space: nowrap;">
                <span class="N_007cAltera_alerts">f	</span>
              </div>
            </td>
            <td width="100%">
              <div class="AR_reference_inner"><a name="1012696">For more information about number systems, refer to </a><span class="Document_title" style="color: #3f7f3f;"><a href="http://www.altera.com/literature/an/an083_01.pdf" target="external_window">AN 83: Binary Numbering Systems</a></span>.</div>
            </td>
          </tr>
        </table>
      </div>
    </blockquote>
    <hr align="left" />
    <table align="left" summary="">
      <tr>
        <td class="WebWorks_Company_Name_Bottom">
          <a href="http://www.altera.com/literature/lit-index.html" target="external_window">Copyright © 2001-2010 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA.</a>
        </td>
      </tr>
    </table>
  </body>
</html>