/dts-v1/;
/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "riscv-virtio";
	model = "riscv-virtio,qemu";

	chosen {
		ifdef(`USE_SIMPLE_UART', 
			`bootargs = "earlycon=simple_uart,mmio,0x10000000 console=ttySU0 init=/bin/sh";',
			`bootargs = "earlycon=ns16550a,mmio,0x10000000 console=ttyS0 init=/bin/sh";'
		)
		stdout-path = "/uart@10000000";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <10000000>;

		cpu0: cpu@0 {
			device_type = "cpu";
			reg = <0>;
			compatible = "riscv";
			riscv,isa = "rv64imasu";
			mmu-type = "riscv,sv39";
			clock-frequency = <10000000>;
			cpu0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};

	sram: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x8000000>;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges;

		clint0: clint@2000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,clint0";
			reg = <0x2000000 0xC000>;
			interrupts-extended =  <&cpu0_intc 3 &cpu0_intc 7>;
		};

		/* FIXME: This is probably not correct for now */
		plic0: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			interrupt-controller;
			compatible = "riscv,plic0";
			reg = <0xC000000 0x4000000>;
			interrupts-extended = <&cpu0_intc 9>, <&cpu0_intc 11>;
			riscv,ndev = <1>;
			riscv,max-priority = <7>;
		};

		ifdef(`USE_SIMPLE_UART', 
			`
				uart0: serial@10000000 {
				interrupts = <0xa>;
				interrupt-parent = <&plic0>;
				clock-frequency = <0x384000>;
				reg = <0x10000000 0x1>;
				compatible = "simple-uart";
		};',
			`
				uart0: serial@10000000 {
				interrupts = <0xa>;
				interrupt-parent = <&plic0>;
				clock-frequency = <0x384000>;
				reg = <0x10000000 0x100>;
				compatible = "ns16550a";
			};',
		)
	};
};
