{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 22:13:59 2016 " "Info: Processing started: Tue Oct 25 22:13:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off conta7seg -c conta7seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off conta7seg -c conta7seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkl " "Info: Assuming node \"clkl\" is an undefined clock" {  } { { "conta7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/conta7seg.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "relojlento:u1\|led " "Info: Detected ripple clock \"relojlento:u1\|led\" as buffer" {  } { { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "relojlento:u1\|led" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkl register relojlento:u1\|conteo\[2\] register relojlento:u1\|conteo\[22\] 159.21 MHz 6.281 ns Internal " "Info: Clock \"clkl\" has Internal fmax of 159.21 MHz between source register \"relojlento:u1\|conteo\[2\]\" and destination register \"relojlento:u1\|conteo\[22\]\" (period= 6.281 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.010 ns + Longest register register " "Info: + Longest register to register delay is 6.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relojlento:u1\|conteo\[2\] 1 REG LCFF_X21_Y9_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N13; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|conteo[2] } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.370 ns) 1.852 ns relojlento:u1\|Equal0~1 2 COMB LCCOMB_X20_Y8_N20 1 " "Info: 2: + IC(1.482 ns) + CELL(0.370 ns) = 1.852 ns; Loc. = LCCOMB_X20_Y8_N20; Fanout = 1; COMB Node = 'relojlento:u1\|Equal0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { relojlento:u1|conteo[2] relojlento:u1|Equal0~1 } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.370 ns) 3.306 ns relojlento:u1\|Equal0~4 3 COMB LCCOMB_X21_Y9_N4 1 " "Info: 3: + IC(1.084 ns) + CELL(0.370 ns) = 3.306 ns; Loc. = LCCOMB_X21_Y9_N4; Fanout = 1; COMB Node = 'relojlento:u1\|Equal0~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { relojlento:u1|Equal0~1 relojlento:u1|Equal0~4 } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 4.045 ns relojlento:u1\|Equal0~7 4 COMB LCCOMB_X21_Y9_N6 14 " "Info: 4: + IC(0.369 ns) + CELL(0.370 ns) = 4.045 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 14; COMB Node = 'relojlento:u1\|Equal0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { relojlento:u1|Equal0~4 relojlento:u1|Equal0~7 } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.370 ns) 5.902 ns relojlento:u1\|conteo~37 5 COMB LCCOMB_X20_Y8_N18 1 " "Info: 5: + IC(1.487 ns) + CELL(0.370 ns) = 5.902 ns; Loc. = LCCOMB_X20_Y8_N18; Fanout = 1; COMB Node = 'relojlento:u1\|conteo~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { relojlento:u1|Equal0~7 relojlento:u1|conteo~37 } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.010 ns relojlento:u1\|conteo\[22\] 6 REG LCFF_X20_Y8_N19 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.010 ns; Loc. = LCFF_X20_Y8_N19; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.588 ns ( 26.42 % ) " "Info: Total cell delay = 1.588 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.422 ns ( 73.58 % ) " "Info: Total interconnect delay = 4.422 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.010 ns" { relojlento:u1|conteo[2] relojlento:u1|Equal0~1 relojlento:u1|Equal0~4 relojlento:u1|Equal0~7 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.010 ns" { relojlento:u1|conteo[2] {} relojlento:u1|Equal0~1 {} relojlento:u1|Equal0~4 {} relojlento:u1|Equal0~7 {} relojlento:u1|conteo~37 {} relojlento:u1|conteo[22] {} } { 0.000ns 1.482ns 1.084ns 0.369ns 1.487ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.747 ns + Shortest register " "Info: + Shortest clock path from clock \"clkl\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "conta7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/conta7seg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clkl~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "conta7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/conta7seg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns relojlento:u1\|conteo\[22\] 3 REG LCFF_X20_Y8_N19 3 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y8_N19; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 2.754 ns - Longest register " "Info: - Longest clock path from clock \"clkl\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "conta7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/conta7seg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clkl~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "conta7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/conta7seg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.754 ns relojlento:u1\|conteo\[2\] 3 REG LCFF_X21_Y9_N13 3 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X21_Y9_N13; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clkl~clkctrl relojlento:u1|conteo[2] } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.12 % ) " "Info: Total cell delay = 1.766 ns ( 64.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.88 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clkl clkl~clkctrl relojlento:u1|conteo[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[2] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clkl clkl~clkctrl relojlento:u1|conteo[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[2] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.010 ns" { relojlento:u1|conteo[2] relojlento:u1|Equal0~1 relojlento:u1|Equal0~4 relojlento:u1|Equal0~7 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.010 ns" { relojlento:u1|conteo[2] {} relojlento:u1|Equal0~1 {} relojlento:u1|Equal0~4 {} relojlento:u1|Equal0~7 {} relojlento:u1|conteo~37 {} relojlento:u1|conteo[22] {} } { 0.000ns 1.482ns 1.084ns 0.369ns 1.487ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.370ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clkl clkl~clkctrl relojlento:u1|conteo[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[2] {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkl seg7\[0\] cuenta4:u2\|cuenta\[3\] 14.479 ns register " "Info: tco from clock \"clkl\" to destination pin \"seg7\[0\]\" through register \"cuenta4:u2\|cuenta\[3\]\" is 14.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 6.591 ns + Longest register " "Info: + Longest clock path from clock \"clkl\" to source register is 6.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "conta7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/conta7seg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.970 ns) 3.545 ns relojlento:u1\|led 2 REG LCFF_X20_Y8_N17 2 " "Info: 2: + IC(1.475 ns) + CELL(0.970 ns) = 3.545 ns; Loc. = LCFF_X20_Y8_N17; Fanout = 2; REG Node = 'relojlento:u1\|led'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { clkl relojlento:u1|led } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.000 ns) 5.078 ns relojlento:u1\|led~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.533 ns) + CELL(0.000 ns) = 5.078 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'relojlento:u1\|led~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { relojlento:u1|led relojlento:u1|led~clkctrl } "NODE_NAME" } } { "relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/relojlento.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 6.591 ns cuenta4:u2\|cuenta\[3\] 4 REG LCFF_X18_Y1_N15 10 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 6.591 ns; Loc. = LCFF_X18_Y1_N15; Fanout = 10; REG Node = 'cuenta4:u2\|cuenta\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { relojlento:u1|led~clkctrl cuenta4:u2|cuenta[3] } "NODE_NAME" } } { "cuenta4.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/cuenta4.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.51 % ) " "Info: Total cell delay = 2.736 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.855 ns ( 58.49 % ) " "Info: Total interconnect delay = 3.855 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.591 ns" { clkl relojlento:u1|led relojlento:u1|led~clkctrl cuenta4:u2|cuenta[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.591 ns" { clkl {} clkl~combout {} relojlento:u1|led {} relojlento:u1|led~clkctrl {} cuenta4:u2|cuenta[3] {} } { 0.000ns 0.000ns 1.475ns 1.533ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cuenta4.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/cuenta4.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.584 ns + Longest register pin " "Info: + Longest register to pin delay is 7.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cuenta4:u2\|cuenta\[3\] 1 REG LCFF_X18_Y1_N15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N15; Fanout = 10; REG Node = 'cuenta4:u2\|cuenta\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cuenta4:u2|cuenta[3] } "NODE_NAME" } } { "cuenta4.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/cuenta4.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.651 ns) 2.371 ns bcd7seg:u3\|Mux6~0 2 COMB LCCOMB_X17_Y3_N16 1 " "Info: 2: + IC(1.720 ns) + CELL(0.651 ns) = 2.371 ns; Loc. = LCCOMB_X17_Y3_N16; Fanout = 1; COMB Node = 'bcd7seg:u3\|Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { cuenta4:u2|cuenta[3] bcd7seg:u3|Mux6~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/bcd7seg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(3.246 ns) 7.584 ns seg7\[0\] 3 PIN PIN_72 0 " "Info: 3: + IC(1.967 ns) + CELL(3.246 ns) = 7.584 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'seg7\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { bcd7seg:u3|Mux6~0 seg7[0] } "NODE_NAME" } } { "conta7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b3/conta7seg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 51.38 % ) " "Info: Total cell delay = 3.897 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.687 ns ( 48.62 % ) " "Info: Total interconnect delay = 3.687 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.584 ns" { cuenta4:u2|cuenta[3] bcd7seg:u3|Mux6~0 seg7[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.584 ns" { cuenta4:u2|cuenta[3] {} bcd7seg:u3|Mux6~0 {} seg7[0] {} } { 0.000ns 1.720ns 1.967ns } { 0.000ns 0.651ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.591 ns" { clkl relojlento:u1|led relojlento:u1|led~clkctrl cuenta4:u2|cuenta[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.591 ns" { clkl {} clkl~combout {} relojlento:u1|led {} relojlento:u1|led~clkctrl {} cuenta4:u2|cuenta[3] {} } { 0.000ns 0.000ns 1.475ns 1.533ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.584 ns" { cuenta4:u2|cuenta[3] bcd7seg:u3|Mux6~0 seg7[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.584 ns" { cuenta4:u2|cuenta[3] {} bcd7seg:u3|Mux6~0 {} seg7[0] {} } { 0.000ns 1.720ns 1.967ns } { 0.000ns 0.651ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 22:14:01 2016 " "Info: Processing ended: Tue Oct 25 22:14:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
