/home/jpans/ChipDesignandVerification/ALU_registers/gbprocessor.sv {1 {vlog -work work -vopt -sv -stats=none /home/jpans/ChipDesignandVerification/ALU_registers/gbprocessor.sv
QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
-- Compiling module gbprocessor

Top level modules:
	gbprocessor

} {} {}} /home/jpans/ChipDesignandVerification/ALU_registers/ALU_iface.sv {1 {vlog -work work -vopt -sv -stats=none /home/jpans/ChipDesignandVerification/ALU_registers/ALU_iface.sv
QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
-- Compiling interface gbprocessor_iface

Top level modules:
	--none--

} {} {}} /home/jpans/ChipDesignandVerification/ALU_registers/ALU.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jpans/ChipDesignandVerification/ALU_registers/ALU.vhd
QuestaSim vcom 2019.3_2 Compiler 2019.09 Sep 24 2019
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU
-- Compiling architecture Behavioural of ALU

} {} {}} /home/jpans/ChipDesignandVerification/ALU_registers/Top.sv {1 {vlog -work work -vopt -sv -stats=none /home/jpans/ChipDesignandVerification/ALU_registers/Top.sv
QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
-- Compiling module Top

Top level modules:
	Top

} {} {}}
