Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 17:02:09 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_81_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[2]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No27_instance/Y_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.226ns (6.526%)  route 3.237ns (93.474%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 6.364 - 4.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.921ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.836ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=80930, routed)       2.108     3.059    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X159Y357       FDCE                                         r  ModCount591_instance/count_reg[2]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y357       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.138 r  ModCount591_instance/count_reg[2]_rep__13/Q
                         net (fo=102, routed)         1.989     5.127    MUX_Sum11_3_impl_1_instance/count_reg[2]_rep__13
    SLICE_X107Y350       MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     5.196 r  MUX_Sum11_3_impl_1_instance/Y_reg[17]_i_14/O
                         net (fo=1, routed)           0.000     5.196    MUX_Sum11_3_impl_1_instance/Y_reg[17]_i_14_n_0
    SLICE_X107Y350       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.224 r  MUX_Sum11_3_impl_1_instance/Y_reg[17]_i_5/O
                         net (fo=1, routed)           1.199     6.423    MUX_Sum11_3_impl_1_instance/Y_reg[17]_i_5_n_0
    SLICE_X125Y333       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     6.473 r  MUX_Sum11_3_impl_1_instance/Y[17]_i_1/O
                         net (fo=1, routed)           0.049     6.522    Delay1No27_instance/count_reg[5]_rep__2[17]
    SLICE_X125Y333       FDCE                                         r  Delay1No27_instance/Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=80930, routed)       1.704     6.364    Delay1No27_instance/clk_IBUF_BUFG
    SLICE_X125Y333       FDCE                                         r  Delay1No27_instance/Y_reg[17]/C
                         clock pessimism              0.429     6.793    
                         clock uncertainty           -0.035     6.758    
    SLICE_X125Y333       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.783    Delay1No27_instance/Y_reg[17]
  -------------------------------------------------------------------
                         required time                          6.783    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  0.261    




