/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:13 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_RFM_SYSCLK_H__
#define BCHP_RFM_SYSCLK_H__

/***************************************************************************
 *RFM_SYSCLK - RFM Registers on Sys Clk Domain
 ***************************************************************************/
#define BCHP_RFM_SYSCLK_CLKCTL                   0x0046c000 /* [RW] RF Modulator clock control */
#define BCHP_RFM_SYSCLK_RESET                    0x0046c004 /* [RW] RF modulator soft reset */
#define BCHP_RFM_SYSCLK_NCOINVID                 0x0046c008 /* [RW] Audio Input VID - NCO control word */
#define BCHP_RFM_SYSCLK_VIDCNTL                  0x0046c00c /* [RW] Audio BTSC VID - Delayed start control */
#define BCHP_RFM_SYSCLK_VIDPHASE                 0x0046c010 /* [RW] Audio BTSC VID - Initial values of NCOs */
#define BCHP_RFM_SYSCLK_NCOINT                   0x0046c014 /* [RW] Audio BTSC VID - Integer numerator for internal NCO */
#define BCHP_RFM_SYSCLK_NCOREM                   0x0046c018 /* [RW] Audio BTSC VID - Remainder for internal NCO */
#define BCHP_RFM_SYSCLK_NCODEN                   0x0046c01c /* [RW] Audio BTSC VID - Denominator for internal NCO */
#define BCHP_RFM_SYSCLK_DACCTL                   0x0046c020 /* [RW] RF modulator DAC control */
#define BCHP_RFM_SYSCLK_AMFREQ                   0x0046c024 /* [RW] Frequency control word for the RF carrier DDFS */
#define BCHP_RFM_SYSCLK_MODBYP                   0x0046c028 /* [RW] Bypass control for the sub-blocks in the amplitude modulator portion of the RF Modulator */
#define BCHP_RFM_SYSCLK_MODTST                   0x0046c02c /* [RW] Testability control for the amplitude modulator */
#define BCHP_RFM_SYSCLK_TPRATE                   0x0046c030 /* [RW] Control for the testport output decimation ratio of amplitude modulator */
#define BCHP_RFM_SYSCLK_OUTSCL                   0x0046c034 /* [RW] Control for the scaler at the output of the RF Modulator block */
#define BCHP_RFM_SYSCLK_LINEFCW                  0x0046c038 /* [RW] Line sync frequency control word for artificial line sync */
#define BCHP_RFM_SYSCLK_VCLK1                    0x0046c03c /* [RW] Video input FIFO freezing control */
#define BCHP_RFM_SYSCLK_BISTCNTL                 0x0046c060 /* [RW] RF modulator logic BIST control */
#define BCHP_RFM_SYSCLK_BISTSTAT                 0x0046c064 /* [RO] Read-only RF modulator logic BIST test status */
#define BCHP_RFM_SYSCLK_AUCRC1                   0x0046c068 /* [RO] Read-only RF modulator audio channel 1 pre-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC2                   0x0046c06c /* [RO] Read-only RF modulator audio channel 2 pre-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC3                   0x0046c070 /* [RO] Read-only RF modulator audio channel 1 post-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC4                   0x0046c074 /* [RO] Read-only RF modulator audio channel 2 post-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC5                   0x0046c078 /* [RO] Read-only RF modulator audio L+R channel output Cauer filter CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC6                   0x0046c07c /* [RO] Read-only RF modulator audio L-R channel output Cauer filter CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC7                   0x0046c080 /* [RO] Read-only RF modulator audio spectral gain logic BIST CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC8                   0x0046c084 /* [RO] Read-only RF modulator audio wide-band gain logic BIST CRC signature */
#define BCHP_RFM_SYSCLK_VICRC1                   0x0046c088 /* [RO] Read-only RF modulator video pre-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_VICRC2                   0x0046c08c /* [RO] Read-only RF modulator video post-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AVCRC                    0x0046c090 /* [RO] Read-only RF modulator audio/video logic BIST CRC signature */
#define BCHP_RFM_SYSCLK_AMCRC                    0x0046c094 /* [RO] Read-only RF modulator amplitude modulator logic BIST CRC signature */
#define BCHP_RFM_SYSCLK_TPCRC1                   0x0046c098 /* [RO] Read-only RF modulator audio 27MHz testport output CRC signature */
#define BCHP_RFM_SYSCLK_TPCRC2                   0x0046c09c /* [RO] Read-only RF modulator video 27MHz testport output CRC signature */
#define BCHP_RFM_SYSCLK_STATUS                   0x0046c0a4 /* [RO] Read-only RFM status register for interrupt conditions */
#define BCHP_RFM_SYSCLK_MISC                     0x0046c0ac /* [RW] Miscellaneous register */
#define BCHP_RFM_SYSCLK_REVID                    0x0046c0b0 /* [RO] Read-only RF Modulator REVID register */
#define BCHP_RFM_SYSCLK_TSTCNTL                  0x0046c0b4 /* [RW] General control for the RF Modulator testport IOs */
#define BCHP_RFM_SYSCLK_TPOUT                    0x0046c0b8 /* [RO] TP_OUT bus value */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL          0x0046c0e4 /* [RW] RFMPHY Logic BIST Control Register */
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS            0x0046c0e8 /* [RO] Read-only RFMPHY CRC Register */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL          0x0046c0ec /* [RW] RFMPHY Bias Control Register */
#define BCHP_RFM_SYSCLK_DPLL_DIV1                0x0046c0f4 /* [RW] Phase Lock Loop Divider Control Register 1 */
#define BCHP_RFM_SYSCLK_DPLL_DIV2                0x0046c0f8 /* [RW] Phase Lock Loop Divider Control Register 2 */
#define BCHP_RFM_SYSCLK_DPLL_CH0                 0x0046c0fc /* [RW] Phase Lock Loop Channel 0 Control Register */
#define BCHP_RFM_SYSCLK_DPLL_MISC1               0x0046c100 /* [RW] Phase Lock Loop Misc Control Register 1 */
#define BCHP_RFM_SYSCLK_DPLL_MISC2               0x0046c104 /* [RW] Phase Lock Loop Misc Control Register 2 */
#define BCHP_RFM_SYSCLK_DPLL_MISC3               0x0046c108 /* [RW] Phase Lock Loop Misc Control Register 3 */
#define BCHP_RFM_SYSCLK_WDAC_CTL                 0x0046c10c /* [RW] RFM DAC Control Register 2 */
#define BCHP_RFM_SYSCLK_RFMPHY_EXTRA_STATUS      0x0046c110 /* [RO] Additional RFMPHY Status Register */
#define BCHP_RFM_SYSCLK_SARADC_CH                0x0046c114 /* [RW] SARADC Channel Register */
#define BCHP_RFM_SYSCLK_SARADC_CTL               0x0046c118 /* [RW] SARADC Control Register */
#define BCHP_RFM_SYSCLK_SARADC_DATA              0x0046c11c /* [RO] PLL Channel 1 SARADC data */
#define BCHP_RFM_SYSCLK_GLB_PWRUP                0x0046c120 /* [RW] RFMPHY Global Powerup Register */
#define BCHP_RFM_SYSCLK_RESERVED1                0x0046c124 /* [RW] Reserved register */

/***************************************************************************
 *CLKCTL - RF Modulator clock control
 ***************************************************************************/
/* RFM_SYSCLK :: CLKCTL :: reserved0 [31:30] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved0_MASK                      0xc0000000
#define BCHP_RFM_SYSCLK_CLKCTL_reserved0_SHIFT                     30

/* RFM_SYSCLK :: CLKCTL :: CKBYP [29:29] */
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_MASK                          0x20000000
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_SHIFT                         29
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_DEFAULT                       0x00000000

/* RFM_SYSCLK :: CLKCTL :: CKBYP_EN [28:28] */
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_EN_MASK                       0x10000000
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_EN_SHIFT                      28
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_EN_DEFAULT                    0x00000000

/* RFM_SYSCLK :: CLKCTL :: reserved1 [27:26] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved1_MASK                      0x0c000000
#define BCHP_RFM_SYSCLK_CLKCTL_reserved1_SHIFT                     26

/* RFM_SYSCLK :: CLKCTL :: PLL_TSTDIV [25:24] */
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_TSTDIV_MASK                     0x03000000
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_TSTDIV_SHIFT                    24
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_TSTDIV_DEFAULT                  0x00000001

/* RFM_SYSCLK :: CLKCTL :: PLL_MN_OVERRIDE [23:23] */
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MN_OVERRIDE_MASK                0x00800000
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MN_OVERRIDE_SHIFT               23
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MN_OVERRIDE_DEFAULT             0x00000000

/* RFM_SYSCLK :: CLKCTL :: reserved2 [22:18] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved2_MASK                      0x007c0000
#define BCHP_RFM_SYSCLK_CLKCTL_reserved2_SHIFT                     18

/* RFM_SYSCLK :: CLKCTL :: RFMCLK_OFF [17:17] */
#define BCHP_RFM_SYSCLK_CLKCTL_RFMCLK_OFF_MASK                     0x00020000
#define BCHP_RFM_SYSCLK_CLKCTL_RFMCLK_OFF_SHIFT                    17
#define BCHP_RFM_SYSCLK_CLKCTL_RFMCLK_OFF_DEFAULT                  0x00000000

/* RFM_SYSCLK :: CLKCTL :: CLK_OFF [16:16] */
#define BCHP_RFM_SYSCLK_CLKCTL_CLK_OFF_MASK                        0x00010000
#define BCHP_RFM_SYSCLK_CLKCTL_CLK_OFF_SHIFT                       16
#define BCHP_RFM_SYSCLK_CLKCTL_CLK_OFF_DEFAULT                     0x00000000

/* RFM_SYSCLK :: CLKCTL :: reserved3 [15:12] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved3_MASK                      0x0000f000
#define BCHP_RFM_SYSCLK_CLKCTL_reserved3_SHIFT                     12

/* RFM_SYSCLK :: CLKCTL :: LDO_OFF [11:11] */
#define BCHP_RFM_SYSCLK_CLKCTL_LDO_OFF_MASK                        0x00000800
#define BCHP_RFM_SYSCLK_CLKCTL_LDO_OFF_SHIFT                       11
#define BCHP_RFM_SYSCLK_CLKCTL_LDO_OFF_DEFAULT                     0x00000000

/* RFM_SYSCLK :: CLKCTL :: BGCORE_OFF [10:10] */
#define BCHP_RFM_SYSCLK_CLKCTL_BGCORE_OFF_MASK                     0x00000400
#define BCHP_RFM_SYSCLK_CLKCTL_BGCORE_OFF_SHIFT                    10
#define BCHP_RFM_SYSCLK_CLKCTL_BGCORE_OFF_DEFAULT                  0x00000001

/* RFM_SYSCLK :: CLKCTL :: reserved4 [09:07] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved4_MASK                      0x00000380
#define BCHP_RFM_SYSCLK_CLKCTL_reserved4_SHIFT                     7

/* RFM_SYSCLK :: CLKCTL :: BYP_PLL [06:06] */
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_PLL_MASK                        0x00000040
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_PLL_SHIFT                       6
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_PLL_DEFAULT                     0x00000000

/* RFM_SYSCLK :: CLKCTL :: BYP_SEL [05:05] */
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_SEL_MASK                        0x00000020
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_SEL_SHIFT                       5
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_SEL_DEFAULT                     0x00000000

/* RFM_SYSCLK :: CLKCTL :: PLL_MULT [04:00] */
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MULT_MASK                       0x0000001f
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MULT_SHIFT                      0
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MULT_DEFAULT                    0x0000000f

/***************************************************************************
 *RESET - RF modulator soft reset
 ***************************************************************************/
/* RFM_SYSCLK :: RESET :: reserved0 [31:08] */
#define BCHP_RFM_SYSCLK_RESET_reserved0_MASK                       0xffffff00
#define BCHP_RFM_SYSCLK_RESET_reserved0_SHIFT                      8

/* RFM_SYSCLK :: RESET :: NICAM_SFT_RST [07:07] */
#define BCHP_RFM_SYSCLK_RESET_NICAM_SFT_RST_MASK                   0x00000080
#define BCHP_RFM_SYSCLK_RESET_NICAM_SFT_RST_SHIFT                  7
#define BCHP_RFM_SYSCLK_RESET_NICAM_SFT_RST_DEFAULT                0x00000000

/* RFM_SYSCLK :: RESET :: reserved1 [06:06] */
#define BCHP_RFM_SYSCLK_RESET_reserved1_MASK                       0x00000040
#define BCHP_RFM_SYSCLK_RESET_reserved1_SHIFT                      6

/* RFM_SYSCLK :: RESET :: VFIFO_SFT_RST [05:05] */
#define BCHP_RFM_SYSCLK_RESET_VFIFO_SFT_RST_MASK                   0x00000020
#define BCHP_RFM_SYSCLK_RESET_VFIFO_SFT_RST_SHIFT                  5
#define BCHP_RFM_SYSCLK_RESET_VFIFO_SFT_RST_DEFAULT                0x00000000

/* RFM_SYSCLK :: RESET :: AFIFO_SFT_RST [04:04] */
#define BCHP_RFM_SYSCLK_RESET_AFIFO_SFT_RST_MASK                   0x00000010
#define BCHP_RFM_SYSCLK_RESET_AFIFO_SFT_RST_SHIFT                  4
#define BCHP_RFM_SYSCLK_RESET_AFIFO_SFT_RST_DEFAULT                0x00000000

/* RFM_SYSCLK :: RESET :: CLKGEN_SFT_RST [03:03] */
#define BCHP_RFM_SYSCLK_RESET_CLKGEN_SFT_RST_MASK                  0x00000008
#define BCHP_RFM_SYSCLK_RESET_CLKGEN_SFT_RST_SHIFT                 3
#define BCHP_RFM_SYSCLK_RESET_CLKGEN_SFT_RST_DEFAULT               0x00000000

/* RFM_SYSCLK :: RESET :: AM_SFT_RST [02:02] */
#define BCHP_RFM_SYSCLK_RESET_AM_SFT_RST_MASK                      0x00000004
#define BCHP_RFM_SYSCLK_RESET_AM_SFT_RST_SHIFT                     2
#define BCHP_RFM_SYSCLK_RESET_AM_SFT_RST_DEFAULT                   0x00000000

/* RFM_SYSCLK :: RESET :: VIDEO_SFT_RST [01:01] */
#define BCHP_RFM_SYSCLK_RESET_VIDEO_SFT_RST_MASK                   0x00000002
#define BCHP_RFM_SYSCLK_RESET_VIDEO_SFT_RST_SHIFT                  1
#define BCHP_RFM_SYSCLK_RESET_VIDEO_SFT_RST_DEFAULT                0x00000000

/* RFM_SYSCLK :: RESET :: AUDIO_SFT_RST [00:00] */
#define BCHP_RFM_SYSCLK_RESET_AUDIO_SFT_RST_MASK                   0x00000001
#define BCHP_RFM_SYSCLK_RESET_AUDIO_SFT_RST_SHIFT                  0
#define BCHP_RFM_SYSCLK_RESET_AUDIO_SFT_RST_DEFAULT                0x00000000

/***************************************************************************
 *NCOINVID - Audio Input VID - NCO control word
 ***************************************************************************/
/* RFM_SYSCLK :: NCOINVID :: NCOFRAC [31:16] */
#define BCHP_RFM_SYSCLK_NCOINVID_NCOFRAC_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_NCOINVID_NCOFRAC_SHIFT                     16
#define BCHP_RFM_SYSCLK_NCOINVID_NCOFRAC_DEFAULT                   0x0000ac00

/* RFM_SYSCLK :: NCOINVID :: reserved0 [15:08] */
#define BCHP_RFM_SYSCLK_NCOINVID_reserved0_MASK                    0x0000ff00
#define BCHP_RFM_SYSCLK_NCOINVID_reserved0_SHIFT                   8

/* RFM_SYSCLK :: NCOINVID :: NCOINT [07:00] */
#define BCHP_RFM_SYSCLK_NCOINVID_NCOINT_MASK                       0x000000ff
#define BCHP_RFM_SYSCLK_NCOINVID_NCOINT_SHIFT                      0
#define BCHP_RFM_SYSCLK_NCOINVID_NCOINT_DEFAULT                    0x00000002

/***************************************************************************
 *VIDCNTL - Audio BTSC VID - Delayed start control
 ***************************************************************************/
/* RFM_SYSCLK :: VIDCNTL :: ONESHOT_MODE [31:31] */
#define BCHP_RFM_SYSCLK_VIDCNTL_ONESHOT_MODE_MASK                  0x80000000
#define BCHP_RFM_SYSCLK_VIDCNTL_ONESHOT_MODE_SHIFT                 31
#define BCHP_RFM_SYSCLK_VIDCNTL_ONESHOT_MODE_DEFAULT               0x00000000

/* RFM_SYSCLK :: VIDCNTL :: reserved0 [30:17] */
#define BCHP_RFM_SYSCLK_VIDCNTL_reserved0_MASK                     0x7ffe0000
#define BCHP_RFM_SYSCLK_VIDCNTL_reserved0_SHIFT                    17

/* RFM_SYSCLK :: VIDCNTL :: NCO_ALWAYSON [16:16] */
#define BCHP_RFM_SYSCLK_VIDCNTL_NCO_ALWAYSON_MASK                  0x00010000
#define BCHP_RFM_SYSCLK_VIDCNTL_NCO_ALWAYSON_SHIFT                 16
#define BCHP_RFM_SYSCLK_VIDCNTL_NCO_ALWAYSON_DEFAULT               0x00000000

/* RFM_SYSCLK :: VIDCNTL :: reserved1 [15:08] */
#define BCHP_RFM_SYSCLK_VIDCNTL_reserved1_MASK                     0x0000ff00
#define BCHP_RFM_SYSCLK_VIDCNTL_reserved1_SHIFT                    8

/* RFM_SYSCLK :: VIDCNTL :: INIT_DLY [07:00] */
#define BCHP_RFM_SYSCLK_VIDCNTL_INIT_DLY_MASK                      0x000000ff
#define BCHP_RFM_SYSCLK_VIDCNTL_INIT_DLY_SHIFT                     0
#define BCHP_RFM_SYSCLK_VIDCNTL_INIT_DLY_DEFAULT                   0x00000008

/***************************************************************************
 *VIDPHASE - Audio BTSC VID - Initial values of NCOs
 ***************************************************************************/
/* RFM_SYSCLK :: VIDPHASE :: PHASE_FRAC [31:16] */
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_FRAC_MASK                   0xffff0000
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_FRAC_SHIFT                  16
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_FRAC_DEFAULT                0x00000003

/* RFM_SYSCLK :: VIDPHASE :: PHASE_INT [15:00] */
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_INT_MASK                    0x0000ffff
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_INT_SHIFT                   0
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_INT_DEFAULT                 0x000011f7

/***************************************************************************
 *NCOINT - Audio BTSC VID - Integer numerator for internal NCO
 ***************************************************************************/
/* RFM_SYSCLK :: NCOINT :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_NCOINT_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_NCOINT_reserved0_SHIFT                     16

/* RFM_SYSCLK :: NCOINT :: NCOINT [15:00] */
#define BCHP_RFM_SYSCLK_NCOINT_NCOINT_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_NCOINT_NCOINT_SHIFT                        0
#define BCHP_RFM_SYSCLK_NCOINT_NCOINT_DEFAULT                      0x000002fe

/***************************************************************************
 *NCOREM - Audio BTSC VID - Remainder for internal NCO
 ***************************************************************************/
/* RFM_SYSCLK :: NCOREM :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_NCOREM_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_NCOREM_reserved0_SHIFT                     16

/* RFM_SYSCLK :: NCOREM :: NCOREM [15:00] */
#define BCHP_RFM_SYSCLK_NCOREM_NCOREM_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_NCOREM_NCOREM_SHIFT                        0
#define BCHP_RFM_SYSCLK_NCOREM_NCOREM_DEFAULT                      0x00000056

/***************************************************************************
 *NCODEN - Audio BTSC VID - Denominator for internal NCO
 ***************************************************************************/
/* RFM_SYSCLK :: NCODEN :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_NCODEN_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_NCODEN_reserved0_SHIFT                     16

/* RFM_SYSCLK :: NCODEN :: NCODEN [15:00] */
#define BCHP_RFM_SYSCLK_NCODEN_NCODEN_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_NCODEN_NCODEN_SHIFT                        0
#define BCHP_RFM_SYSCLK_NCODEN_NCODEN_DEFAULT                      0x000000ab

/***************************************************************************
 *DACCTL - RF modulator DAC control
 ***************************************************************************/
/* RFM_SYSCLK :: DACCTL :: reserved0 [31:17] */
#define BCHP_RFM_SYSCLK_DACCTL_reserved0_MASK                      0xfffe0000
#define BCHP_RFM_SYSCLK_DACCTL_reserved0_SHIFT                     17

/* RFM_SYSCLK :: DACCTL :: DAC_PWRDN [16:16] */
#define BCHP_RFM_SYSCLK_DACCTL_DAC_PWRDN_MASK                      0x00010000
#define BCHP_RFM_SYSCLK_DACCTL_DAC_PWRDN_SHIFT                     16
#define BCHP_RFM_SYSCLK_DACCTL_DAC_PWRDN_DEFAULT                   0x00000000

/* RFM_SYSCLK :: DACCTL :: reserved_for_eco1 [15:15] */
#define BCHP_RFM_SYSCLK_DACCTL_reserved_for_eco1_MASK              0x00008000
#define BCHP_RFM_SYSCLK_DACCTL_reserved_for_eco1_SHIFT             15
#define BCHP_RFM_SYSCLK_DACCTL_reserved_for_eco1_DEFAULT           0x00000000

/* RFM_SYSCLK :: DACCTL :: reserved2 [14:01] */
#define BCHP_RFM_SYSCLK_DACCTL_reserved2_MASK                      0x00007ffe
#define BCHP_RFM_SYSCLK_DACCTL_reserved2_SHIFT                     1

/* RFM_SYSCLK :: DACCTL :: TC_OBB [00:00] */
#define BCHP_RFM_SYSCLK_DACCTL_TC_OBB_MASK                         0x00000001
#define BCHP_RFM_SYSCLK_DACCTL_TC_OBB_SHIFT                        0
#define BCHP_RFM_SYSCLK_DACCTL_TC_OBB_DEFAULT                      0x00000001

/***************************************************************************
 *AMFREQ - Frequency control word for the RF carrier DDFS
 ***************************************************************************/
/* RFM_SYSCLK :: AMFREQ :: DDFSCNTL [31:00] */
#define BCHP_RFM_SYSCLK_AMFREQ_DDFSCNTL_MASK                       0xffffffff
#define BCHP_RFM_SYSCLK_AMFREQ_DDFSCNTL_SHIFT                      0
#define BCHP_RFM_SYSCLK_AMFREQ_DDFSCNTL_DEFAULT                    0x26b74f03

/***************************************************************************
 *MODBYP - Bypass control for the sub-blocks in the amplitude modulator portion of the RF Modulator
 ***************************************************************************/
/* RFM_SYSCLK :: MODBYP :: reserved0 [31:05] */
#define BCHP_RFM_SYSCLK_MODBYP_reserved0_MASK                      0xffffffe0
#define BCHP_RFM_SYSCLK_MODBYP_reserved0_SHIFT                     5

/* RFM_SYSCLK :: MODBYP :: BYP_FILT [04:04] */
#define BCHP_RFM_SYSCLK_MODBYP_BYP_FILT_MASK                       0x00000010
#define BCHP_RFM_SYSCLK_MODBYP_BYP_FILT_SHIFT                      4
#define BCHP_RFM_SYSCLK_MODBYP_BYP_FILT_DEFAULT                    0x00000000

/* RFM_SYSCLK :: MODBYP :: SEL_MIX [03:03] */
#define BCHP_RFM_SYSCLK_MODBYP_SEL_MIX_MASK                        0x00000008
#define BCHP_RFM_SYSCLK_MODBYP_SEL_MIX_SHIFT                       3
#define BCHP_RFM_SYSCLK_MODBYP_SEL_MIX_DEFAULT                     0x00000000

/* RFM_SYSCLK :: MODBYP :: BYP_VID [02:02] */
#define BCHP_RFM_SYSCLK_MODBYP_BYP_VID_MASK                        0x00000004
#define BCHP_RFM_SYSCLK_MODBYP_BYP_VID_SHIFT                       2
#define BCHP_RFM_SYSCLK_MODBYP_BYP_VID_DEFAULT                     0x00000000

/* RFM_SYSCLK :: MODBYP :: BYP_MIX [01:01] */
#define BCHP_RFM_SYSCLK_MODBYP_BYP_MIX_MASK                        0x00000002
#define BCHP_RFM_SYSCLK_MODBYP_BYP_MIX_SHIFT                       1
#define BCHP_RFM_SYSCLK_MODBYP_BYP_MIX_DEFAULT                     0x00000000

/* RFM_SYSCLK :: MODBYP :: BYP_SINC [00:00] */
#define BCHP_RFM_SYSCLK_MODBYP_BYP_SINC_MASK                       0x00000001
#define BCHP_RFM_SYSCLK_MODBYP_BYP_SINC_SHIFT                      0
#define BCHP_RFM_SYSCLK_MODBYP_BYP_SINC_DEFAULT                    0x00000000

/***************************************************************************
 *MODTST - Testability control for the amplitude modulator
 ***************************************************************************/
/* RFM_SYSCLK :: MODTST :: reserved0 [31:03] */
#define BCHP_RFM_SYSCLK_MODTST_reserved0_MASK                      0xfffffff8
#define BCHP_RFM_SYSCLK_MODTST_reserved0_SHIFT                     3

/* RFM_SYSCLK :: MODTST :: CRC_SRC [02:00] */
#define BCHP_RFM_SYSCLK_MODTST_CRC_SRC_MASK                        0x00000007
#define BCHP_RFM_SYSCLK_MODTST_CRC_SRC_SHIFT                       0
#define BCHP_RFM_SYSCLK_MODTST_CRC_SRC_DEFAULT                     0x00000005

/***************************************************************************
 *TPRATE - Control for the testport output decimation ratio of amplitude modulator
 ***************************************************************************/
/* RFM_SYSCLK :: TPRATE :: reserved0 [31:03] */
#define BCHP_RFM_SYSCLK_TPRATE_reserved0_MASK                      0xfffffff8
#define BCHP_RFM_SYSCLK_TPRATE_reserved0_SHIFT                     3

/* RFM_SYSCLK :: TPRATE :: TP_RATE [02:00] */
#define BCHP_RFM_SYSCLK_TPRATE_TP_RATE_MASK                        0x00000007
#define BCHP_RFM_SYSCLK_TPRATE_TP_RATE_SHIFT                       0
#define BCHP_RFM_SYSCLK_TPRATE_TP_RATE_DEFAULT                     0x00000004

/***************************************************************************
 *OUTSCL - Control for the scaler at the output of the RF Modulator block
 ***************************************************************************/
/* RFM_SYSCLK :: OUTSCL :: reserved0 [31:08] */
#define BCHP_RFM_SYSCLK_OUTSCL_reserved0_MASK                      0xffffff00
#define BCHP_RFM_SYSCLK_OUTSCL_reserved0_SHIFT                     8

/* RFM_SYSCLK :: OUTSCL :: SCLOUT [07:00] */
#define BCHP_RFM_SYSCLK_OUTSCL_SCLOUT_MASK                         0x000000ff
#define BCHP_RFM_SYSCLK_OUTSCL_SCLOUT_SHIFT                        0
#define BCHP_RFM_SYSCLK_OUTSCL_SCLOUT_DEFAULT                      0x0000001f

/***************************************************************************
 *LINEFCW - Line sync frequency control word for artificial line sync
 ***************************************************************************/
/* RFM_SYSCLK :: LINEFCW :: reserved0 [31:24] */
#define BCHP_RFM_SYSCLK_LINEFCW_reserved0_MASK                     0xff000000
#define BCHP_RFM_SYSCLK_LINEFCW_reserved0_SHIFT                    24

/* RFM_SYSCLK :: LINEFCW :: LINEFCW [23:00] */
#define BCHP_RFM_SYSCLK_LINEFCW_LINEFCW_MASK                       0x00ffffff
#define BCHP_RFM_SYSCLK_LINEFCW_LINEFCW_SHIFT                      0
#define BCHP_RFM_SYSCLK_LINEFCW_LINEFCW_DEFAULT                    0x00000000

/***************************************************************************
 *VCLK1 - Video input FIFO freezing control
 ***************************************************************************/
/* RFM_SYSCLK :: VCLK1 :: reserved0 [31:20] */
#define BCHP_RFM_SYSCLK_VCLK1_reserved0_MASK                       0xfff00000
#define BCHP_RFM_SYSCLK_VCLK1_reserved0_SHIFT                      20

/* RFM_SYSCLK :: VCLK1 :: FIFO_BZ [19:19] */
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_BZ_MASK                         0x00080000
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_BZ_SHIFT                        19
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_BZ_DEFAULT                      0x00000000

/* RFM_SYSCLK :: VCLK1 :: FIFO_RZ [18:18] */
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_RZ_MASK                         0x00040000
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_RZ_SHIFT                        18
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_RZ_DEFAULT                      0x00000000

/* RFM_SYSCLK :: VCLK1 :: FIFO_WZ [17:17] */
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_WZ_MASK                         0x00020000
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_WZ_SHIFT                        17
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_WZ_DEFAULT                      0x00000000

/* RFM_SYSCLK :: VCLK1 :: reserved1 [16:00] */
#define BCHP_RFM_SYSCLK_VCLK1_reserved1_MASK                       0x0001ffff
#define BCHP_RFM_SYSCLK_VCLK1_reserved1_SHIFT                      0

/***************************************************************************
 *BISTCNTL - RF modulator logic BIST control
 ***************************************************************************/
/* RFM_SYSCLK :: BISTCNTL :: LIMIT [31:16] */
#define BCHP_RFM_SYSCLK_BISTCNTL_LIMIT_MASK                        0xffff0000
#define BCHP_RFM_SYSCLK_BISTCNTL_LIMIT_SHIFT                       16
#define BCHP_RFM_SYSCLK_BISTCNTL_LIMIT_DEFAULT                     0x0000ffff

/* RFM_SYSCLK :: BISTCNTL :: CRC_TPOUT [15:15] */
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_TPOUT_MASK                    0x00008000
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_TPOUT_SHIFT                   15
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_TPOUT_DEFAULT                 0x00000000

/* RFM_SYSCLK :: BISTCNTL :: reserved0 [14:14] */
#define BCHP_RFM_SYSCLK_BISTCNTL_reserved0_MASK                    0x00004000
#define BCHP_RFM_SYSCLK_BISTCNTL_reserved0_SHIFT                   14

/* RFM_SYSCLK :: BISTCNTL :: CRC_SPWB_GAIN [13:13] */
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_SPWB_GAIN_MASK                0x00002000
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_SPWB_GAIN_SHIFT               13
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_SPWB_GAIN_DEFAULT             0x00000000

/* RFM_SYSCLK :: BISTCNTL :: CRC_AVCOMB [12:12] */
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_AVCOMB_MASK                   0x00001000
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_AVCOMB_SHIFT                  12
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_AVCOMB_DEFAULT                0x00000000

/* RFM_SYSCLK :: BISTCNTL :: BIST_AM_BLK [11:11] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_BLK_MASK                  0x00000800
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_BLK_SHIFT                 11
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_BLK_DEFAULT               0x00000000

/* RFM_SYSCLK :: BISTCNTL :: BIST_AM_ALL [10:10] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_ALL_MASK                  0x00000400
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_ALL_SHIFT                 10
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_ALL_DEFAULT               0x00000000

/* RFM_SYSCLK :: BISTCNTL :: BIST_VIDEO_POSTFIFO [09:08] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_POSTFIFO_MASK          0x00000300
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_POSTFIFO_SHIFT         8
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_POSTFIFO_DEFAULT       0x00000001

/* RFM_SYSCLK :: BISTCNTL :: BIST_VIDEO_PREFIFO [07:06] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_PREFIFO_MASK           0x000000c0
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_PREFIFO_SHIFT          6
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_PREFIFO_DEFAULT        0x00000001

/* RFM_SYSCLK :: BISTCNTL :: BIST_AUDIO_OCF [05:04] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_OCF_MASK               0x00000030
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_OCF_SHIFT              4
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_OCF_DEFAULT            0x00000001

/* RFM_SYSCLK :: BISTCNTL :: BIST_AUDIO_POSTFIFO [03:02] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_POSTFIFO_MASK          0x0000000c
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_POSTFIFO_SHIFT         2
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_POSTFIFO_DEFAULT       0x00000001

/* RFM_SYSCLK :: BISTCNTL :: BIST_AUDIO_PREFIFO [01:00] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_PREFIFO_MASK           0x00000003
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_PREFIFO_SHIFT          0
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_PREFIFO_DEFAULT        0x00000001

/***************************************************************************
 *BISTSTAT - Read-only RF modulator logic BIST test status
 ***************************************************************************/
/* RFM_SYSCLK :: BISTSTAT :: reserved0 [31:01] */
#define BCHP_RFM_SYSCLK_BISTSTAT_reserved0_MASK                    0xfffffffe
#define BCHP_RFM_SYSCLK_BISTSTAT_reserved0_SHIFT                   1

/* RFM_SYSCLK :: BISTSTAT :: STATUS [00:00] */
#define BCHP_RFM_SYSCLK_BISTSTAT_STATUS_MASK                       0x00000001
#define BCHP_RFM_SYSCLK_BISTSTAT_STATUS_SHIFT                      0
#define BCHP_RFM_SYSCLK_BISTSTAT_STATUS_DEFAULT                    0x00000000

/***************************************************************************
 *AUCRC1 - Read-only RF modulator audio channel 1 pre-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC1 :: reserved0 [31:18] */
#define BCHP_RFM_SYSCLK_AUCRC1_reserved0_MASK                      0xfffc0000
#define BCHP_RFM_SYSCLK_AUCRC1_reserved0_SHIFT                     18

/* RFM_SYSCLK :: AUCRC1 :: AUDIO_PREFIFO_CRC1 [17:00] */
#define BCHP_RFM_SYSCLK_AUCRC1_AUDIO_PREFIFO_CRC1_MASK             0x0003ffff
#define BCHP_RFM_SYSCLK_AUCRC1_AUDIO_PREFIFO_CRC1_SHIFT            0
#define BCHP_RFM_SYSCLK_AUCRC1_AUDIO_PREFIFO_CRC1_DEFAULT          0x00000000

/***************************************************************************
 *AUCRC2 - Read-only RF modulator audio channel 2 pre-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC2 :: reserved0 [31:18] */
#define BCHP_RFM_SYSCLK_AUCRC2_reserved0_MASK                      0xfffc0000
#define BCHP_RFM_SYSCLK_AUCRC2_reserved0_SHIFT                     18

/* RFM_SYSCLK :: AUCRC2 :: AUDIO_PREFIFO_CRC2 [17:00] */
#define BCHP_RFM_SYSCLK_AUCRC2_AUDIO_PREFIFO_CRC2_MASK             0x0003ffff
#define BCHP_RFM_SYSCLK_AUCRC2_AUDIO_PREFIFO_CRC2_SHIFT            0
#define BCHP_RFM_SYSCLK_AUCRC2_AUDIO_PREFIFO_CRC2_DEFAULT          0x00000000

/***************************************************************************
 *AUCRC3 - Read-only RF modulator audio channel 1 post-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC3 :: reserved0 [31:18] */
#define BCHP_RFM_SYSCLK_AUCRC3_reserved0_MASK                      0xfffc0000
#define BCHP_RFM_SYSCLK_AUCRC3_reserved0_SHIFT                     18

/* RFM_SYSCLK :: AUCRC3 :: AUDIO_POSTFIFO_CRC1 [17:00] */
#define BCHP_RFM_SYSCLK_AUCRC3_AUDIO_POSTFIFO_CRC1_MASK            0x0003ffff
#define BCHP_RFM_SYSCLK_AUCRC3_AUDIO_POSTFIFO_CRC1_SHIFT           0
#define BCHP_RFM_SYSCLK_AUCRC3_AUDIO_POSTFIFO_CRC1_DEFAULT         0x00000000

/***************************************************************************
 *AUCRC4 - Read-only RF modulator audio channel 2 post-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC4 :: reserved0 [31:18] */
#define BCHP_RFM_SYSCLK_AUCRC4_reserved0_MASK                      0xfffc0000
#define BCHP_RFM_SYSCLK_AUCRC4_reserved0_SHIFT                     18

/* RFM_SYSCLK :: AUCRC4 :: AUDIO_POSTFIFO_CRC2 [17:00] */
#define BCHP_RFM_SYSCLK_AUCRC4_AUDIO_POSTFIFO_CRC2_MASK            0x0003ffff
#define BCHP_RFM_SYSCLK_AUCRC4_AUDIO_POSTFIFO_CRC2_SHIFT           0
#define BCHP_RFM_SYSCLK_AUCRC4_AUDIO_POSTFIFO_CRC2_DEFAULT         0x00000000

/***************************************************************************
 *AUCRC5 - Read-only RF modulator audio L+R channel output Cauer filter CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC5 :: reserved0 [31:21] */
#define BCHP_RFM_SYSCLK_AUCRC5_reserved0_MASK                      0xffe00000
#define BCHP_RFM_SYSCLK_AUCRC5_reserved0_SHIFT                     21

/* RFM_SYSCLK :: AUCRC5 :: OCFCRC1 [20:00] */
#define BCHP_RFM_SYSCLK_AUCRC5_OCFCRC1_MASK                        0x001fffff
#define BCHP_RFM_SYSCLK_AUCRC5_OCFCRC1_SHIFT                       0
#define BCHP_RFM_SYSCLK_AUCRC5_OCFCRC1_DEFAULT                     0x00000000

/***************************************************************************
 *AUCRC6 - Read-only RF modulator audio L-R channel output Cauer filter CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC6 :: reserved0 [31:21] */
#define BCHP_RFM_SYSCLK_AUCRC6_reserved0_MASK                      0xffe00000
#define BCHP_RFM_SYSCLK_AUCRC6_reserved0_SHIFT                     21

/* RFM_SYSCLK :: AUCRC6 :: OCFCRC2 [20:00] */
#define BCHP_RFM_SYSCLK_AUCRC6_OCFCRC2_MASK                        0x001fffff
#define BCHP_RFM_SYSCLK_AUCRC6_OCFCRC2_SHIFT                       0
#define BCHP_RFM_SYSCLK_AUCRC6_OCFCRC2_DEFAULT                     0x00000000

/***************************************************************************
 *AUCRC7 - Read-only RF modulator audio spectral gain logic BIST CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC7 :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_AUCRC7_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_AUCRC7_reserved0_SHIFT                     16

/* RFM_SYSCLK :: AUCRC7 :: SP_CRC [15:00] */
#define BCHP_RFM_SYSCLK_AUCRC7_SP_CRC_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_AUCRC7_SP_CRC_SHIFT                        0
#define BCHP_RFM_SYSCLK_AUCRC7_SP_CRC_DEFAULT                      0x00000000

/***************************************************************************
 *AUCRC8 - Read-only RF modulator audio wide-band gain logic BIST CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC8 :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_AUCRC8_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_AUCRC8_reserved0_SHIFT                     16

/* RFM_SYSCLK :: AUCRC8 :: WB_CRC [15:00] */
#define BCHP_RFM_SYSCLK_AUCRC8_WB_CRC_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_AUCRC8_WB_CRC_SHIFT                        0
#define BCHP_RFM_SYSCLK_AUCRC8_WB_CRC_DEFAULT                      0x00000000

/***************************************************************************
 *VICRC1 - Read-only RF modulator video pre-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: VICRC1 :: reserved0 [31:11] */
#define BCHP_RFM_SYSCLK_VICRC1_reserved0_MASK                      0xfffff800
#define BCHP_RFM_SYSCLK_VICRC1_reserved0_SHIFT                     11

/* RFM_SYSCLK :: VICRC1 :: VIDEO_PREFIFO_CRC [10:00] */
#define BCHP_RFM_SYSCLK_VICRC1_VIDEO_PREFIFO_CRC_MASK              0x000007ff
#define BCHP_RFM_SYSCLK_VICRC1_VIDEO_PREFIFO_CRC_SHIFT             0
#define BCHP_RFM_SYSCLK_VICRC1_VIDEO_PREFIFO_CRC_DEFAULT           0x00000000

/***************************************************************************
 *VICRC2 - Read-only RF modulator video post-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: VICRC2 :: reserved0 [31:11] */
#define BCHP_RFM_SYSCLK_VICRC2_reserved0_MASK                      0xfffff800
#define BCHP_RFM_SYSCLK_VICRC2_reserved0_SHIFT                     11

/* RFM_SYSCLK :: VICRC2 :: VIDEO_POSTFIFO_CRC [10:00] */
#define BCHP_RFM_SYSCLK_VICRC2_VIDEO_POSTFIFO_CRC_MASK             0x000007ff
#define BCHP_RFM_SYSCLK_VICRC2_VIDEO_POSTFIFO_CRC_SHIFT            0
#define BCHP_RFM_SYSCLK_VICRC2_VIDEO_POSTFIFO_CRC_DEFAULT          0x00000000

/***************************************************************************
 *AVCRC - Read-only RF modulator audio/video logic BIST CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AVCRC :: reserved0 [31:30] */
#define BCHP_RFM_SYSCLK_AVCRC_reserved0_MASK                       0xc0000000
#define BCHP_RFM_SYSCLK_AVCRC_reserved0_SHIFT                      30

/* RFM_SYSCLK :: AVCRC :: AV_CRC [29:16] */
#define BCHP_RFM_SYSCLK_AVCRC_AV_CRC_MASK                          0x3fff0000
#define BCHP_RFM_SYSCLK_AVCRC_AV_CRC_SHIFT                         16
#define BCHP_RFM_SYSCLK_AVCRC_AV_CRC_DEFAULT                       0x00000000

/* RFM_SYSCLK :: AVCRC :: reserved1 [15:00] */
#define BCHP_RFM_SYSCLK_AVCRC_reserved1_MASK                       0x0000ffff
#define BCHP_RFM_SYSCLK_AVCRC_reserved1_SHIFT                      0

/***************************************************************************
 *AMCRC - Read-only RF modulator amplitude modulator logic BIST CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AMCRC :: AM_CRC [31:16] */
#define BCHP_RFM_SYSCLK_AMCRC_AM_CRC_MASK                          0xffff0000
#define BCHP_RFM_SYSCLK_AMCRC_AM_CRC_SHIFT                         16
#define BCHP_RFM_SYSCLK_AMCRC_AM_CRC_DEFAULT                       0x00000000

/* RFM_SYSCLK :: AMCRC :: reserved0 [15:00] */
#define BCHP_RFM_SYSCLK_AMCRC_reserved0_MASK                       0x0000ffff
#define BCHP_RFM_SYSCLK_AMCRC_reserved0_SHIFT                      0

/***************************************************************************
 *TPCRC1 - Read-only RF modulator audio 27MHz testport output CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: TPCRC1 :: reserved0 [31:19] */
#define BCHP_RFM_SYSCLK_TPCRC1_reserved0_MASK                      0xfff80000
#define BCHP_RFM_SYSCLK_TPCRC1_reserved0_SHIFT                     19

/* RFM_SYSCLK :: TPCRC1 :: AUDIO_27_CRC [18:00] */
#define BCHP_RFM_SYSCLK_TPCRC1_AUDIO_27_CRC_MASK                   0x0007ffff
#define BCHP_RFM_SYSCLK_TPCRC1_AUDIO_27_CRC_SHIFT                  0
#define BCHP_RFM_SYSCLK_TPCRC1_AUDIO_27_CRC_DEFAULT                0x00000000

/***************************************************************************
 *TPCRC2 - Read-only RF modulator video 27MHz testport output CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: TPCRC2 :: reserved0 [31:19] */
#define BCHP_RFM_SYSCLK_TPCRC2_reserved0_MASK                      0xfff80000
#define BCHP_RFM_SYSCLK_TPCRC2_reserved0_SHIFT                     19

/* RFM_SYSCLK :: TPCRC2 :: VIDEO_27_CRC [18:00] */
#define BCHP_RFM_SYSCLK_TPCRC2_VIDEO_27_CRC_MASK                   0x0007ffff
#define BCHP_RFM_SYSCLK_TPCRC2_VIDEO_27_CRC_SHIFT                  0
#define BCHP_RFM_SYSCLK_TPCRC2_VIDEO_27_CRC_DEFAULT                0x00000000

/***************************************************************************
 *STATUS - Read-only RFM status register for interrupt conditions
 ***************************************************************************/
/* RFM_SYSCLK :: STATUS :: reserved0 [31:20] */
#define BCHP_RFM_SYSCLK_STATUS_reserved0_MASK                      0xfff00000
#define BCHP_RFM_SYSCLK_STATUS_reserved0_SHIFT                     20

/* RFM_SYSCLK :: STATUS :: NICAM_FIFO_OF_STAT [19:19] */
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_OF_STAT_MASK             0x00080000
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_OF_STAT_SHIFT            19
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_OF_STAT_DEFAULT          0x00000000

/* RFM_SYSCLK :: STATUS :: NICAM_FIFO_UF_STAT [18:18] */
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_UF_STAT_MASK             0x00040000
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_UF_STAT_SHIFT            18
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_UF_STAT_DEFAULT          0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_VID_FIFO_OF_STAT [17:17] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_OF_STAT_MASK         0x00020000
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_OF_STAT_SHIFT        17
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_OF_STAT_DEFAULT      0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_VID_FIFO_UF_STAT [16:16] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_UF_STAT_MASK         0x00010000
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_UF_STAT_SHIFT        16
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_UF_STAT_DEFAULT      0x00000000

/* RFM_SYSCLK :: STATUS :: reserved1 [15:14] */
#define BCHP_RFM_SYSCLK_STATUS_reserved1_MASK                      0x0000c000
#define BCHP_RFM_SYSCLK_STATUS_reserved1_SHIFT                     14

/* RFM_SYSCLK :: STATUS :: AUDIO_COMP_CLIP_STAT [13:13] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_COMP_CLIP_STAT_MASK           0x00002000
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_COMP_CLIP_STAT_SHIFT          13
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_COMP_CLIP_STAT_DEFAULT        0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_SUMDIFF_CLIP_STAT [12:12] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUMDIFF_CLIP_STAT_MASK        0x00001000
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUMDIFF_CLIP_STAT_SHIFT       12
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUMDIFF_CLIP_STAT_DEFAULT     0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_DIFF_CLIP_STAT [11:11] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_DIFF_CLIP_STAT_MASK           0x00000800
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_DIFF_CLIP_STAT_SHIFT          11
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_DIFF_CLIP_STAT_DEFAULT        0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_SUM_CLIP_STAT [10:10] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUM_CLIP_STAT_MASK            0x00000400
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUM_CLIP_STAT_SHIFT           10
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUM_CLIP_STAT_DEFAULT         0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_LINE_LOSS_STAT [09:09] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LINE_LOSS_STAT_MASK           0x00000200
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LINE_LOSS_STAT_SHIFT          9
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LINE_LOSS_STAT_DEFAULT        0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_RATE_CLIP_STAT [08:08] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RATE_CLIP_STAT_MASK           0x00000100
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RATE_CLIP_STAT_SHIFT          8
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RATE_CLIP_STAT_DEFAULT        0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_RIGHT_CLIP_STAT [07:07] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RIGHT_CLIP_STAT_MASK          0x00000080
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RIGHT_CLIP_STAT_SHIFT         7
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RIGHT_CLIP_STAT_DEFAULT       0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_LEFT_CLIP_STAT [06:06] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LEFT_CLIP_STAT_MASK           0x00000040
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LEFT_CLIP_STAT_SHIFT          6
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LEFT_CLIP_STAT_DEFAULT        0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_VIDEO_CLIP_STAT [05:05] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VIDEO_CLIP_STAT_MASK          0x00000020
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VIDEO_CLIP_STAT_SHIFT         5
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VIDEO_CLIP_STAT_DEFAULT       0x00000000

/* RFM_SYSCLK :: STATUS :: VIDEO_FIFO_OF_STAT [04:04] */
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_OF_STAT_MASK             0x00000010
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_OF_STAT_SHIFT            4
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_OF_STAT_DEFAULT          0x00000000

/* RFM_SYSCLK :: STATUS :: VIDEO_FIFO_UF_STAT [03:03] */
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_UF_STAT_MASK             0x00000008
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_UF_STAT_SHIFT            3
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_UF_STAT_DEFAULT          0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_FIFO_OF_STAT [02:02] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_OF_STAT_MASK             0x00000004
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_OF_STAT_SHIFT            2
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_OF_STAT_DEFAULT          0x00000000

/* RFM_SYSCLK :: STATUS :: AUDIO_FIFO_UF_STAT [01:01] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_UF_STAT_MASK             0x00000002
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_UF_STAT_SHIFT            1
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_UF_STAT_DEFAULT          0x00000000

/* RFM_SYSCLK :: STATUS :: reserved2 [00:00] */
#define BCHP_RFM_SYSCLK_STATUS_reserved2_MASK                      0x00000001
#define BCHP_RFM_SYSCLK_STATUS_reserved2_SHIFT                     0

/***************************************************************************
 *MISC - Miscellaneous register
 ***************************************************************************/
/* RFM_SYSCLK :: MISC :: reserved0 [31:08] */
#define BCHP_RFM_SYSCLK_MISC_reserved0_MASK                        0xffffff00
#define BCHP_RFM_SYSCLK_MISC_reserved0_SHIFT                       8

/* RFM_SYSCLK :: MISC :: PLLDRESET_OVR [07:07] */
#define BCHP_RFM_SYSCLK_MISC_PLLDRESET_OVR_MASK                    0x00000080
#define BCHP_RFM_SYSCLK_MISC_PLLDRESET_OVR_SHIFT                   7
#define BCHP_RFM_SYSCLK_MISC_PLLDRESET_OVR_DEFAULT                 0x00000000

/* RFM_SYSCLK :: MISC :: PLLARESET_OVR [06:06] */
#define BCHP_RFM_SYSCLK_MISC_PLLARESET_OVR_MASK                    0x00000040
#define BCHP_RFM_SYSCLK_MISC_PLLARESET_OVR_SHIFT                   6
#define BCHP_RFM_SYSCLK_MISC_PLLARESET_OVR_DEFAULT                 0x00000000

/* RFM_SYSCLK :: MISC :: AUDCAR_COMP_EN [05:05] */
#define BCHP_RFM_SYSCLK_MISC_AUDCAR_COMP_EN_MASK                   0x00000020
#define BCHP_RFM_SYSCLK_MISC_AUDCAR_COMP_EN_SHIFT                  5
#define BCHP_RFM_SYSCLK_MISC_AUDCAR_COMP_EN_DEFAULT                0x00000000

/* RFM_SYSCLK :: MISC :: reserved1 [04:04] */
#define BCHP_RFM_SYSCLK_MISC_reserved1_MASK                        0x00000010
#define BCHP_RFM_SYSCLK_MISC_reserved1_SHIFT                       4

/* RFM_SYSCLK :: MISC :: reserved_for_eco2 [03:03] */
#define BCHP_RFM_SYSCLK_MISC_reserved_for_eco2_MASK                0x00000008
#define BCHP_RFM_SYSCLK_MISC_reserved_for_eco2_SHIFT               3
#define BCHP_RFM_SYSCLK_MISC_reserved_for_eco2_DEFAULT             0x00000000

/* RFM_SYSCLK :: MISC :: VIRF_EDGE [02:02] */
#define BCHP_RFM_SYSCLK_MISC_VIRF_EDGE_MASK                        0x00000004
#define BCHP_RFM_SYSCLK_MISC_VIRF_EDGE_SHIFT                       2
#define BCHP_RFM_SYSCLK_MISC_VIRF_EDGE_DEFAULT                     0x00000000

/* RFM_SYSCLK :: MISC :: reserved_for_eco3 [01:01] */
#define BCHP_RFM_SYSCLK_MISC_reserved_for_eco3_MASK                0x00000002
#define BCHP_RFM_SYSCLK_MISC_reserved_for_eco3_SHIFT               1
#define BCHP_RFM_SYSCLK_MISC_reserved_for_eco3_DEFAULT             0x00000000

/* RFM_SYSCLK :: MISC :: HIRF_EDGE [00:00] */
#define BCHP_RFM_SYSCLK_MISC_HIRF_EDGE_MASK                        0x00000001
#define BCHP_RFM_SYSCLK_MISC_HIRF_EDGE_SHIFT                       0
#define BCHP_RFM_SYSCLK_MISC_HIRF_EDGE_DEFAULT                     0x00000000

/***************************************************************************
 *REVID - Read-only RF Modulator REVID register
 ***************************************************************************/
/* RFM_SYSCLK :: REVID :: RFMPHY_TYPE [31:28] */
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_TYPE_MASK                     0xf0000000
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_TYPE_SHIFT                    28
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_TYPE_DEFAULT                  0x00000002

/* RFM_SYSCLK :: REVID :: RFMPHY_MAJOR [27:24] */
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MAJOR_MASK                    0x0f000000
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MAJOR_SHIFT                   24
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MAJOR_DEFAULT                 0x00000001

/* RFM_SYSCLK :: REVID :: RFMPHY_MINOR [23:20] */
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MINOR_MASK                    0x00f00000
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MINOR_SHIFT                   20
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MINOR_DEFAULT                 0x00000000

/* RFM_SYSCLK :: REVID :: RFMPHY_PATCH [19:16] */
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_PATCH_MASK                    0x000f0000
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_PATCH_SHIFT                   16
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_PATCH_DEFAULT                 0x00000004

/* RFM_SYSCLK :: REVID :: MAJOR [15:08] */
#define BCHP_RFM_SYSCLK_REVID_MAJOR_MASK                           0x0000ff00
#define BCHP_RFM_SYSCLK_REVID_MAJOR_SHIFT                          8
#define BCHP_RFM_SYSCLK_REVID_MAJOR_DEFAULT                        0x00000005

/* RFM_SYSCLK :: REVID :: MINOR [07:00] */
#define BCHP_RFM_SYSCLK_REVID_MINOR_MASK                           0x000000ff
#define BCHP_RFM_SYSCLK_REVID_MINOR_SHIFT                          0
#define BCHP_RFM_SYSCLK_REVID_MINOR_DEFAULT                        0x00000002

/***************************************************************************
 *TSTCNTL - General control for the RF Modulator testport IOs
 ***************************************************************************/
/* RFM_SYSCLK :: TSTCNTL :: reserved0 [31:20] */
#define BCHP_RFM_SYSCLK_TSTCNTL_reserved0_MASK                     0xfff00000
#define BCHP_RFM_SYSCLK_TSTCNTL_reserved0_SHIFT                    20

/* RFM_SYSCLK :: TSTCNTL :: BTSC_TEST_EN [19:19] */
#define BCHP_RFM_SYSCLK_TSTCNTL_BTSC_TEST_EN_MASK                  0x00080000
#define BCHP_RFM_SYSCLK_TSTCNTL_BTSC_TEST_EN_SHIFT                 19
#define BCHP_RFM_SYSCLK_TSTCNTL_BTSC_TEST_EN_DEFAULT               0x00000000

/* RFM_SYSCLK :: TSTCNTL :: BT_MODE [18:18] */
#define BCHP_RFM_SYSCLK_TSTCNTL_BT_MODE_MASK                       0x00040000
#define BCHP_RFM_SYSCLK_TSTCNTL_BT_MODE_SHIFT                      18
#define BCHP_RFM_SYSCLK_TSTCNTL_BT_MODE_DEFAULT                    0x00000000

/* RFM_SYSCLK :: TSTCNTL :: OUT_CLK_SEL [17:16] */
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_CLK_SEL_MASK                   0x00030000
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_CLK_SEL_SHIFT                  16
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_CLK_SEL_DEFAULT                0x00000000

/* RFM_SYSCLK :: TSTCNTL :: reserved1 [15:14] */
#define BCHP_RFM_SYSCLK_TSTCNTL_reserved1_MASK                     0x0000c000
#define BCHP_RFM_SYSCLK_TSTCNTL_reserved1_SHIFT                    14

/* RFM_SYSCLK :: TSTCNTL :: OUT_SEL [13:08] */
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_SEL_MASK                       0x00003f00
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_SEL_SHIFT                      8
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_SEL_DEFAULT                    0x00000000

/* RFM_SYSCLK :: TSTCNTL :: AM_IN [07:06] */
#define BCHP_RFM_SYSCLK_TSTCNTL_AM_IN_MASK                         0x000000c0
#define BCHP_RFM_SYSCLK_TSTCNTL_AM_IN_SHIFT                        6
#define BCHP_RFM_SYSCLK_TSTCNTL_AM_IN_DEFAULT                      0x00000000

/* RFM_SYSCLK :: TSTCNTL :: VEC_IN [05:04] */
#define BCHP_RFM_SYSCLK_TSTCNTL_VEC_IN_MASK                        0x00000030
#define BCHP_RFM_SYSCLK_TSTCNTL_VEC_IN_SHIFT                       4
#define BCHP_RFM_SYSCLK_TSTCNTL_VEC_IN_DEFAULT                     0x00000000

/* RFM_SYSCLK :: TSTCNTL :: AUD_IN [03:00] */
#define BCHP_RFM_SYSCLK_TSTCNTL_AUD_IN_MASK                        0x0000000f
#define BCHP_RFM_SYSCLK_TSTCNTL_AUD_IN_SHIFT                       0
#define BCHP_RFM_SYSCLK_TSTCNTL_AUD_IN_DEFAULT                     0x00000000

/***************************************************************************
 *TPOUT - TP_OUT bus value
 ***************************************************************************/
/* RFM_SYSCLK :: TPOUT :: reserved0 [31:20] */
#define BCHP_RFM_SYSCLK_TPOUT_reserved0_MASK                       0xfff00000
#define BCHP_RFM_SYSCLK_TPOUT_reserved0_SHIFT                      20

/* RFM_SYSCLK :: TPOUT :: TPOUT_VAL [19:00] */
#define BCHP_RFM_SYSCLK_TPOUT_TPOUT_VAL_MASK                       0x000fffff
#define BCHP_RFM_SYSCLK_TPOUT_TPOUT_VAL_SHIFT                      0
#define BCHP_RFM_SYSCLK_TPOUT_TPOUT_VAL_DEFAULT                    0x00000000

/***************************************************************************
 *RFMPHY_BISTCNTL - RFMPHY Logic BIST Control Register
 ***************************************************************************/
/* RFM_SYSCLK :: RFMPHY_BISTCNTL :: reserved0 [31:17] */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_reserved0_MASK             0xfffe0000
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_reserved0_SHIFT            17

/* RFM_SYSCLK :: RFMPHY_BISTCNTL :: BIST_EN [16:16] */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_EN_MASK               0x00010000
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_EN_SHIFT              16
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_EN_DEFAULT            0x00000000

/* RFM_SYSCLK :: RFMPHY_BISTCNTL :: BIST_LIM [15:00] */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_LIM_MASK              0x0000ffff
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_LIM_SHIFT             0
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_LIM_DEFAULT           0x000003ff

/***************************************************************************
 *RFMPHY_STATUS - Read-only RFMPHY CRC Register
 ***************************************************************************/
/* RFM_SYSCLK :: RFMPHY_STATUS :: RFM_PLL_LOCK [31:31] */
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFM_PLL_LOCK_MASK            0x80000000
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFM_PLL_LOCK_SHIFT           31
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFM_PLL_LOCK_DEFAULT         0x00000001

/* RFM_SYSCLK :: RFMPHY_STATUS :: reserved0 [30:16] */
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_reserved0_MASK               0x7fff0000
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_reserved0_SHIFT              16

/* RFM_SYSCLK :: RFMPHY_STATUS :: RFMPHY_CRC [15:00] */
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFMPHY_CRC_MASK              0x0000ffff
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFMPHY_CRC_SHIFT             0
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFMPHY_CRC_DEFAULT           0x00000000

/***************************************************************************
 *RFMPHY_BIASCNTL - RFMPHY Bias Control Register
 ***************************************************************************/
/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: Analog_reserved_31_27 [31:27] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_Analog_reserved_31_27_MASK 0xf8000000
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_Analog_reserved_31_27_SHIFT 27
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_Analog_reserved_31_27_DEFAULT 0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: RCAL [26:20] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_RCAL_MASK                  0x07f00000
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_RCAL_SHIFT                 20
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_RCAL_DEFAULT               0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: LOWVN [19:19] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_LOWVN_MASK                 0x00080000
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_LOWVN_SHIFT                19
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_LOWVN_DEFAULT              0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: NVTADJ [18:16] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_NVTADJ_MASK                0x00070000
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_NVTADJ_SHIFT               16
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_NVTADJ_DEFAULT             0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: MON_EN [15:14] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_MON_EN_MASK                0x0000c000
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_MON_EN_SHIFT               14
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_MON_EN_DEFAULT             0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: VLDO_SEL [13:11] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_VLDO_SEL_MASK              0x00003800
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_VLDO_SEL_SHIFT             11
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_VLDO_SEL_DEFAULT           0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: VBG_TSEN [10:08] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_VBG_TSEN_MASK              0x00000700
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_VBG_TSEN_SHIFT             8
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_VBG_TSEN_DEFAULT           0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: ADC_IN_SEL [07:07] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_ADC_IN_SEL_MASK            0x00000080
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_ADC_IN_SEL_SHIFT           7
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_ADC_IN_SEL_DEFAULT         0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: REF_R_SEL [06:05] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_REF_R_SEL_MASK             0x00000060
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_REF_R_SEL_SHIFT            5
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_REF_R_SEL_DEFAULT          0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: DAC_PWRO [04:01] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_DAC_PWRO_MASK              0x0000001e
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_DAC_PWRO_SHIFT             1
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_DAC_PWRO_DEFAULT           0x00000000

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: Analog_reserved_0 [00:00] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_Analog_reserved_0_MASK     0x00000001
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_Analog_reserved_0_SHIFT    0
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_Analog_reserved_0_DEFAULT  0x00000000

/***************************************************************************
 *DPLL_DIV1 - Phase Lock Loop Divider Control Register 1
 ***************************************************************************/
/* RFM_SYSCLK :: DPLL_DIV1 :: reserved_for_eco0 [31:26] */
#define BCHP_RFM_SYSCLK_DPLL_DIV1_reserved_for_eco0_MASK           0xfc000000
#define BCHP_RFM_SYSCLK_DPLL_DIV1_reserved_for_eco0_SHIFT          26
#define BCHP_RFM_SYSCLK_DPLL_DIV1_reserved_for_eco0_DEFAULT        0x00000000

/* RFM_SYSCLK :: DPLL_DIV1 :: NDIV_INT [25:16] */
#define BCHP_RFM_SYSCLK_DPLL_DIV1_NDIV_INT_MASK                    0x03ff0000
#define BCHP_RFM_SYSCLK_DPLL_DIV1_NDIV_INT_SHIFT                   16
#define BCHP_RFM_SYSCLK_DPLL_DIV1_NDIV_INT_DEFAULT                 0x0000002d

/* RFM_SYSCLK :: DPLL_DIV1 :: reserved_for_eco1 [15:03] */
#define BCHP_RFM_SYSCLK_DPLL_DIV1_reserved_for_eco1_MASK           0x0000fff8
#define BCHP_RFM_SYSCLK_DPLL_DIV1_reserved_for_eco1_SHIFT          3
#define BCHP_RFM_SYSCLK_DPLL_DIV1_reserved_for_eco1_DEFAULT        0x00000000

/* RFM_SYSCLK :: DPLL_DIV1 :: PDIV [02:00] */
#define BCHP_RFM_SYSCLK_DPLL_DIV1_PDIV_MASK                        0x00000007
#define BCHP_RFM_SYSCLK_DPLL_DIV1_PDIV_SHIFT                       0
#define BCHP_RFM_SYSCLK_DPLL_DIV1_PDIV_DEFAULT                     0x00000001

/***************************************************************************
 *DPLL_DIV2 - Phase Lock Loop Divider Control Register 2
 ***************************************************************************/
/* RFM_SYSCLK :: DPLL_DIV2 :: reserved_for_eco0 [31:20] */
#define BCHP_RFM_SYSCLK_DPLL_DIV2_reserved_for_eco0_MASK           0xfff00000
#define BCHP_RFM_SYSCLK_DPLL_DIV2_reserved_for_eco0_SHIFT          20
#define BCHP_RFM_SYSCLK_DPLL_DIV2_reserved_for_eco0_DEFAULT        0x00000000

/* RFM_SYSCLK :: DPLL_DIV2 :: NDIV_FRAC [19:00] */
#define BCHP_RFM_SYSCLK_DPLL_DIV2_NDIV_FRAC_MASK                   0x000fffff
#define BCHP_RFM_SYSCLK_DPLL_DIV2_NDIV_FRAC_SHIFT                  0
#define BCHP_RFM_SYSCLK_DPLL_DIV2_NDIV_FRAC_DEFAULT                0x00000000

/***************************************************************************
 *DPLL_CH0 - Phase Lock Loop Channel 0 Control Register
 ***************************************************************************/
/* RFM_SYSCLK :: DPLL_CH0 :: reserved_for_eco0 [31:08] */
#define BCHP_RFM_SYSCLK_DPLL_CH0_reserved_for_eco0_MASK            0xffffff00
#define BCHP_RFM_SYSCLK_DPLL_CH0_reserved_for_eco0_SHIFT           8
#define BCHP_RFM_SYSCLK_DPLL_CH0_reserved_for_eco0_DEFAULT         0x00000000

/* RFM_SYSCLK :: DPLL_CH0 :: M_DIV [07:00] */
#define BCHP_RFM_SYSCLK_DPLL_CH0_M_DIV_MASK                        0x000000ff
#define BCHP_RFM_SYSCLK_DPLL_CH0_M_DIV_SHIFT                       0
#define BCHP_RFM_SYSCLK_DPLL_CH0_M_DIV_DEFAULT                     0x00000006

/***************************************************************************
 *DPLL_MISC1 - Phase Lock Loop Misc Control Register 1
 ***************************************************************************/
/* RFM_SYSCLK :: DPLL_MISC1 :: reserved0 [31:29] */
#define BCHP_RFM_SYSCLK_DPLL_MISC1_reserved0_MASK                  0xe0000000
#define BCHP_RFM_SYSCLK_DPLL_MISC1_reserved0_SHIFT                 29

/* RFM_SYSCLK :: DPLL_MISC1 :: LDO_CTRL [28:13] */
#define BCHP_RFM_SYSCLK_DPLL_MISC1_LDO_CTRL_MASK                   0x1fffe000
#define BCHP_RFM_SYSCLK_DPLL_MISC1_LDO_CTRL_SHIFT                  13
#define BCHP_RFM_SYSCLK_DPLL_MISC1_LDO_CTRL_DEFAULT                0x00005005

/* RFM_SYSCLK :: DPLL_MISC1 :: PWRDN [12:12] */
#define BCHP_RFM_SYSCLK_DPLL_MISC1_PWRDN_MASK                      0x00001000
#define BCHP_RFM_SYSCLK_DPLL_MISC1_PWRDN_SHIFT                     12
#define BCHP_RFM_SYSCLK_DPLL_MISC1_PWRDN_DEFAULT                   0x00000000

/* RFM_SYSCLK :: DPLL_MISC1 :: KP [11:08] */
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KP_MASK                         0x00000f00
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KP_SHIFT                        8
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KP_DEFAULT                      0x00000007

/* RFM_SYSCLK :: DPLL_MISC1 :: KI [07:05] */
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KI_MASK                         0x000000e0
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KI_SHIFT                        5
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KI_DEFAULT                      0x00000003

/* RFM_SYSCLK :: DPLL_MISC1 :: KA [04:02] */
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KA_MASK                         0x0000001c
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KA_SHIFT                        2
#define BCHP_RFM_SYSCLK_DPLL_MISC1_KA_DEFAULT                      0x00000000

/* RFM_SYSCLK :: DPLL_MISC1 :: DRESET [01:01] */
#define BCHP_RFM_SYSCLK_DPLL_MISC1_DRESET_MASK                     0x00000002
#define BCHP_RFM_SYSCLK_DPLL_MISC1_DRESET_SHIFT                    1
#define BCHP_RFM_SYSCLK_DPLL_MISC1_DRESET_DEFAULT                  0x00000000

/* RFM_SYSCLK :: DPLL_MISC1 :: ARESET [00:00] */
#define BCHP_RFM_SYSCLK_DPLL_MISC1_ARESET_MASK                     0x00000001
#define BCHP_RFM_SYSCLK_DPLL_MISC1_ARESET_SHIFT                    0
#define BCHP_RFM_SYSCLK_DPLL_MISC1_ARESET_DEFAULT                  0x00000000

/***************************************************************************
 *DPLL_MISC2 - Phase Lock Loop Misc Control Register 2
 ***************************************************************************/
/* RFM_SYSCLK :: DPLL_MISC2 :: PLL_CTRL [31:00] */
#define BCHP_RFM_SYSCLK_DPLL_MISC2_PLL_CTRL_MASK                   0xffffffff
#define BCHP_RFM_SYSCLK_DPLL_MISC2_PLL_CTRL_SHIFT                  0
#define BCHP_RFM_SYSCLK_DPLL_MISC2_PLL_CTRL_DEFAULT                0x00880000

/***************************************************************************
 *DPLL_MISC3 - Phase Lock Loop Misc Control Register 3
 ***************************************************************************/
/* RFM_SYSCLK :: DPLL_MISC3 :: PLL_CTRL [31:00] */
#define BCHP_RFM_SYSCLK_DPLL_MISC3_PLL_CTRL_MASK                   0xffffffff
#define BCHP_RFM_SYSCLK_DPLL_MISC3_PLL_CTRL_SHIFT                  0
#define BCHP_RFM_SYSCLK_DPLL_MISC3_PLL_CTRL_DEFAULT                0x00000000

/***************************************************************************
 *WDAC_CTL - RFM DAC Control Register 2
 ***************************************************************************/
/* RFM_SYSCLK :: WDAC_CTL :: Analog_reserved_31_24 [31:24] */
#define BCHP_RFM_SYSCLK_WDAC_CTL_Analog_reserved_31_24_MASK        0xff000000
#define BCHP_RFM_SYSCLK_WDAC_CTL_Analog_reserved_31_24_SHIFT       24
#define BCHP_RFM_SYSCLK_WDAC_CTL_Analog_reserved_31_24_DEFAULT     0x00000000

/* RFM_SYSCLK :: WDAC_CTL :: DATA_DC [23:12] */
#define BCHP_RFM_SYSCLK_WDAC_CTL_DATA_DC_MASK                      0x00fff000
#define BCHP_RFM_SYSCLK_WDAC_CTL_DATA_DC_SHIFT                     12
#define BCHP_RFM_SYSCLK_WDAC_CTL_DATA_DC_DEFAULT                   0x00000000

/* RFM_SYSCLK :: WDAC_CTL :: SAW_FREQ [11:08] */
#define BCHP_RFM_SYSCLK_WDAC_CTL_SAW_FREQ_MASK                     0x00000f00
#define BCHP_RFM_SYSCLK_WDAC_CTL_SAW_FREQ_SHIFT                    8
#define BCHP_RFM_SYSCLK_WDAC_CTL_SAW_FREQ_DEFAULT                  0x00000000

/* RFM_SYSCLK :: WDAC_CTL :: Analog_reserved [07:06] */
#define BCHP_RFM_SYSCLK_WDAC_CTL_Analog_reserved_MASK              0x000000c0
#define BCHP_RFM_SYSCLK_WDAC_CTL_Analog_reserved_SHIFT             6
#define BCHP_RFM_SYSCLK_WDAC_CTL_Analog_reserved_DEFAULT           0x00000000

/* RFM_SYSCLK :: WDAC_CTL :: SHUF_LINEAR [05:05] */
#define BCHP_RFM_SYSCLK_WDAC_CTL_SHUF_LINEAR_MASK                  0x00000020
#define BCHP_RFM_SYSCLK_WDAC_CTL_SHUF_LINEAR_SHIFT                 5
#define BCHP_RFM_SYSCLK_WDAC_CTL_SHUF_LINEAR_DEFAULT               0x00000000

/* RFM_SYSCLK :: WDAC_CTL :: SAW_EN [04:04] */
#define BCHP_RFM_SYSCLK_WDAC_CTL_SAW_EN_MASK                       0x00000010
#define BCHP_RFM_SYSCLK_WDAC_CTL_SAW_EN_SHIFT                      4
#define BCHP_RFM_SYSCLK_WDAC_CTL_SAW_EN_DEFAULT                    0x00000000

/* RFM_SYSCLK :: WDAC_CTL :: SRC_SEL [03:02] */
#define BCHP_RFM_SYSCLK_WDAC_CTL_SRC_SEL_MASK                      0x0000000c
#define BCHP_RFM_SYSCLK_WDAC_CTL_SRC_SEL_SHIFT                     2
#define BCHP_RFM_SYSCLK_WDAC_CTL_SRC_SEL_DEFAULT                   0x00000000

/* RFM_SYSCLK :: WDAC_CTL :: reserved0 [01:00] */
#define BCHP_RFM_SYSCLK_WDAC_CTL_reserved0_MASK                    0x00000003
#define BCHP_RFM_SYSCLK_WDAC_CTL_reserved0_SHIFT                   0

/***************************************************************************
 *RFMPHY_EXTRA_STATUS - Additional RFMPHY Status Register
 ***************************************************************************/
/* RFM_SYSCLK :: RFMPHY_EXTRA_STATUS :: extra_status [31:00] */
#define BCHP_RFM_SYSCLK_RFMPHY_EXTRA_STATUS_extra_status_MASK      0xffffffff
#define BCHP_RFM_SYSCLK_RFMPHY_EXTRA_STATUS_extra_status_SHIFT     0
#define BCHP_RFM_SYSCLK_RFMPHY_EXTRA_STATUS_extra_status_DEFAULT   0x00000000

/***************************************************************************
 *SARADC_CH - SARADC Channel Register
 ***************************************************************************/
/* RFM_SYSCLK :: SARADC_CH :: reserved_for_eco0 [31:10] */
#define BCHP_RFM_SYSCLK_SARADC_CH_reserved_for_eco0_MASK           0xfffffc00
#define BCHP_RFM_SYSCLK_SARADC_CH_reserved_for_eco0_SHIFT          10
#define BCHP_RFM_SYSCLK_SARADC_CH_reserved_for_eco0_DEFAULT        0x00000000

/* RFM_SYSCLK :: SARADC_CH :: HOLD_CH [09:09] */
#define BCHP_RFM_SYSCLK_SARADC_CH_HOLD_CH_MASK                     0x00000200
#define BCHP_RFM_SYSCLK_SARADC_CH_HOLD_CH_SHIFT                    9
#define BCHP_RFM_SYSCLK_SARADC_CH_HOLD_CH_DEFAULT                  0x00000000

/* RFM_SYSCLK :: SARADC_CH :: ENB_B_CH [08:08] */
#define BCHP_RFM_SYSCLK_SARADC_CH_ENB_B_CH_MASK                    0x00000100
#define BCHP_RFM_SYSCLK_SARADC_CH_ENB_B_CH_SHIFT                   8
#define BCHP_RFM_SYSCLK_SARADC_CH_ENB_B_CH_DEFAULT                 0x00000001

/* RFM_SYSCLK :: SARADC_CH :: M_DIV [07:00] */
#define BCHP_RFM_SYSCLK_SARADC_CH_M_DIV_MASK                       0x000000ff
#define BCHP_RFM_SYSCLK_SARADC_CH_M_DIV_SHIFT                      0
#define BCHP_RFM_SYSCLK_SARADC_CH_M_DIV_DEFAULT                    0x00000000

/***************************************************************************
 *SARADC_CTL - SARADC Control Register
 ***************************************************************************/
/* RFM_SYSCLK :: SARADC_CTL :: reserved0 [31:02] */
#define BCHP_RFM_SYSCLK_SARADC_CTL_reserved0_MASK                  0xfffffffc
#define BCHP_RFM_SYSCLK_SARADC_CTL_reserved0_SHIFT                 2

/* RFM_SYSCLK :: SARADC_CTL :: ADC_EN [01:01] */
#define BCHP_RFM_SYSCLK_SARADC_CTL_ADC_EN_MASK                     0x00000002
#define BCHP_RFM_SYSCLK_SARADC_CTL_ADC_EN_SHIFT                    1
#define BCHP_RFM_SYSCLK_SARADC_CTL_ADC_EN_DEFAULT                  0x00000000

/* RFM_SYSCLK :: SARADC_CTL :: ADC_RESET [00:00] */
#define BCHP_RFM_SYSCLK_SARADC_CTL_ADC_RESET_MASK                  0x00000001
#define BCHP_RFM_SYSCLK_SARADC_CTL_ADC_RESET_SHIFT                 0
#define BCHP_RFM_SYSCLK_SARADC_CTL_ADC_RESET_DEFAULT               0x00000000

/***************************************************************************
 *SARADC_DATA - PLL Channel 1 SARADC data
 ***************************************************************************/
/* RFM_SYSCLK :: SARADC_DATA :: VALID [31:31] */
#define BCHP_RFM_SYSCLK_SARADC_DATA_VALID_MASK                     0x80000000
#define BCHP_RFM_SYSCLK_SARADC_DATA_VALID_SHIFT                    31
#define BCHP_RFM_SYSCLK_SARADC_DATA_VALID_DEFAULT                  0x00000000

/* RFM_SYSCLK :: SARADC_DATA :: reserved0 [30:10] */
#define BCHP_RFM_SYSCLK_SARADC_DATA_reserved0_MASK                 0x7ffffc00
#define BCHP_RFM_SYSCLK_SARADC_DATA_reserved0_SHIFT                10

/* RFM_SYSCLK :: SARADC_DATA :: DATA [09:00] */
#define BCHP_RFM_SYSCLK_SARADC_DATA_DATA_MASK                      0x000003ff
#define BCHP_RFM_SYSCLK_SARADC_DATA_DATA_SHIFT                     0
#define BCHP_RFM_SYSCLK_SARADC_DATA_DATA_DEFAULT                   0x00000000

/***************************************************************************
 *GLB_PWRUP - RFMPHY Global Powerup Register
 ***************************************************************************/
/* RFM_SYSCLK :: GLB_PWRUP :: reserved0 [31:01] */
#define BCHP_RFM_SYSCLK_GLB_PWRUP_reserved0_MASK                   0xfffffffe
#define BCHP_RFM_SYSCLK_GLB_PWRUP_reserved0_SHIFT                  1

/* RFM_SYSCLK :: GLB_PWRUP :: PWRUP [00:00] */
#define BCHP_RFM_SYSCLK_GLB_PWRUP_PWRUP_MASK                       0x00000001
#define BCHP_RFM_SYSCLK_GLB_PWRUP_PWRUP_SHIFT                      0
#define BCHP_RFM_SYSCLK_GLB_PWRUP_PWRUP_DEFAULT                    0x00000000

/***************************************************************************
 *RESERVED1 - Reserved register
 ***************************************************************************/
/* RFM_SYSCLK :: RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_RFM_SYSCLK_RESERVED1_reserved_for_eco0_MASK           0xffffffff
#define BCHP_RFM_SYSCLK_RESERVED1_reserved_for_eco0_SHIFT          0
#define BCHP_RFM_SYSCLK_RESERVED1_reserved_for_eco0_DEFAULT        0x00000000

#endif /* #ifndef BCHP_RFM_SYSCLK_H__ */

/* End of File */
