#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002942bdb9800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002942bdb9990 .scope module, "control_unit_tb" "control_unit_tb" 3 3;
 .timescale -9 -12;
v000002942bdb3400_0 .net "alu_a_src", 0 0, v000002942be8bba0_0;  1 drivers
v000002942bdb34a0_0 .net "alu_b_src", 0 0, v000002942be8bc40_0;  1 drivers
v000002942bdb3540_0 .net "alu_op", 3 0, v000002942bd82900_0;  1 drivers
v000002942bdb35e0_0 .net "br_op", 4 0, v000002942bd829a0_0;  1 drivers
v000002942bdb40d0_0 .net "dm_ctrl", 2 0, v000002942bd82a40_0;  1 drivers
v000002942bdb3950_0 .net "dm_write", 0 0, v000002942bd82ae0_0;  1 drivers
v000002942bdb4490_0 .var "funct3", 2 0;
v000002942bdb4170_0 .var "funct7", 6 0;
v000002942bdb4210_0 .net "imm_src", 2 0, v000002942bdb3180_0;  1 drivers
v000002942bdb3c70_0 .var "opcode", 6 0;
v000002942bdb4530_0 .net "ru_data_src", 1 0, v000002942bdb32c0_0;  1 drivers
v000002942bdb4030_0 .net "ru_write", 0 0, v000002942bdb3360_0;  1 drivers
S_000002942bd82770 .scope module, "dut" "control_unit" 3 18, 4 1 0, S_000002942bdb9990;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "ru_write";
    .port_info 4 /OUTPUT 4 "alu_op";
    .port_info 5 /OUTPUT 3 "imm_src";
    .port_info 6 /OUTPUT 1 "alu_a_src";
    .port_info 7 /OUTPUT 1 "alu_b_src";
    .port_info 8 /OUTPUT 1 "dm_write";
    .port_info 9 /OUTPUT 3 "dm_ctrl";
    .port_info 10 /OUTPUT 5 "br_op";
    .port_info 11 /OUTPUT 2 "ru_data_src";
v000002942be8bba0_0 .var "alu_a_src", 0 0;
v000002942be8bc40_0 .var "alu_b_src", 0 0;
v000002942bd82900_0 .var "alu_op", 3 0;
v000002942bd829a0_0 .var "br_op", 4 0;
v000002942bd82a40_0 .var "dm_ctrl", 2 0;
v000002942bd82ae0_0 .var "dm_write", 0 0;
v000002942bd82b80_0 .net "funct3", 2 0, v000002942bdb4490_0;  1 drivers
v000002942bdb30e0_0 .net "funct7", 6 0, v000002942bdb4170_0;  1 drivers
v000002942bdb3180_0 .var "imm_src", 2 0;
v000002942bdb3220_0 .net "opcode", 6 0, v000002942bdb3c70_0;  1 drivers
v000002942bdb32c0_0 .var "ru_data_src", 1 0;
v000002942bdb3360_0 .var "ru_write", 0 0;
E_000002942bda49a0 .event anyedge, v000002942bdb3220_0, v000002942bdb30e0_0, v000002942bd82b80_0;
    .scope S_000002942bd82770;
T_0 ;
    %wait E_000002942bda49a0;
    %load/vec4 v000002942bdb3220_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002942bdb3360_0, 0, 1;
    %load/vec4 v000002942bdb30e0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000002942bd82b80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002942bd82900_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002942bdb3180_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942be8bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942be8bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942bd82ae0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000002942bd82a40_0, 0, 3;
    %pushi/vec4 7, 7, 5;
    %store/vec4 v000002942bd829a0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002942bdb32c0_0, 0, 2;
    %jmp T_0.1;
T_0.1 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002942bdb9990;
T_1 ;
    %vpi_call/w 3 34 "$dumpfile", "control_unit_tb.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002942bdb9990 {0 0 0};
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000002942bdb3c70_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002942bdb4490_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002942bdb4170_0, 0, 7;
    %delay 10000, 0;
    %vpi_call/w 3 75 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "control_unit_tb.sv";
    "control_unit.sv";
