#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Sun May 05 18:51:55 2013
# Process ID: 7960
# Log file: D:/work/serio-pj/hw/camera/ise/camera/planAhead_run_1/planAhead.log
# Journal file: D:/work/serio-pj/hw/camera/ise/camera/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/work/serio-pj/hw/camera/ise/camera/pa.fromNetlist.tcl
# create_project -name camera -dir "D:/work/serio-pj/hw/camera/ise/camera/planAhead_run_2" -part xc3s200ft256-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/work/serio-pj/hw/camera/ise/camera/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/work/serio-pj/hw/camera/ise/camera} }
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/work/serio-pj/hw/camera/ise/camera/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200ft256-4
Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   rsio_01a/i_TxClk/Maddsub_w_accumulatedError_share0000_lut<6 : 1> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sccb_bridge/Mcount_r_divcount_lut<6 : 2>
   on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus sccb_bridge/r_maddr<13 : 0> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sccb_bridge/r_sccb_next<7 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus sccb_bridge/r_sccb_next_mux0000<8 : 1>
   on block top is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 89588 kilobytes

Parsing EDIF File [./planAhead_run_2/camera.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/camera.data/cache/top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' defined in file 'top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Application/XILINX/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [D:/work/serio-pj/hw/camera/ise/camera/top.ucf]
Finished Parsing UCF File [D:/work/serio-pj/hw/camera/ise/camera/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1bea1aa6
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 579.816 ; gain = 150.547
startgroup
set_property package_pin A3 [get_ports xipCAM_HREF]
endgroup
startgroup
set_property package_pin A13 [get_ports xipCAM_VSYNC]
endgroup
startgroup
set_property package_pin B11 [get_ports xipCAM_HREF]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/work/serio-pj/hw/camera/ise/camera\planAhead_pid7960.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun May 05 18:52:56 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
