
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032627                       # Number of seconds simulated
sim_ticks                                 32626920672                       # Number of ticks simulated
final_tick                               604129843791                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114765                       # Simulator instruction rate (inst/s)
host_op_rate                                   147922                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1084886                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907632                       # Number of bytes of host memory used
host_seconds                                 30074.07                       # Real time elapsed on the host
sim_insts                                  3451444345                       # Number of instructions simulated
sim_ops                                    4448624814                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1748096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1768448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1952768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5474304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1188096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1188096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13657                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13816                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15256                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42768                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9282                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9282                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53578332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54202112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     59851434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167784881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58847                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43155                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51001                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36414592                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36414592                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36414592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53578332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43155                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54202112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     59851434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204199473                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78242017                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28432442                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24860476                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800702                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14173460                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677044                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043521                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56641                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33517210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158173586                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28432442                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15720565                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32565496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844975                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3846539                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16522496                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76963283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44397787     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615441      2.10%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2960086      3.85%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2760078      3.59%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4560201      5.93%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4743700      6.16%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126798      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848235      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950957     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76963283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363391                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.021594                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34573633                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3717749                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31517616                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125446                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028829                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3096163                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5207                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176977298                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028829                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36028639                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1292887                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       423230                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30174930                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2014759                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172303562                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688327                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       814069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228747918                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784274359                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784274359                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79851746                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20358                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5393594                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26501946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95701                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1782061                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163093992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137685745                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182417                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48926386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134233475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76963283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788980                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26614847     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14417852     18.73%     53.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12444759     16.17%     69.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7677852      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8048471     10.46%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4730625      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088248      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556710      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383919      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76963283                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541984     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174797     21.36%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101367     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107991478     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085761      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23694102     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4904483      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137685745                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.759742                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818148                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005942                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353335338                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212040646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133187372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138503893                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338597                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7571875                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          792                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409617                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028829                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         703086                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58977                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163113854                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26501946                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762972                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          409                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020726                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135109132                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22775275                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576613                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27558505                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417778                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4783230                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.726810                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133336694                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133187372                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81833181                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199723652                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.702249                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409732                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49502890                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805458                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69934454                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624544                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32124410     45.94%     45.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847938     21.23%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8310052     11.88%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816434      4.03%     83.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2691525      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1116817      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2999398      4.29%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875372      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4152508      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69934454                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4152508                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228896421                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333263658                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1278734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782420                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782420                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.278086                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.278086                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624979331                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174560871                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182415642                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78242017                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28381454                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23282202                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1845588                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12119540                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11089743                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2890522                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79631                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29346083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156000755                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28381454                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13980265                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33520180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9895569                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6108416                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14356860                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       739176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76994855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.333803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43474675     56.46%     56.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3338601      4.34%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2924810      3.80%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3150259      4.09%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2779205      3.61%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1438532      1.87%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          942114      1.22%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2492061      3.24%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16454598     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76994855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362739                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.993823                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30862908                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5728781                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31892808                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       496183                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8014169                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4647108                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5984                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185000820                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47233                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8014169                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32394935                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2520455                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       751450                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30829291                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2484550                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     178720537                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12638                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1546054                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       688096                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          187                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248107977                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    833487440                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    833487440                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154111726                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        93996186                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30957                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16294                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6620235                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17655836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9218697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222174                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2978357                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168498523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        30939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135450089                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       258299                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55827826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    170599235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1611                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76994855                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759210                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908845                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27318715     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16320970     21.20%     56.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10995671     14.28%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7006056      9.10%     80.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6904524      8.97%     89.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4069157      5.28%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3100883      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       680602      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       598277      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76994855                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         992195     69.77%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            35      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186582     13.12%     82.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       243315     17.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111348980     82.21%     82.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1847192      1.36%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14663      0.01%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14482012     10.69%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7757242      5.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135450089                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731168                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1422127                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010499                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349575453                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224358239                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131657665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136872216                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       239575                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6420225                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          977                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2092226                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          543                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8014169                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1817964                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       150437                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168529467                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       287037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17655836                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9218697                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16275                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        109451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          977                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1131226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1031609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2162835                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133094377                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13613801                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2355706                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21152301                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18860857                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7538500                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701060                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131793259                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131657665                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85869623                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239694199                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682698                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358247                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91655144                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112191700                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56340732                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1868790                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68980686                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626422                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171719                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27469852     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18728939     27.15%     66.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7667492     11.12%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3934940      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3374242      4.89%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1674817      2.43%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1830746      2.65%     93.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       929836      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3369822      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68980686                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91655144                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112191700                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18362079                       # Number of memory references committed
system.switch_cpus1.commit.loads             11235608                       # Number of loads committed
system.switch_cpus1.commit.membars              14664                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16100612                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100939469                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2208558                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3369822                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234143296                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          345086556                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1247162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91655144                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112191700                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91655144                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853657                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853657                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.171431                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.171431                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601101961                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180502115                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173612714                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29328                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78242017                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28201851                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22919083                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1925251                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11775588                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10997510                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2975092                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        81371                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28292479                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156375737                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28201851                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13972602                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34392690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10333502                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5757842                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13858694                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       829461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     76808562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.515326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42415872     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3025547      3.94%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2438112      3.17%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5937716      7.73%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1601771      2.09%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2069473      2.69%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1498390      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          834611      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16987070     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     76808562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360444                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998616                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29601614                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5585530                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33069366                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       224631                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8327416                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4818729                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        38402                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186947583                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        74539                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8327416                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        31772561                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1244423                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1141408                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31071628                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3251121                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     180328636                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29428                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1347574                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1009999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1337                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    252521320                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    841783559                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    841783559                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154759252                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        97761976                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36734                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20602                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8915286                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16810506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8550947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       132986                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2680592                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170537561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135470966                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       261988                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58932645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179941338                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5354                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     76808562                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.763748                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887573                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26615202     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16577708     21.58%     56.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10800962     14.06%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8024778     10.45%     80.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6915916      9.00%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3573678      4.65%     94.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3071350      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       574898      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       654070      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     76808562                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         793334     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        161519     14.47%     85.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161603     14.47%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112878016     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1927731      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14988      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13444006      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7206225      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135470966                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.731435                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1116462                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008241                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349128936                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229506104                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132017579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136587428                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       508633                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6626474                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2652                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2182190                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8327416                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         501968                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        73622                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170572892                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       375167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16810506                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8550947                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20342                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          571                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1150070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1082272                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2232342                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133313616                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12610805                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2157342                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19625888                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18807561                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7015083                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.703862                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132105616                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132017579                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86025587                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242886961                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.687298                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354180                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90661009                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    111338691                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59234810                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1929479                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68481146                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140649                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26571220     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19002914     27.75%     66.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7735141     11.30%     77.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4344324      6.34%     84.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3549497      5.18%     89.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1437396      2.10%     91.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1709089      2.50%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       859499      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3272066      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68481146                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90661009                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     111338691                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16552783                       # Number of memory references committed
system.switch_cpus2.commit.loads             10184026                       # Number of loads committed
system.switch_cpus2.commit.membars              14988                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15997036                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100319993                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2266404                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3272066                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           235782581                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349479759                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1433455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90661009                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            111338691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90661009                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.863017                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.863017                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.158725                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.158725                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       599716367                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182487425                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172504151                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29976                       # number of misc regfile writes
system.l2.replacements                          42769                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1380474                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75537                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.275468                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           468.803036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.156035                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5496.386169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.379430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5774.341844                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.242940                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4951.702651                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5228.581901                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6153.089766                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4672.316228                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.167736                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.176219                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.151114                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.159564                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.187777                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.142588                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35887                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        73799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        50606                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  160292                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43413                       # number of Writeback hits
system.l2.Writeback_hits::total                 43413                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35887                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        73799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        50606                       # number of demand (read+write) hits
system.l2.demand_hits::total                   160292                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35887                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        73799                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        50606                       # number of overall hits
system.l2.overall_hits::total                  160292                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13657                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13816                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15256                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42768                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13657                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13816                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15256                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42768                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13657                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13816                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15256                       # number of overall misses
system.l2.overall_misses::total                 42768                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       828603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    841900820                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       661317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    854460286                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       745745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    899766012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2598362783                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       828603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    841900820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       661317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    854460286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       745745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    899766012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2598362783                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       828603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    841900820                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       661317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    854460286                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       745745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    899766012                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2598362783                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        87615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        65862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              203060                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43413                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43413                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49544                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        87615                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        65862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               203060                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49544                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        87615                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        65862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              203060                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.275654                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.157690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.231636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.210618                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.275654                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.157690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.231636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210618                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.275654                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.157690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.231636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210618                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55240.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61646.102365                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 60119.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 61845.706862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        57365                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 58977.845569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60754.834993                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55240.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61646.102365                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 60119.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 61845.706862                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        57365                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 58977.845569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60754.834993                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55240.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61646.102365                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 60119.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 61845.706862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        57365                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 58977.845569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60754.834993                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9282                       # number of writebacks
system.l2.writebacks::total                      9282                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13816                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42768                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42768                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42768                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       743978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    762740980                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       599074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    774969863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       671663                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    811509514                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2351235072                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       743978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    762740980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       599074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    774969863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       671663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    811509514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2351235072                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       743978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    762740980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       599074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    774969863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       671663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    811509514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2351235072                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.275654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.157690                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.231636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.210618                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.275654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.157690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.231636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210618                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.275654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.157690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.231636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210618                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49598.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55849.819140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54461.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56092.202012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51666.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53192.810304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54976.502806                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49598.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55849.819140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 54461.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 56092.202012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 51666.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 53192.810304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54976.502806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49598.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55849.819140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 54461.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 56092.202012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 51666.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 53192.810304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54976.502806                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991761                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016554591                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875561.976015                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991761                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16522477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16522477                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16522477                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16522477                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16522477                       # number of overall hits
system.cpu0.icache.overall_hits::total       16522477                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1023654                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1023654                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1023654                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1023654                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1023654                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1023654                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16522496                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16522496                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16522496                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16522496                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16522496                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16522496                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53876.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53876.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53876.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53876.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53876.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53876.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       845890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       845890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       845890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       845890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       845890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       845890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56392.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56392.666667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56392.666667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56392.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56392.666667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56392.666667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49544                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246458264                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49800                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4948.961124                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.301839                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.698161                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825398                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174602                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675496                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675496                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008988                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008988                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008988                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008988                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157654                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157654                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157654                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157654                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157654                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157654                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7053305314                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7053305314                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7053305314                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7053305314                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7053305314                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7053305314                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20833150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20833150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25166642                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25166642                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25166642                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25166642                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007567                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007567                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006264                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006264                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006264                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006264                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44739.145940                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44739.145940                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44739.145940                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44739.145940                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44739.145940                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44739.145940                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10181                       # number of writebacks
system.cpu0.dcache.writebacks::total            10181                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108110                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108110                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108110                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108110                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49544                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49544                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49544                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49544                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1156944119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1156944119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1156944119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1156944119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1156944119                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1156944119                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23351.851264                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23351.851264                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23351.851264                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23351.851264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23351.851264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23351.851264                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997108                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096526898                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990066.965517                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997108                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017624                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14356847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14356847                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14356847                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14356847                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14356847                       # number of overall hits
system.cpu1.icache.overall_hits::total       14356847                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       842543                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       842543                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       842543                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       842543                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       842543                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       842543                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14356860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14356860                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14356860                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14356860                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14356860                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14356860                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        64811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        64811                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        64811                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        64811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        64811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        64811                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       677111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       677111                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       677111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       677111                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       677111                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       677111                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61555.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61555.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61555.545455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61555.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61555.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61555.545455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 87615                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               203460710                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 87871                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2315.447759                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.391913                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.608087                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915593                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084407                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10718959                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10718959                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7097008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7097008                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15573                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15573                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14664                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17815967                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17815967                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17815967                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17815967                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       327080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       327080                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       327110                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        327110                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       327110                       # number of overall misses
system.cpu1.dcache.overall_misses::total       327110                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9791525024                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9791525024                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1244636                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1244636                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9792769660                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9792769660                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9792769660                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9792769660                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11046039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11046039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7097038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7097038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18143077                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18143077                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18143077                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18143077                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029611                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018029                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018029                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018029                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018029                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29936.177767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29936.177767                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41487.866667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41487.866667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29937.237198                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29937.237198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29937.237198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29937.237198                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15809                       # number of writebacks
system.cpu1.dcache.writebacks::total            15809                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       239465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       239465                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           30                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       239495                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       239495                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       239495                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       239495                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        87615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        87615                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        87615                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        87615                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        87615                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        87615                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1568599191                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1568599191                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1568599191                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1568599191                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1568599191                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1568599191                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004829                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004829                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004829                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004829                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17903.317822                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17903.317822                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17903.317822                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17903.317822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17903.317822                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17903.317822                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996883                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100832090                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219419.536290                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996883                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13858676                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13858676                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13858676                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13858676                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13858676                       # number of overall hits
system.cpu2.icache.overall_hits::total       13858676                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1064584                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1064584                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1064584                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1064584                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1064584                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1064584                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13858694                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13858694                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13858694                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13858694                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13858694                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13858694                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 59143.555556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59143.555556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 59143.555556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59143.555556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 59143.555556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59143.555556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       774075                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       774075                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       774075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       774075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       774075                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       774075                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59544.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59544.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 59544.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59544.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 59544.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59544.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 65862                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               192153078                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 66118                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2906.214314                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.107836                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.892164                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.898859                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.101141                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9578681                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9578681                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6338781                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6338781                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19944                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19944                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14988                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14988                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15917462                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15917462                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15917462                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15917462                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       139617                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       139617                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       139617                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        139617                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       139617                       # number of overall misses
system.cpu2.dcache.overall_misses::total       139617                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4681496585                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4681496585                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4681496585                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4681496585                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4681496585                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4681496585                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9718298                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9718298                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6338781                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6338781                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14988                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14988                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16057079                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16057079                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16057079                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16057079                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014366                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014366                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008695                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008695                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008695                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008695                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33530.992537                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33530.992537                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33530.992537                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33530.992537                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33530.992537                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33530.992537                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17423                       # number of writebacks
system.cpu2.dcache.writebacks::total            17423                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        73755                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        73755                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        73755                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        73755                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        73755                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        73755                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        65862                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65862                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        65862                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        65862                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        65862                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        65862                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1370712307                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1370712307                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1370712307                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1370712307                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1370712307                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1370712307                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20811.884045                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20811.884045                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20811.884045                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20811.884045                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20811.884045                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20811.884045                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
