Coverage Report by instance with details

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_uart_wrapper/uart_inst
=== Design Unit: work.uart
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        17         1    94.44%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_uart_wrapper/uart_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/uart.sv
------------------------------------IF Branch------------------------------------
    29                                   1959044     Count coming in to IF
    29              1                          2     
    36              1                    1959042     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    54                                   1959044     Count coming in to CASE
    55              1                        476     
    60              1                     103095     
    69              1                    1647624     
    78              1                       1896     
    85              1                     205953     
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    56                                       476     Count coming in to IF
    56              1                        238     
                                             238     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                    103095     Count coming in to IF
    63              1                        237     
                                          102858     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                   1647624     Count coming in to IF
    72              1                       1896     
                                         1645728     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                      1896     Count coming in to IF
    82              1                        237     
    82              2                       1659     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    88                                    205953     Count coming in to IF
    88              1                        237     
                                          205716     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_uart_wrapper/uart_inst --

  File ../SystemVerilog/Design/uart.sv
----------------Focused Condition View-------------------
Line       63 Item    1  (uart_counter_reg == (868 / 2))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       72 Item    1  (uart_counter_reg == 868)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       82 Item    1  (data_bit_count_reg == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       88 Item    1  (uart_counter_reg == 868)
Condition totals: 1 of 1 input term covered = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  9         6         3    66.66%

================================FSM Details================================

FSM Coverage for instance /cpu_tb_top/dut/inst_uart_wrapper/uart_inst --

FSM_ID: uart_state
    Current State Object : uart_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  55             standby                   0
  60 wait_half_start_bit                   1
  69  wait_full_data_bit                   2
  78    capture_data_bit                   3
  85  wait_full_last_bit                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                 standby                 476          
     wait_half_start_bit              103095          
      wait_full_data_bit             1647624          
        capture_data_bit                1896          
      wait_full_last_bit              205953          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  57                   0                 237          standby -> wait_half_start_bit          
  65                   1                 237          wait_half_start_bit -> wait_full_data_bit          
  74                   3                1896          wait_full_data_bit -> capture_data_bit          
  82                   5                1659          capture_data_bit -> wait_full_data_bit          
  82                   6                 237          capture_data_bit -> wait_full_last_bit          
  89                   8                 237          wait_full_last_bit -> standby          
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  30                   2          wait_half_start_bit -> standby
  30                   4          wait_full_data_bit -> standby
  30                   7          capture_data_bit -> standby


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              9         6         3    66.66%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        32         0   100.00%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_uart_wrapper/uart_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/uart.sv
    27              1                    1959044     
    30              1                          2     
    31              1                          2     
    32              1                          2     
    33              1                          2     
    34              1                          2     
    37              1                    1959042     
    38              1                    1959042     
    39              1                    1959042     
    40              1                    1959042     
    41              1                    1959042     
    46              1                    1959044     
    48              1                    1959044     
    49              1                    1959044     
    50              1                    1959044     
    51              1                    1959044     
    52              1                    1959044     
    57              1                        238     
    62              1                     103095     
    64              1                        237     
    65              1                        237     
    71              1                    1647624     
    73              1                       1896     
    74              1                       1896     
    80              1                       1896     
    81              1                       1896     
    82              1                       1896     
    87              1                     205953     
    89              1                        237     
    90              1                        237     
    91              1                        237     
    92              1                        237     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_uart_wrapper
=== Design Unit: work.uart_wrapper
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        20         0   100.00%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_uart_wrapper

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/uart_wrapper.sv
------------------------------------IF Branch------------------------------------
    32                                      2664     Count coming in to IF
    32              1                          3     
    42              1                       2661     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                       714     Count coming in to IF
    61              1                        709     
    81              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                       709     Count coming in to IF
    62              1                        236     
                                             473     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                       709     Count coming in to IF
    67              1                        236     
                                             473     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    68                                       236     Count coming in to IF
    68              1                        235     
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                       236     Count coming in to IF
    72              1                         59     
                                             177     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                       709     Count coming in to IF
    77              1                          2     
                                             707     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                         5     Count coming in to IF
    82              1                          1     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    89                                       238     Count coming in to IF
    89              1                          2     
    92              1                        236     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    100                                     2125     Count coming in to IF
    100             1                        237     
                                            1888     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         2         1    66.66%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_uart_wrapper --

  File ../SystemVerilog/Design/uart_wrapper.sv
----------------Focused Condition View-------------------
Line       72 Item    1  (byte_counter == 3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       77 Item    1  ((data_out[15:0] == 4369) || (data_out[31:16] == 4369))
Condition totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
   (data_out[15:0] == 4369)         Y
  (data_out[31:16] == 4369)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (data_out[15:0] == 4369)_0   ~(data_out[31:16] == 4369)    
  Row   2:          1  (data_out[15:0] == 4369)_1   -                             
  Row   3:          1  (data_out[31:16] == 4369)_0  ~(data_out[15:0] == 4369)     
  Row   4:    ***0***  (data_out[31:16] == 4369)_1  ~(data_out[15:0] == 4369)     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      35        35         0   100.00%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_uart_wrapper --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/uart_wrapper.sv
    31              1                       2664     
    33              1                          3     
    34              1                          3     
    35              1                          3     
    36              1                          3     
    37              1                          3     
    38              1                          3     
    39              1                          3     
    40              1                          3     
    43              1                       2661     
    44              1                       2661     
    45              1                       2661     
    46              1                       2661     
    47              1                       2661     
    48              1                       2661     
    49              1                       2661     
    50              1                       2661     
    54              1                        714     
    55              1                        714     
    56              1                        714     
    57              1                        714     
    58              1                        714     
    59              1                        714     
    63              1                        236     
    64              1                        236     
    69              1                        235     
    73              1                         59     
    78              1                          2     
    83              1                          1     
    88              1                        238     
    90              1                          2     
    93              1                        236     
    97              1                       2125     
    98              1                       2125     
    101             1                        237     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_fetch_stage/decompressor
=== Design Unit: work.instr_decompressor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        46         5        41    10.86%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_fetch_stage/decompressor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/instr_decompressor.sv
------------------------------------IF Branch------------------------------------
    27                                        53     Count coming in to IF
    27              1                          2     
                                              51     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    28                                         2     Count coming in to CASE
    29              1                          1     
    56              1                    ***0***     
    220             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    30                                         1     Count coming in to CASE
    32              1                    ***0***     
    41              1                    ***0***     
    50              1                          1     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***     
    65              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    66                                   ***0***     Count coming in to CASE
    68              1                    ***0***     
    78              1                    ***0***     
    89              1                    ***0***     
    99              1                    ***0***     
    110             1                    ***0***     
    179             1                    ***0***     
    190             1                    ***0***     
    202             1                    ***0***     
    214             1                    ***0***     
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    100                                  ***0***     Count coming in to IF
    100             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    111                                  ***0***     Count coming in to CASE
    113             1                    ***0***     
    123             1                    ***0***     
    133             1                    ***0***     
    143             1                    ***0***     
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    149                                  ***0***     Count coming in to CASE
    151             1                    ***0***     
    157             1                    ***0***     
    163             1                    ***0***     
    169             1                    ***0***     
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    221                                  ***0***     Count coming in to CASE
    223             1                    ***0***     
    232             1                    ***0***     
    294             1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    233                                  ***0***     Count coming in to CASE
    234             1                    ***0***     
    259             1                    ***0***     
    288             1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    235                                  ***0***     Count coming in to IF
    235             1                    ***0***     
    248             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    238                                  ***0***     Count coming in to IF
    238             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    260                                  ***0***     Count coming in to IF
    260             1                    ***0***     
    273             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    263                                  ***0***     Count coming in to IF
    263             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    275                                  ***0***     Count coming in to IF
    275             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         0         9     0.00%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_fetch_stage/decompressor --

  File ../SystemVerilog/Design/instr_decompressor.sv
----------------Focused Condition View-------------------
Line       57 Item    1  (c_instr == 4369)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (c_instr == 4369)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (c_instr == 4369)_0   -                             
  Row   2:    ***0***  (c_instr == 4369)_1   -                             

----------------Focused Condition View-------------------
Line       100 Item    1  ((current_instr[11:7] != 2) && (current_instr[11:7] != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (current_instr[11:7] != 2)         N  No hits                  Hit '_0' and '_1'
  (current_instr[11:7] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (current_instr[11:7] != 2)_0  -                             
  Row   2:    ***0***  (current_instr[11:7] != 2)_1  (current_instr[11:7] != 0)    
  Row   3:    ***0***  (current_instr[11:7] != 0)_0  (current_instr[11:7] != 2)    
  Row   4:    ***0***  (current_instr[11:7] != 0)_1  (current_instr[11:7] != 2)    

----------------Focused Condition View-------------------
Line       235 Item    1  (current_instr[6:2] == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (current_instr[6:2] == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  (current_instr[6:2] == 0)_0  -                             
  Row   2:    ***0***  (current_instr[6:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       238 Item    1  (current_instr[11:7] != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (current_instr[11:7] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (current_instr[11:7] != 0)_0  -                             
  Row   2:    ***0***  (current_instr[11:7] != 0)_1  -                             

----------------Focused Condition View-------------------
Line       260 Item    1  (current_instr[6:2] == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (current_instr[6:2] == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  (current_instr[6:2] == 0)_0  -                             
  Row   2:    ***0***  (current_instr[6:2] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       263 Item    1  (current_instr[11:7] != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (current_instr[11:7] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (current_instr[11:7] != 0)_0  -                             
  Row   2:    ***0***  (current_instr[11:7] != 0)_1  -                             

----------------Focused Condition View-------------------
Line       275 Item    1  ((current_instr[11:7] != 0) && (current_instr[6:2] != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (current_instr[11:7] != 0)         N  No hits                  Hit '_0' and '_1'
   (current_instr[6:2] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (current_instr[11:7] != 0)_0  -                             
  Row   2:    ***0***  (current_instr[11:7] != 0)_1  (current_instr[6:2] != 0)     
  Row   3:    ***0***  (current_instr[6:2] != 0)_0   (current_instr[11:7] != 0)    
  Row   4:    ***0***  (current_instr[6:2] != 0)_1   (current_instr[11:7] != 0)    


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     134        10       124     7.46%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_fetch_stage/decompressor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/instr_decompressor.sv
    18              1                         53     
    19              1                         53     
    20              1                         53     
    21              1                         53     
    22              1                         53     
    23              1                         53     
    24              1                         53     
    25              1                         53     
    33              1                    ***0***     
    34              1                    ***0***     
    35              1                    ***0***     
    36              1                    ***0***     
    37              1                    ***0***     
    42              1                    ***0***     
    43              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
    46              1                    ***0***     
    51              1                          1     
    58              1                    ***0***     
    59              1                    ***0***     
    60              1                    ***0***     
    61              1                    ***0***     
    62              1                    ***0***     
    63              1                    ***0***     
    69              1                    ***0***     
    70              1                    ***0***     
    71              1                    ***0***     
    72              1                    ***0***     
    73              1                    ***0***     
    74              1                    ***0***     
    79              1                    ***0***     
    80              1                    ***0***     
    82              1                    ***0***     
    83              1                    ***0***     
    84              1                    ***0***     
    85              1                    ***0***     
    90              1                    ***0***     
    91              1                    ***0***     
    92              1                    ***0***     
    93              1                    ***0***     
    94              1                    ***0***     
    95              1                    ***0***     
    102             1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    111             1                    ***0***     
    114             1                    ***0***     
    115             1                    ***0***     
    116             1                    ***0***     
    117             1                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    124             1                    ***0***     
    125             1                    ***0***     
    126             1                    ***0***     
    127             1                    ***0***     
    128             1                    ***0***     
    129             1                    ***0***     
    134             1                    ***0***     
    135             1                    ***0***     
    136             1                    ***0***     
    137             1                    ***0***     
    138             1                    ***0***     
    139             1                    ***0***     
    144             1                    ***0***     
    145             1                    ***0***     
    146             1                    ***0***     
    147             1                    ***0***     
    149             1                    ***0***     
    152             1                    ***0***     
    153             1                    ***0***     
    158             1                    ***0***     
    159             1                    ***0***     
    164             1                    ***0***     
    165             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    191             1                    ***0***     
    192             1                    ***0***     
    193             1                    ***0***     
    194             1                    ***0***     
    195             1                    ***0***     
    196             1                    ***0***     
    197             1                    ***0***     
    198             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
    205             1                    ***0***     
    206             1                    ***0***     
    207             1                    ***0***     
    208             1                    ***0***     
    209             1                    ***0***     
    210             1                    ***0***     
    214             1                    ***0***     
    224             1                    ***0***     
    225             1                    ***0***     
    226             1                    ***0***     
    227             1                    ***0***     
    228             1                    ***0***     
    229             1                    ***0***     
    240             1                    ***0***     
    241             1                    ***0***     
    242             1                    ***0***     
    243             1                    ***0***     
    244             1                    ***0***     
    245             1                    ***0***     
    250             1                    ***0***     
    251             1                    ***0***     
    252             1                    ***0***     
    253             1                    ***0***     
    254             1                    ***0***     
    255             1                    ***0***     
    265             1                    ***0***     
    266             1                    ***0***     
    267             1                    ***0***     
    268             1                    ***0***     
    269             1                    ***0***     
    270             1                    ***0***     
    277             1                    ***0***     
    278             1                    ***0***     
    279             1                    ***0***     
    280             1                    ***0***     
    281             1                    ***0***     
    282             1                    ***0***     
    289             1                    ***0***     
    295             1                    ***0***     
    303             1                          2     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_fetch_stage
=== Design Unit: work.fetch_stage
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        77        52        25    67.53%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_fetch_stage

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/fetch_stage.sv
------------------------------------IF Branch------------------------------------
    60                                        51     Count coming in to IF
    60              1                          2     
    84              1                         49     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    114                                      134     Count coming in to CASE
    115             1                        119     
    127             1                         15     
    144             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    116                                      119     Count coming in to IF
    116             1                          1     
    123             1                        118     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                        1     Count coming in to IF
    118             1                    ***0***     
    120             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    128                                       15     Count coming in to CASE
    129             1                         14     
    137             1                          1     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    131                                       14     Count coming in to IF
    131             1                    ***0***     
    133             1                         14     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    140                                       15     Count coming in to IF
    140             1                    ***0***     
                                              15     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145             1                    ***0***     
    147             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    150                                  ***0***     Count coming in to IF
    150             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    162                                      171     Count coming in to CASE
    163             1                        119     
    170             1                         52     
    195             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    171                                       52     Count coming in to CASE
    172             1                         50     
    188             1                          2     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    173                                       50     Count coming in to IF
    173             1                    ***0***     
    184             1                         50     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    178                                  ***0***     Count coming in to IF
    178             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    198                                  ***0***     Count coming in to IF
    198             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    207                                      171     Count coming in to IF
    207             1                          6     
                                             165     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    215                                      171     Count coming in to IF
    215             1                        118     
                                              53     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    227                                       56     Count coming in to IF
    227             1                          2     
    227             2                         54     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    229                                       57     Count coming in to CASE
    230             1                          9     
    231             1                          1     
    232             1                         47     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    235                                       57     Count coming in to IF
    235             1                         10     
    235             2                         47     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                       57     Count coming in to IF
    237             1                          9     
    242             1                          8     
    246             1                         40     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    244                                        8     Count coming in to IF
    244             1                    ***0***     
    244             2                          8     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    254                                       62     Count coming in to IF
    254             1                         13     
    256             1                         49     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    260                                       62     Count coming in to IF
    260             1                         12     
    262             1                         50     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    261                                       12     Count coming in to IF
    261             1                    ***0***     
    261             2                         12     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    269                                       62     Count coming in to IF
    269             1                         12     
    271             1                         50     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    287                                       94     Count coming in to IF
    287             1                          4     
    289             1                         90     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    290                                       90     Count coming in to CASE
    300             1                          3     
    301             1                          4     
    302             1                    ***0***     
    306             1                    ***0***     
    307             1                    ***0***     
    308             1                         12     
    309             1                          2     
    310             1                         16     
    311             1                         53     
Branch totals: 6 hits of 9 branches = 66.66%

------------------------------------IF Branch------------------------------------
    310                                       16     Count coming in to IF
    310             2                    ***0***     
    310             3                         16     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    320                                       45     Count coming in to IF
    320             1                    ***0***     
    320             2                         45     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    322                                       48     Count coming in to IF
    322             1                          2     
    322             2                         46     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    340                                       54     Count coming in to IF
    340             1                          2     
    340             2                         52     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15         7         8    46.66%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_fetch_stage --

  File ../SystemVerilog/Design/fetch_stage.sv
----------------Focused Condition View-------------------
Line       118 Item    1  ((program_mem_read_data[1:0] != 3) && (program_mem_read_data[17:16] == 3))
Condition totals: 0 of 2 input terms covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
    (program_mem_read_data[1:0] != 3)         N  '_1' not hit             Hit '_1'
  (program_mem_read_data[17:16] == 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (program_mem_read_data[1:0] != 3)_0    -                             
  Row   2:    ***0***  (program_mem_read_data[1:0] != 3)_1    (program_mem_read_data[17:16] == 3)
  Row   3:    ***0***  (program_mem_read_data[17:16] == 3)_0  (program_mem_read_data[1:0] != 3)
  Row   4:    ***0***  (program_mem_read_data[17:16] == 3)_1  (program_mem_read_data[1:0] != 3)

----------------Focused Condition View-------------------
Line       131 Item    1  ((program_mem_read_data[1:0] != 3) && (program_mem_read_data[17:16] == 3))
Condition totals: 0 of 2 input terms covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
    (program_mem_read_data[1:0] != 3)         N  '_1' not hit             Hit '_1'
  (program_mem_read_data[17:16] == 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (program_mem_read_data[1:0] != 3)_0    -                             
  Row   2:    ***0***  (program_mem_read_data[1:0] != 3)_1    (program_mem_read_data[17:16] == 3)
  Row   3:    ***0***  (program_mem_read_data[17:16] == 3)_0  (program_mem_read_data[1:0] != 3)
  Row   4:    ***0***  (program_mem_read_data[17:16] == 3)_1  (program_mem_read_data[1:0] != 3)

----------------Focused Condition View-------------------
Line       145 Item    1  (program_mem_read_data[17:16] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (program_mem_read_data[17:16] == 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (program_mem_read_data[17:16] == 3)_0  -                             
  Row   2:    ***0***  (program_mem_read_data[17:16] == 3)_1  -                             

----------------Focused Condition View-------------------
Line       173 Item    1  (program_mem_read_data[1:0] != 3)
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (program_mem_read_data[1:0] != 3)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (program_mem_read_data[1:0] != 3)_0  -                             
  Row   2:    ***0***  (program_mem_read_data[1:0] != 3)_1  -                             

----------------Focused Condition View-------------------
Line       178 Item    1  (program_mem_read_data[17:16] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (program_mem_read_data[17:16] == 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (program_mem_read_data[17:16] == 3)_0  -                             
  Row   2:    ***0***  (program_mem_read_data[17:16] == 3)_1  -                             

----------------Focused Condition View-------------------
Line       198 Item    1  (program_mem_read_data[17:16] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (program_mem_read_data[17:16] == 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (program_mem_read_data[17:16] == 3)_0  -                             
  Row   2:    ***0***  (program_mem_read_data[17:16] == 3)_1  -                             

----------------Focused Condition View-------------------
Line       235 Item    1  (instr_type != R_TYPE)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       237 Item    1  (instr_type == B_TYPE)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       242 Item    1  (offset_cnt > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       254 Item    1  ((instr_type == B_TYPE) || (instr_type == J_TYPE))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       260 Item    1  (instr_type == B_TYPE)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       269 Item    1  (instr_type == B_TYPE)
Condition totals: 1 of 1 input term covered = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      8         3         5    37.50%

================================Expression Details================================

Expression Coverage for instance /cpu_tb_top/dut/inst_fetch_stage --

  File ../SystemVerilog/Design/fetch_stage.sv
-----------Focused Expression View (Bimodal)------------
Line       107 Item    1  ((pc_src ^ prediction_buff) || jalr_flag)
Expression totals: 2 of 3 input terms covered = 66.66%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
             pc_src         Y
    prediction_buff         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
          jalr_flag         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                     

---------  ----------  ----------  --------------------  -------------------------                    
 Row   1:           1           0  pc_src_0              (pc_src ^ prediction_buff)=1 ? 1 : ~jalr_flag
 Row   2:           0           1  pc_src_1              (pc_src ^ prediction_buff)=1 ? 1 : ~jalr_flag
 Row   3:           1           1  prediction_buff_0     (pc_src ^ prediction_buff)=1 ? 1 : ~jalr_flag
 Row   4:           0           0  prediction_buff_1     (pc_src ^ prediction_buff)=1 ? 1 : ~jalr_flag
 Row   5:           1           0  jalr_flag_0           ~(pc_src ^ prediction_buff)                  
 Row   6:           0           1  jalr_flag_1           ~(pc_src ^ prediction_buff)                  

----------------Focused Expression View-----------------
Line       274 Item    1  (pc_src && ~prediction_buff)
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
           pc_src         Y
  prediction_buff         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  pc_src_0              -                             
  Row   2:          1  pc_src_1              ~prediction_buff              
  Row   3:          1  prediction_buff_0     pc_src                        
  Row   4:    ***0***  prediction_buff_1     pc_src                        

----------------Focused Expression View-----------------
Line       275 Item    1  (~pc_src && prediction_buff)
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
           pc_src         N  '_0' not hit             Hit '_0'
  prediction_buff         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  pc_src_0              prediction_buff               
  Row   2:          1  pc_src_1              -                             
  Row   3:          1  prediction_buff_0     ~pc_src                       
  Row   4:    ***0***  prediction_buff_1     ~pc_src                       

----------------Focused Expression View-----------------
Line       341 Item    1  (instr_type == B_TYPE)
Expression totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (instr_type == B_TYPE)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (instr_type == B_TYPE)_0  -                             
  Row   2:    ***0***  (instr_type == B_TYPE)_1  -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       3         2         1    66.66%
    FSM Transitions                  6         1         5    16.66%

================================FSM Details================================

FSM Coverage for instance /cpu_tb_top/dut/inst_fetch_stage --

FSM_ID: state
    Current State Object : state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 115                IDLE                   0
 127              DIRECT                   1
 144          USE_BUFFER                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                   3          
                  DIRECT                  48          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 121                   0                   1          IDLE -> DIRECT                
    Uncovered States :
    ------------------
                   State
                   -----
              USE_BUFFER
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 119                   1          IDLE -> USE_BUFFER  
 141                   2          DIRECT -> IDLE      
 132                   3          DIRECT -> USE_BUFFER
 151                   4          USE_BUFFER -> IDLE  
 148                   5          USE_BUFFER -> DIRECT


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         2         1    66.66%
        FSM Transitions              6         1         5    16.66%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     107        89        18    83.17%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_fetch_stage --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/fetch_stage.sv
    58              1                         51     
    63              1                          2     
    64              1                          2     
    65              1                          2     
    66              1                          2     
    67              1                          2     
    68              1                          2     
    71              1                          2     
    72              1                          2     
    75              1                          2     
    76              1                          2     
    78              1                          2     
    79              1                          2     
    80              1                          2     
    82              1                          2     
    85              1                         49     
    86              1                         49     
    87              1                         49     
    88              1                         49     
    89              1                         49     
    90              1                         49     
    92              1                         49     
    93              1                         49     
    95              1                         49     
    96              1                         49     
    98              1                         49     
    99              1                         49     
    100             1                         49     
    102             1                         49     
    106             1                         15     
    107             1                         15     
    108             1                         15     
    111             1                        134     
    112             1                        134     
    119             1                    ***0***     
    121             1                          1     
    124             1                        118     
    132             1                    ***0***     
    134             1                         14     
    137             1                          1     
    141             1                    ***0***     
    146             1                    ***0***     
    148             1                    ***0***     
    151             1                    ***0***     
    156             1                        171     
    157             1                        171     
    158             1                        171     
    159             1                        171     
    160             1                        171     
    164             1                        119     
    165             1                        119     
    166             1                        119     
    167             1                        119     
    175             1                    ***0***     
    176             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    185             1                         50     
    189             1                          2     
    190             1                          2     
    196             1                    ***0***     
    200             1                    ***0***     
    201             1                    ***0***     
    209             1                          6     
    216             1                        118     
    226             1                         57     
    227             1                         57     
    230             1                          9     
    231             1                          1     
    232             1                         47     
    235             1                         57     
    239             1                          9     
    240             1                          9     
    243             1                          8     
    244             1                          8     
    247             1                         40     
    248             1                         40     
    252             1                         62     
    255             1                         13     
    257             1                         49     
    261             1                         12     
    263             1                         50     
    270             1                         12     
    272             1                         50     
    274             1                         62     
    275             1                         62     
    278             1                         94     
    283             1                         94     
    288             1                          4     
    290             1                         90     
    300             1                          3     
    301             1                          4     
    303             1                    ***0***     
    304             1                    ***0***     
    306             1                    ***0***     
    307             1                    ***0***     
    308             1                         12     
    309             1                          2     
    310             1                         16     
    311             1                         53     
    320             1                         46     
    322             1                         49     
    323             1                         57     
    324             1                         27     
    325             1                         13     
    340             1                         55     
    341             1                    ***0***     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_mem
=== Design Unit: work.program_memory
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_mem

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/program_memory.sv
------------------------------------IF Branch------------------------------------
    235                                      119     Count coming in to IF
    235             1                         59     
                                              60     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_mem --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/program_memory.sv
    17              1                        164     
    234             1                        119     
    236             1                         59     
    240             1                        221     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_decode_stage/rf_inst
=== Design Unit: work.register_file
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11        11         0   100.00%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_decode_stage/rf_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/register_file.sv
------------------------------------IF Branch------------------------------------
    23                                        41     Count coming in to IF
    23              1                          1     
    26              1                         26     
                                              14     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                        44     Count coming in to IF
    32              1                         21     
    33              1                         23     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                        24     Count coming in to IF
    33              2                          2     
    34              1                         22     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                        44     Count coming in to IF
    35              1                         10     
    36              1                         34     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                        35     Count coming in to IF
    36              2                          4     
    37              1                         31     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         8         0   100.00%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_decode_stage/rf_inst --

  File ../SystemVerilog/Design/register_file.sv
----------------Focused Condition View-------------------
Line       26 Item    1  (write_en && (write_id != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       32 Item    1  (read1_id == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       33 Item    1  (write_en && (write_id == read1_id))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       35 Item    1  (read2_id == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       36 Item    1  (write_en && (write_id == read2_id))
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_decode_stage/rf_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/register_file.sv
    22              1                         41     
    24              1                          1     
    27              1                         26     
    32              1                         46     
    35              1                         46     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_decode_stage/inst_control
=== Design Unit: work.control
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        53        43        10    81.13%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_decode_stage/inst_control

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/control.sv
------------------------------------CASE Branch------------------------------------
    17                                        46     Count coming in to CASE
    19              1                         10     
    39              1                         13     
    59              1                          5     
    84              1                          1     
    91              1                          1     
    100             1                          3     
    115             1                          6     
    132             1                    ***0***     
    141             1                    ***0***     
    148             1                          7     
Branch totals: 8 hits of 10 branches = 80.00%

------------------------------------CASE Branch------------------------------------
    23                                        10     Count coming in to CASE
    24              1                          1     
    25              1                          1     
    26              1                          1     
    27              1                          1     
    28              1                          1     
    29              1                          1     
    30              1                          1     
    31              1                          1     
    32              1                          1     
    33              1                          1     
    34              1                    ***0***     
Branch totals: 10 hits of 11 branches = 90.90%

------------------------------------CASE Branch------------------------------------
    44                                        13     Count coming in to CASE
    45              1                          7     
    46              1                          1     
    47              1                    ***0***     
    48              1                    ***0***     
    49              1                          1     
    50              1                          1     
    51              1                          1     
    52              1                          1     
    53              1                          1     
    54              1                    ***0***     
Branch totals: 7 hits of 10 branches = 70.00%

------------------------------------CASE Branch------------------------------------
    67                                         5     Count coming in to CASE
    68              1                          1     
    69              1                          1     
    70              1                          1     
    71              1                          1     
    72              1                          1     
    73              1                    ***0***     
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------CASE Branch------------------------------------
    76                                         5     Count coming in to CASE
    77              1                          3     
    78              1                          2     
    79              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------CASE Branch------------------------------------
    106                                        3     Count coming in to CASE
    107             1                          1     
    108             1                          1     
    109             1                          1     
    110             1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------CASE Branch------------------------------------
    120                                        6     Count coming in to CASE
    121             1                          1     
    122             1                          1     
    123             1                          1     
    124             1                          1     
    125             1                          1     
    126             1                          1     
    127             1                    ***0***     
Branch totals: 6 hits of 7 branches = 85.71%

------------------------------------IF Branch------------------------------------
    149                                        7     Count coming in to IF
    149             1                          5     
    152             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_decode_stage/inst_control --

  File ../SystemVerilog/Design/control.sv
----------------Focused Condition View-------------------
Line       149 Item    1  ((instruction == 4369) || (instruction == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (instruction == 4369)         N  No hits                  Hit '_0' and '_1'
     (instruction == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (instruction == 4369)_0  ~(instruction == 0)           
  Row   2:    ***0***  (instruction == 4369)_1  -                             
  Row   3:    ***0***  (instruction == 0)_0     ~(instruction == 4369)        
  Row   4:          1  (instruction == 0)_1     ~(instruction == 4369)        


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      86        71        15    82.55%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_decode_stage/inst_control --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/control.sv
    12              1                         46     
    13              1                         46     
    14              1                         46     
    20              1                         10     
    21              1                         10     
    23              1                         10     
    24              1                          1     
    25              1                          1     
    26              1                          1     
    27              1                          1     
    28              1                          1     
    29              1                          1     
    30              1                          1     
    31              1                          1     
    32              1                          1     
    33              1                          1     
    34              1                    ***0***     
    40              1                         13     
    41              1                         13     
    42              1                         13     
    44              1                         13     
    45              1                          7     
    46              1                          1     
    47              1                    ***0***     
    48              1                    ***0***     
    49              1                          1     
    50              1                          1     
    51              1                          1     
    52              1                          1     
    53              1                          1     
    54              1                    ***0***     
    60              1                          5     
    61              1                          5     
    62              1                          5     
    63              1                          5     
    64              1                          5     
    65              1                          5     
    67              1                          5     
    68              1                          1     
    69              1                          1     
    70              1                          1     
    71              1                          1     
    72              1                          1     
    73              1                    ***0***     
    76              1                          5     
    77              1                          3     
    78              1                          2     
    79              1                    ***0***     
    85              1                          1     
    86              1                          1     
    87              1                          1     
    88              1                          1     
    92              1                          1     
    93              1                          1     
    94              1                          1     
    96              1                          1     
    101             1                          3     
    102             1                          3     
    103             1                          3     
    104             1                          3     
    106             1                          3     
    107             1                          1     
    108             1                          1     
    109             1                          1     
    110             1                    ***0***     
    116             1                          6     
    117             1                          6     
    118             1                          6     
    119             1                          6     
    120             1                          6     
    121             1                          1     
    122             1                          1     
    123             1                          1     
    124             1                          1     
    125             1                          1     
    126             1                          1     
    127             1                    ***0***     
    133             1                    ***0***     
    134             1                    ***0***     
    135             1                    ***0***     
    137             1                    ***0***     
    142             1                    ***0***     
    143             1                    ***0***     
    145             1                    ***0***     
    150             1                          5     
    153             1                          2     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_decode_stage
=== Design Unit: work.decode_stage
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         6         2    75.00%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_decode_stage

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/decode_stage.sv
------------------------------------IF Branch------------------------------------
    70                                        63     Count coming in to IF
    70              1                          5     
                                              58     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                         5     Count coming in to IF
    72              1                          4     
                                               1     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                        63     Count coming in to IF
    77              1                    ***0***     
                                              63     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    82                                        63     Count coming in to IF
    82              1                    ***0***     
                                              63     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      17         4        13    23.52%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_decode_stage --

  File ../SystemVerilog/Design/decode_stage.sv
----------------Focused Condition View-------------------
Line       70 Item    1  ((((((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == U_TYPE)) || (controls.encoding == J_TYPE)) && (reg_rd_id == 0)) || (reg_rd_id >= 32))
Condition totals: 3 of 6 input terms covered = 50.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (controls.encoding == R_TYPE)         N  '_1' not hit             Hit '_1'
  (controls.encoding == I_TYPE)         Y
  (controls.encoding == U_TYPE)         N  '_1' not hit             Hit '_1'
  (controls.encoding == J_TYPE)         Y
               (reg_rd_id == 0)         Y
              (reg_rd_id >= 32)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (controls.encoding == R_TYPE)_0  (~(reg_rd_id >= 32) && ~(controls.encoding == J_TYPE) && ~(controls.encoding == U_TYPE) && ~(controls.encoding == I_TYPE))
  Row   2:    ***0***  (controls.encoding == R_TYPE)_1  (reg_rd_id == 0)              
  Row   3:          1  (controls.encoding == I_TYPE)_0  (~(reg_rd_id >= 32) && ~(controls.encoding == J_TYPE) && ~(controls.encoding == U_TYPE) && ~(controls.encoding == R_TYPE))
  Row   4:          1  (controls.encoding == I_TYPE)_1  ((reg_rd_id == 0) && ~(controls.encoding == R_TYPE))
  Row   5:          1  (controls.encoding == U_TYPE)_0  (~(reg_rd_id >= 32) && ~(controls.encoding == J_TYPE) && ~((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)))
  Row   6:    ***0***  (controls.encoding == U_TYPE)_1  ((reg_rd_id == 0) && ~((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)))
  Row   7:          1  (controls.encoding == J_TYPE)_0  (~(reg_rd_id >= 32) && ~(((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == U_TYPE)))
  Row   8:          1  (controls.encoding == J_TYPE)_1  ((reg_rd_id == 0) && ~(((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == U_TYPE)))
  Row   9:          1  (reg_rd_id == 0)_0               (~(reg_rd_id >= 32) && ((((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == U_TYPE)) || (controls.encoding == J_TYPE)))
 Row   10:          1  (reg_rd_id == 0)_1               ((((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == U_TYPE)) || (controls.encoding == J_TYPE))
 Row   11:          1  (reg_rd_id >= 32)_0              ~(((((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == U_TYPE)) || (controls.encoding == J_TYPE)) && (reg_rd_id == 0))
 Row   12:    ***0***  (reg_rd_id >= 32)_1              ~(((((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == U_TYPE)) || (controls.encoding == J_TYPE)) && (reg_rd_id == 0))

----------------Focused Condition View-------------------
Line       72 Item    1  ((if_id_reg[7:1] != 103) && (instruction != 19))
Condition totals: 1 of 2 input terms covered = 50.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (if_id_reg[7:1] != 103)         Y
      (instruction != 19)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (if_id_reg[7:1] != 103)_0  -                             
  Row   2:          1  (if_id_reg[7:1] != 103)_1  (instruction != 19)           
  Row   3:    ***0***  (instruction != 19)_0      (if_id_reg[7:1] != 103)       
  Row   4:          1  (instruction != 19)_1      (if_id_reg[7:1] != 103)       

----------------Focused Condition View-------------------
Line       77 Item    1  (((((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == S_TYPE)) || (controls.encoding == B_TYPE)) && (if_id_reg[20:16] >= 32))
Condition totals: 0 of 5 input terms covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (controls.encoding == R_TYPE)         N  '_1' not hit             Hit '_1'
  (controls.encoding == I_TYPE)         N  '_1' not hit             Hit '_1'
  (controls.encoding == S_TYPE)         N  '_1' not hit             Hit '_1'
  (controls.encoding == B_TYPE)         N  '_1' not hit             Hit '_1'
       (if_id_reg[20:16] >= 32)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (controls.encoding == R_TYPE)_0  (~(controls.encoding == B_TYPE) && ~(controls.encoding == S_TYPE) && ~(controls.encoding == I_TYPE))
  Row   2:    ***0***  (controls.encoding == R_TYPE)_1  (if_id_reg[20:16] >= 32)      
  Row   3:          1  (controls.encoding == I_TYPE)_0  (~(controls.encoding == B_TYPE) && ~(controls.encoding == S_TYPE) && ~(controls.encoding == R_TYPE))
  Row   4:    ***0***  (controls.encoding == I_TYPE)_1  ((if_id_reg[20:16] >= 32) && ~(controls.encoding == R_TYPE))
  Row   5:          1  (controls.encoding == S_TYPE)_0  (~(controls.encoding == B_TYPE) && ~((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)))
  Row   6:    ***0***  (controls.encoding == S_TYPE)_1  ((if_id_reg[20:16] >= 32) && ~((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)))
  Row   7:          1  (controls.encoding == B_TYPE)_0  ~(((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == S_TYPE))
  Row   8:    ***0***  (controls.encoding == B_TYPE)_1  ((if_id_reg[20:16] >= 32) && ~(((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == S_TYPE)))
  Row   9:          1  (if_id_reg[20:16] >= 32)_0       ((((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == S_TYPE)) || (controls.encoding == B_TYPE))
 Row   10:    ***0***  (if_id_reg[20:16] >= 32)_1       ((((controls.encoding == R_TYPE) || (controls.encoding == I_TYPE)) || (controls.encoding == S_TYPE)) || (controls.encoding == B_TYPE))

----------------Focused Condition View-------------------
Line       82 Item    1  ((((controls.encoding == R_TYPE) || (controls.encoding == S_TYPE)) || (controls.encoding == B_TYPE)) && (if_id_reg[25:21] >= 32))
Condition totals: 0 of 4 input terms covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (controls.encoding == R_TYPE)         N  '_1' not hit             Hit '_1'
  (controls.encoding == S_TYPE)         N  '_1' not hit             Hit '_1'
  (controls.encoding == B_TYPE)         N  '_1' not hit             Hit '_1'
       (if_id_reg[25:21] >= 32)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (controls.encoding == R_TYPE)_0  (~(controls.encoding == B_TYPE) && ~(controls.encoding == S_TYPE))
  Row   2:    ***0***  (controls.encoding == R_TYPE)_1  (if_id_reg[25:21] >= 32)      
  Row   3:          1  (controls.encoding == S_TYPE)_0  (~(controls.encoding == B_TYPE) && ~(controls.encoding == R_TYPE))
  Row   4:    ***0***  (controls.encoding == S_TYPE)_1  ((if_id_reg[25:21] >= 32) && ~(controls.encoding == R_TYPE))
  Row   5:          1  (controls.encoding == B_TYPE)_0  ~((controls.encoding == R_TYPE) || (controls.encoding == S_TYPE))
  Row   6:    ***0***  (controls.encoding == B_TYPE)_1  ((if_id_reg[25:21] >= 32) && ~((controls.encoding == R_TYPE) || (controls.encoding == S_TYPE)))
  Row   7:          1  (if_id_reg[25:21] >= 32)_0       (((controls.encoding == R_TYPE) || (controls.encoding == S_TYPE)) || (controls.encoding == B_TYPE))
  Row   8:    ***0***  (if_id_reg[25:21] >= 32)_1       (((controls.encoding == R_TYPE) || (controls.encoding == S_TYPE)) || (controls.encoding == B_TYPE))


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /cpu_tb_top/dut/inst_decode_stage --

  File ../SystemVerilog/Design/decode_stage.sv
----------------Focused Expression View-----------------
Line       95 Item    1  (decode_failed | reg_illegal)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         7         2    77.77%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_decode_stage --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/decode_stage.sv
    66              1                         63     
    67              1                         63     
    73              1                          4     
    79              1                    ***0***     
    84              1                    ***0***     
    89              1                         43     
    92              1                         63     
    94              1                         45     
    95              1                         12     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_execute_stage/inst_alu
=== Design Unit: work.alu
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        20         4    83.33%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_execute_stage/inst_alu

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/alu.sv
------------------------------------CASE Branch------------------------------------
    16                                        55     Count coming in to CASE
    17              1                         11     
    18              1                          3     
    19              1                          3     
    20              1                         19     
    21              1                          3     
    22              1                          1     
    23              1                          1     
    24              1                          3     
    25              1                          2     
    26              1                          3     
    27              1                    ***0***     
    29              1                          1     
    30              1                          2     
    31              1                          1     
    32              1                    ***0***     
    33              1                          1     
    34              1                          1     
Branch totals: 15 hits of 17 branches = 88.23%

------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              2                    ***0***     
    22              3                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                         1     Count coming in to IF
    23              2                    ***0***     
    23              3                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                        35     Count coming in to IF
    52              1                          5     
    55              1                          3     
    58              1                         27     
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         2         2    50.00%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_execute_stage/inst_alu --

  File ../SystemVerilog/Design/alu.sv
----------------Focused Condition View-------------------
Line       22 Item    1  (left_operand < right_operand)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (left_operand < right_operand)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (left_operand < right_operand)_0  -                             
  Row   2:    ***0***  (left_operand < right_operand)_1  -                             

----------------Focused Condition View-------------------
Line       23 Item    1  (left_operand < right_operand)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (left_operand < right_operand)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (left_operand < right_operand)_0  -                             
  Row   2:    ***0***  (left_operand < right_operand)_1  -                             

----------------Focused Condition View-------------------
Line       52 Item    1  (control == ALU_ADD)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       55 Item    1  (control == ALU_SUB)
Condition totals: 1 of 1 input term covered = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         0         7     0.00%

================================Expression Details================================

Expression Coverage for instance /cpu_tb_top/dut/inst_execute_stage/inst_alu --

  File ../SystemVerilog/Design/alu.sv
-----------Focused Expression View (Bimodal)------------
Line       53 Item    1  ((left_operand[31] ~^ right_operand[31]) & (left_operand[31] ^ temp_result[31]))
Expression totals: 0 of 3 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage                  Hint
          -----------  --------  --------------------------------------  --------------
     left_operand[31]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    right_operand[31]         N  No hits                                Hit '_0' and '_1' for different outputs
      temp_result[31]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target             Non-masking condition(s)                                                     

---------  ----------  ----------  --------------------   -------------------------                                                    
 Row   1:           1           0  left_operand[31]_0     (left_operand[31] ^ temp_result[31]), (left_operand[31] ~^ right_operand[31])
 Row   2:           0           0  left_operand[31]_1     (left_operand[31] ^ temp_result[31]), (left_operand[31] ~^ right_operand[31])
 Row   3:           0           0  right_operand[31]_0    (left_operand[31] ^ temp_result[31])                                         
 Row   4:           0           0  right_operand[31]_1    (left_operand[31] ^ temp_result[31])                                         
 Row   5:           1           0  temp_result[31]_0      (left_operand[31] ~^ right_operand[31])                                      
 Row   6:           0           0  temp_result[31]_1      (left_operand[31] ~^ right_operand[31])                                      

-----------Focused Expression View (Bimodal)------------
Line       56 Item    1  ((left_operand[31] ^ right_operand[31]) & (left_operand[31] ^ temp_result[31]))
Expression totals: 0 of 3 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage                  Hint
          -----------  --------  --------------------------------------  --------------
     left_operand[31]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    right_operand[31]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
      temp_result[31]         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target             Non-masking condition(s)                                                    

---------  ----------  ----------  --------------------   -------------------------                                                   
 Row   1:           1           0  left_operand[31]_0     (left_operand[31] ^ temp_result[31]), (left_operand[31] ^ right_operand[31])
 Row   2:           0           0  left_operand[31]_1     (left_operand[31] ^ temp_result[31]), (left_operand[31] ^ right_operand[31])
 Row   3:           1           0  right_operand[31]_0    (left_operand[31] ^ temp_result[31])                                        
 Row   4:           0           0  right_operand[31]_1    (left_operand[31] ^ temp_result[31])                                        
 Row   5:           0           0  temp_result[31]_0      (left_operand[31] ^ right_operand[31])                                      
 Row   6:           0           0  temp_result[31]_1      (left_operand[31] ^ right_operand[31])                                      

----------------Focused Expression View-----------------
Line       63 Item    1  (temp_result == 0)
Expression totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (temp_result == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (temp_result == 0)_0  -                             
  Row   2:    ***0***  (temp_result == 0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_execute_stage/inst_alu --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/alu.sv
    15              1                         55     
    17              1                         11     
    18              1                          3     
    19              1                          3     
    20              1                         19     
    21              1                          3     
    22              1                          1     
    23              1                          1     
    24              1                          3     
    25              1                          2     
    26              1                          3     
    27              1                    ***0***     
    29              1                          1     
    30              1                          2     
    31              1                          1     
    32              1                    ***0***     
    33              1                          1     
    34              1                          1     
    51              1                         35     
    53              1                          5     
    56              1                          3     
    59              1                         27     
    63              1                    ***0***     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_execute_stage
=== Design Unit: work.execute_stage
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        19         5    79.16%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_execute_stage

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/execute_stage.sv
------------------------------------IF Branch------------------------------------
    36                                        49     Count coming in to IF
    36              1                         22     
    38              1                         27     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    41                                        49     Count coming in to CASE
    42              1                          3     
    43              1                          3     
    44              1                         43     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    47                                        49     Count coming in to CASE
    48              1                          9     
    48              2                          3     
    48              3                          5     
    54              1                         32     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    49                                        17     Count coming in to CASE
    50              1                    ***0***     
    51              1                    ***0***     
    52              1                         17     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    57                                        49     Count coming in to IF
    57              1                          3     
                                              46     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    60                                        49     Count coming in to CASE
    61              1                    ***0***     
    62              1                    ***0***     
    63              1                         49     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    72                                        84     Count coming in to IF
    72              1                          3     
    77              1                    ***0***     
                                              81     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    98                                        48     Count coming in to IF
    98              1                          6     
    98              2                         42     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    100                                       57     Count coming in to IF
    100             1                         10     
    100             2                         47     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         4         1    80.00%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_execute_stage --

  File ../SystemVerilog/Design/execute_stage.sv
----------------Focused Condition View-------------------
Line       57 Item    1  (control_in.encoding == S_TYPE)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       72 Item    1  ((control_in.encoding == I_TYPE) && id_ex_reg.control[0])
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       77 Item    1  (control_in.encoding == J_TYPE)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (control_in.encoding == J_TYPE)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          1  (control_in.encoding == J_TYPE)_0  -                             
  Row   2:    ***0***  (control_in.encoding == J_TYPE)_1  -                             

----------------Focused Condition View-------------------
Line       98 Item    1  (control_in.encoding == S_TYPE)
Condition totals: 1 of 1 input term covered = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /cpu_tb_top/dut/inst_execute_stage --

  File ../SystemVerilog/Design/execute_stage.sv
----------------Focused Expression View-----------------
Line       100 Item    1  ((control_in.encoding == B_TYPE)? zero_flag: 1'b0)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        19         5    79.16%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_execute_stage --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/execute_stage.sv
    35              1                         49     
    37              1                         22     
    39              1                         27     
    42              1                          3     
    43              1                          3     
    44              1                         43     
    50              1                    ***0***     
    51              1                    ***0***     
    52              1                         17     
    54              1                         32     
    58              1                          3     
    61              1                    ***0***     
    62              1                    ***0***     
    63              1                         49     
    67              1                         84     
    68              1                         84     
    69              1                         84     
    70              1                         84     
    74              1                          3     
    75              1                          3     
    76              1                          3     
    78              1                    ***0***     
    98              1                         49     
    100             1                         59     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_mem_stage/inst_mem
=== Design Unit: work.data_memory
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        44        22        22    50.00%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_mem_stage/inst_mem

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/data_memory.sv
------------------------------------IF Branch------------------------------------
    27                                        25     Count coming in to IF
    27              1                          3     
                                              22     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    29                                         3     Count coming in to CASE
    31              1                          1     
    41              1                          1     
    57              1                          1     
    75              1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------CASE Branch------------------------------------
    32                                         1     Count coming in to CASE
    33              1                          1     
    34              1                    ***0***     
    35              1                    ***0***     
    36              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------CASE Branch------------------------------------
    42                                         1     Count coming in to CASE
    43              1                    ***0***     
    44              1                    ***0***     
    48              1                          1     
    49              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------CASE Branch------------------------------------
    58                                         1     Count coming in to CASE
    59              1                          1     
    60              1                    ***0***     
    64              1                    ***0***     
    68              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------CASE Branch------------------------------------
    84                                        26     Count coming in to CASE
    86              1                         20     
    97              1                          3     
    108             1                          2     
    117             1                          1     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    87                                        20     Count coming in to CASE
    88              1                          8     
    89              1                          7     
    90              1                          4     
    91              1                          1     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    93                                        20     Count coming in to IF
    93              1                          1     
    93              2                         19     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    98                                         3     Count coming in to CASE
    99              1                    ***0***     
    100             1                    ***0***     
    101             1                          3     
    102             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    104                                        3     Count coming in to IF
    104             1                          1     
    104             2                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    109                                        2     Count coming in to CASE
    110             1                          2     
    111             1                    ***0***     
    112             1                    ***0***     
    113             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 1 hit of 5 branches = 20.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        18        21    46.15%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_mem_stage/inst_mem --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/data_memory.sv
    22              1                         26     
    23              1                         20     
    25              1                         25     
    33              1                          1     
    34              1                    ***0***     
    35              1                    ***0***     
    36              1                    ***0***     
    43              1                    ***0***     
    45              1                    ***0***     
    46              1                    ***0***     
    48              1                          1     
    50              1                    ***0***     
    51              1                    ***0***     
    59              1                          1     
    61              1                    ***0***     
    62              1                    ***0***     
    65              1                    ***0***     
    66              1                    ***0***     
    69              1                    ***0***     
    70              1                    ***0***     
    75              1                    ***0***     
    80              1                         26     
    81              1                         26     
    82              1                         26     
    88              1                          8     
    89              1                          7     
    90              1                          4     
    91              1                          1     
    93              1                         20     
    99              1                    ***0***     
    100             1                    ***0***     
    101             1                          3     
    102             1                    ***0***     
    104             1                          3     
    110             1                          2     
    111             1                    ***0***     
    112             1                    ***0***     
    113             1                    ***0***     
    117             1                          1     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_forwarding_unit
=== Design Unit: work.forwarding_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         4         2    66.66%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_forwarding_unit

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/forwarding_unit.sv
------------------------------------IF Branch------------------------------------
    26                                        47     Count coming in to IF
    26              1                          2     
    28              1                          2     
    30              1                         43     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                        47     Count coming in to IF
    37              1                    ***0***     
    40              1                    ***0***     
    43              1                         47     
Branch totals: 1 hit of 3 branches = 33.33%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      12         4         8    33.33%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_forwarding_unit --

  File ../SystemVerilog/Design/forwarding_unit.sv
----------------Focused Condition View-------------------
Line       26 Item    1  (((rd_id_ex != 0) && (rd_id_ex == rs1_id)) && reg_write_ex)
Condition totals: 2 of 3 input terms covered = 66.66%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
       (rd_id_ex != 0)         Y
  (rd_id_ex == rs1_id)         Y
          reg_write_ex         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (rd_id_ex != 0)_0       -                             
  Row   2:          1  (rd_id_ex != 0)_1       (reg_write_ex && (rd_id_ex == rs1_id))
  Row   3:          1  (rd_id_ex == rs1_id)_0  (rd_id_ex != 0)               
  Row   4:          1  (rd_id_ex == rs1_id)_1  (reg_write_ex && (rd_id_ex != 0))
  Row   5:    ***0***  reg_write_ex_0          ((rd_id_ex != 0) && (rd_id_ex == rs1_id))
  Row   6:          1  reg_write_ex_1          ((rd_id_ex != 0) && (rd_id_ex == rs1_id))

----------------Focused Condition View-------------------
Line       28 Item    1  (((rd_id_mem != 0) && (rd_id_mem == rs1_id)) && reg_write_mem)
Condition totals: 2 of 3 input terms covered = 66.66%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
       (rd_id_mem != 0)         Y
  (rd_id_mem == rs1_id)         Y
          reg_write_mem         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (rd_id_mem != 0)_0       -                             
  Row   2:          1  (rd_id_mem != 0)_1       (reg_write_mem && (rd_id_mem == rs1_id))
  Row   3:          1  (rd_id_mem == rs1_id)_0  (rd_id_mem != 0)              
  Row   4:          1  (rd_id_mem == rs1_id)_1  (reg_write_mem && (rd_id_mem != 0))
  Row   5:    ***0***  reg_write_mem_0          ((rd_id_mem != 0) && (rd_id_mem == rs1_id))
  Row   6:          1  reg_write_mem_1          ((rd_id_mem != 0) && (rd_id_mem == rs1_id))

----------------Focused Condition View-------------------
Line       37 Item    1  (((rd_id_ex != 0) && (rd_id_ex == rs2_id)) && reg_write_ex)
Condition totals: 0 of 3 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
       (rd_id_ex != 0)         N  '_1' not hit             Hit '_1'
  (rd_id_ex == rs2_id)         N  '_1' not hit             Hit '_1'
          reg_write_ex         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (rd_id_ex != 0)_0       -                             
  Row   2:    ***0***  (rd_id_ex != 0)_1       (reg_write_ex && (rd_id_ex == rs2_id))
  Row   3:          1  (rd_id_ex == rs2_id)_0  (rd_id_ex != 0)               
  Row   4:    ***0***  (rd_id_ex == rs2_id)_1  (reg_write_ex && (rd_id_ex != 0))
  Row   5:    ***0***  reg_write_ex_0          ((rd_id_ex != 0) && (rd_id_ex == rs2_id))
  Row   6:    ***0***  reg_write_ex_1          ((rd_id_ex != 0) && (rd_id_ex == rs2_id))

----------------Focused Condition View-------------------
Line       40 Item    1  (((rd_id_mem != 0) && (rd_id_mem == rs2_id)) && reg_write_mem)
Condition totals: 0 of 3 input terms covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
       (rd_id_mem != 0)         N  '_1' not hit             Hit '_1'
  (rd_id_mem == rs2_id)         N  '_1' not hit             Hit '_1'
          reg_write_mem         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (rd_id_mem != 0)_0       -                             
  Row   2:    ***0***  (rd_id_mem != 0)_1       (reg_write_mem && (rd_id_mem == rs2_id))
  Row   3:          1  (rd_id_mem == rs2_id)_0  (rd_id_mem != 0)              
  Row   4:    ***0***  (rd_id_mem == rs2_id)_1  (reg_write_mem && (rd_id_mem != 0))
  Row   5:    ***0***  reg_write_mem_0          ((rd_id_mem != 0) && (rd_id_mem == rs2_id))
  Row   6:    ***0***  reg_write_mem_1          ((rd_id_mem != 0) && (rd_id_mem == rs2_id))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         6         2    75.00%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_forwarding_unit --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/forwarding_unit.sv
    25              1                         47     
    27              1                          2     
    29              1                          2     
    31              1                         43     
    36              1                         47     
    38              1                    ***0***     
    41              1                    ***0***     
    44              1                         47     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_stall_unit
=== Design Unit: work.stall_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_stall_unit

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/stall_unit.sv
------------------------------------IF Branch------------------------------------
    19                                        46     Count coming in to IF
    19              1                    ***0***     
    26              1                          1     
    33              1                         45     
Branch totals: 2 hits of 3 branches = 66.66%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/inst_stall_unit --

  File ../SystemVerilog/Design/stall_unit.sv
----------------Focused Condition View-------------------
Line       19 Item    1  ((mem_read && (rd_id != 0)) && ((rd_id == rs1_id) || (rd_id == rs2_id)))
Condition totals: 0 of 4 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
           mem_read         N  '_1' not hit             Hit '_1'
       (rd_id != 0)         N  No hits                  Hit '_0' and '_1'
  (rd_id == rs1_id)         N  '_1' not hit             Hit '_1'
  (rd_id == rs2_id)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  mem_read_0            -                             
  Row   2:    ***0***  mem_read_1            (((rd_id == rs1_id) || (rd_id == rs2_id)) && (rd_id != 0))
  Row   3:    ***0***  (rd_id != 0)_0        mem_read                      
  Row   4:    ***0***  (rd_id != 0)_1        (((rd_id == rs1_id) || (rd_id == rs2_id)) && mem_read)
  Row   5:          1  (rd_id == rs1_id)_0   ((mem_read && (rd_id != 0)) && ~(rd_id == rs2_id))
  Row   6:    ***0***  (rd_id == rs1_id)_1   (mem_read && (rd_id != 0))    
  Row   7:          1  (rd_id == rs2_id)_0   ((mem_read && (rd_id != 0)) && ~(rd_id == rs1_id))
  Row   8:    ***0***  (rd_id == rs2_id)_1   ((mem_read && (rd_id != 0)) && ~(rd_id == rs1_id))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        11         5    68.75%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_stall_unit --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/stall_unit.sv
    18              1                         46     
    20              1                    ***0***     
    21              1                    ***0***     
    22              1                    ***0***     
    23              1                    ***0***     
    24              1                    ***0***     
    27              1                          1     
    28              1                          1     
    29              1                          1     
    30              1                          1     
    31              1                          1     
    34              1                         45     
    35              1                         45     
    36              1                         45     
    37              1                         45     
    38              1                         45     

=================================================================================
=== Instance: /cpu_tb_top/dut/inst_gshare_predictor
=== Design Unit: work.gshare_predictor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        17         7        10    41.17%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/inst_gshare_predictor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/gshare_predictor.sv
------------------------------------IF Branch------------------------------------
    31                                        47     Count coming in to IF
    31              1                          2     
    40              1                         45     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                        45     Count coming in to IF
    43              1                          6     
                                              39     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    48                                         6     Count coming in to CASE
    49              1                    ***0***     
    50              1                          6     
    51              1                    ***0***     
    52              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              2                    ***0***     
    49              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    50                                         6     Count coming in to IF
    50              2                          3     
    50              3                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              2                    ***0***     
    51              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              2                    ***0***     
    52              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/inst_gshare_predictor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/gshare_predictor.sv
    25              1                         44     
    26              1                         51     
    27              1                         57     
    30              1                         47     
    33              1                          2     
    34              1                          2     
    36              1                          2     
    36              2                        512     
    37              1                        512     
    41              1                         45     
    45              1                          6     
    49              1                    ***0***     
    50              1                          6     
    51              1                    ***0***     
    52              1                    ***0***     

=================================================================================
=== Instance: /cpu_tb_top/dut/u_cpu_mon_bind
=== Design Unit: work.cpu_mon_bind
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         9         1    90.00%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut/u_cpu_mon_bind

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb/cpu_mon_bind.sv
------------------------------------IF Branch------------------------------------
    75                                       345     Count coming in to IF
    75              1                          2     
    79              1                        343     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                       343     Count coming in to IF
    84              1                          1     
                                             342     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    88                                       343     Count coming in to IF
    88              1                    ***0***     
                                             343     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    92                                       343     Count coming in to IF
    92              1                          1     
                                             342     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                      343     Count coming in to IF
    102             1                         59     
                                             284     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         4         2    66.66%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut/u_cpu_mon_bind --

  File tb/cpu_mon_bind.sv
----------------Focused Condition View-------------------
Line       84 Item    1  (~run_flag_q && run_flag)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       88 Item    1  (~run_finished_q && run_finished)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  run_finished_q         N  No hits                  Hit '_0' and '_1'
    run_finished         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  run_finished_q_0      run_finished                  
  Row   2:    ***0***  run_finished_q_1      -                             
  Row   3:          1  run_finished_0        ~run_finished_q               
  Row   4:    ***0***  run_finished_1        ~run_finished_q               

----------------Focused Condition View-------------------
Line       92 Item    1  (~indication_q && indication)
Condition totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        12         1    92.30%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut/u_cpu_mon_bind --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb/cpu_mon_bind.sv
    57              1                          8     
    58              1                          2     
    74              1                        345     
    76              1                          2     
    77              1                          2     
    78              1                          2     
    80              1                        343     
    81              1                        343     
    82              1                        343     
    85              1                          1     
    89              1                    ***0***     
    93              1                          1     
    103             1                         59     

=================================================================================
=== Instance: /cpu_tb_top/dut
=== Design Unit: work.cpu
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24        22         2    91.66%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/cpu.sv
------------------------------------IF Branch------------------------------------
    88                                        51     Count coming in to IF
    88              1                          2     
    94              1                         49     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                      110     Count coming in to IF
    110             1                        107     
    115             1                    ***0***     
    118             1                          3     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    124                                      103     Count coming in to IF
    124             1                        101     
    150             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    136                                      101     Count coming in to IF
    136             1                         11     
                                              90     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    156                                       88     Count coming in to IF
    156             1                          2     
    159             1                         86     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                        4     Count coming in to IF
    170             1                          2     
    173             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                        4     Count coming in to IF
    179             1                          2     
    182             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    189                                        4     Count coming in to IF
    189             1                          2     
    192             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    199                                      239     Count coming in to IF
    199             1                          2     
    202             1                    ***0***     
    205             1                        237     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    357                                      340     Count coming in to IF
    357             1                         59     
    357             2                        281     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    360                                       47     Count coming in to IF
    360             1                          5     
    360             2                         42     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_top/dut --

  File ../SystemVerilog/Design/cpu.sv
----------------Focused Condition View-------------------
Line       199 Item    1  ((program_mem_write_data[15:0] == 4369) && ~run_finished)
Condition totals: 1 of 2 input terms covered = 50.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
  (program_mem_write_data[15:0] == 4369)         Y
                            run_finished         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:          1  (program_mem_write_data[15:0] == 4369)_0  -                             
  Row   2:          1  (program_mem_write_data[15:0] == 4369)_1  ~run_finished                 
  Row   3:          1  run_finished_0                            (program_mem_write_data[15:0] == 4369)
  Row   4:    ***0***  run_finished_1                            (program_mem_write_data[15:0] == 4369)


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      9         5         4    55.55%

================================Expression Details================================

Expression Coverage for instance /cpu_tb_top/dut --

  File ../SystemVerilog/Design/cpu.sv
----------------Focused Expression View-----------------
Line       361 Item    1  (branch_id_ex_flush | stall_id_ex_flush)
Expression totals: 1 of 2 input terms covered = 50.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  branch_id_ex_flush         Y
   stall_id_ex_flush         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  branch_id_ex_flush_0  ~stall_id_ex_flush            
  Row   2:          1  branch_id_ex_flush_1  ~stall_id_ex_flush            
  Row   3:          1  stall_id_ex_flush_0   ~branch_id_ex_flush           
  Row   4:    ***0***  stall_id_ex_flush_1   ~branch_id_ex_flush           

----------------Focused Expression View-----------------
Line       362 Item    1  ((id_ex_reg.decpompress_failed | id_ex_reg.instruction_illegal) | execute_overflow)
Expression totals: 1 of 3 input terms covered = 33.33%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
   id_ex_reg.decpompress_failed         N  '_1' not hit             Hit '_1'
  id_ex_reg.instruction_illegal         Y
               execute_overflow         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  id_ex_reg.decpompress_failed_0   (~execute_overflow && ~id_ex_reg.instruction_illegal)
  Row   2:    ***0***  id_ex_reg.decpompress_failed_1   (~execute_overflow && ~id_ex_reg.instruction_illegal)
  Row   3:          1  id_ex_reg.instruction_illegal_0  (~execute_overflow && ~id_ex_reg.decpompress_failed)
  Row   4:          1  id_ex_reg.instruction_illegal_1  (~execute_overflow && ~id_ex_reg.decpompress_failed)
  Row   5:          1  execute_overflow_0               ~(id_ex_reg.decpompress_failed | id_ex_reg.instruction_illegal)
  Row   6:    ***0***  execute_overflow_1               ~(id_ex_reg.decpompress_failed | id_ex_reg.instruction_illegal)

----------------Focused Expression View-----------------
Line       363 Item    1  (indication_trigger | indication_extended)
Expression totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
   indication_trigger         Y
  indication_extended         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  indication_trigger_0   ~indication_extended          
  Row   2:          1  indication_trigger_1   ~indication_extended          
  Row   3:          1  indication_extended_0  ~indication_trigger           
  Row   4:    ***0***  indication_extended_1  ~indication_trigger           

----------------Focused Expression View-----------------
Line       364 Item    1  (stall_pc_write & run_flag)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      60        58         2    96.66%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/cpu.sv
    87              1                         51     
    89              1                          2     
    90              1                          2     
    91              1                          2     
    92              1                          2     
    95              1                         49     
    98              1                         49     
    99              1                         49     
    101             1                         49     
    102             1                         49     
    103             1                         49     
    104             1                         49     
    105             1                         49     
    109             1                        110     
    111             1                        107     
    112             1                        107     
    113             1                        107     
    116             1                    ***0***     
    119             1                          3     
    123             1                        103     
    125             1                        101     
    126             1                        101     
    127             1                        101     
    128             1                        101     
    129             1                        101     
    130             1                        101     
    131             1                        101     
    132             1                        101     
    133             1                        101     
    134             1                        101     
    137             1                         11     
    151             1                          2     
    155             1                         88     
    157             1                          2     
    160             1                         86     
    161             1                         86     
    162             1                         86     
    163             1                         86     
    164             1                         86     
    169             1                          4     
    171             1                          2     
    174             1                          2     
    178             1                          4     
    180             1                          2     
    183             1                          2     
    188             1                          4     
    190             1                          2     
    193             1                          2     
    198             1                        239     
    200             1                          2     
    203             1                    ***0***     
    206             1                        237     
    357             1                        341     
    358             1                         38     
    359             1                         48     
    360             1                         48     
    361             1                         15     
    362             1                          4     
    363             1                          4     
    364             1                          5     

=================================================================================
=== Instance: /cpu_tb_top
=== Design Unit: work.cpu_tb_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11        11         0   100.00%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb/cpu_tb_top.sv
    18              1                          1     
    19              1                    4114390     
    19              2                    4114389     
    22              1                          1     
    23              1                          1     
    24              1                         10     
    24              2                         10     
    25              1                          1     
    71              1                          1     
    72              1                          1     
    73              1                          1     

=================================================================================
=== Instance: /common
=== Design Unit: work.common
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         5         1    83.33%

================================Branch Details================================

Branch Coverage for instance /common

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/common.sv
------------------------------------CASE Branch------------------------------------
    135                                      109     Count coming in to CASE
    136             1                         41     
    137             1                          7     
    138             1                         24     
    140             1                    ***0***     
    141             1                          3     
    142             1                         34     
Branch totals: 5 hits of 6 branches = 83.33%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         5         1    83.33%

================================Statement Details================================

Statement Coverage for instance /common --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../SystemVerilog/Design/common.sv
    136             1                         41     
    137             1                          7     
    138             1                         24     
    140             1                    ***0***     
    141             1                          3     
    142             1                         34     

=================================================================================
=== Instance: /uart_pkg
=== Design Unit: work.uart_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        52        13        39    25.00%

================================Branch Details================================

Branch Coverage for instance /uart_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb/agents/uart/uart_pkg.sv
------------------------------------IF Branch------------------------------------
    10                                   ***0***     Count coming in to IF
    10              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    10                                   ***0***     Count coming in to IF
    10              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    10                                   ***0***     Count coming in to IF
    10              3                    ***0***     
    10              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    10                                   ***0***     Count coming in to IF
    10              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    10                                   ***0***     Count coming in to IF
    10              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              3                    ***0***     
    23              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                       237     Count coming in to IF
    84              1                    ***0***     
                                             237     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    107                                        1     Count coming in to IF
    107             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    108                                  ***0***     Count coming in to IF
    108             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    110                                        1     Count coming in to IF
    110             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    120                                   102893     Count coming in to IF
    120             1                         10     
                                          102883     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                   102883     Count coming in to IF
    123             1                        237     
                                          102646     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    126                                      237     Count coming in to IF
    126             1                    ***0***     
                                             237     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                        1     Count coming in to IF
    158             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    159                                  ***0***     Count coming in to IF
    159             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    162                                        1     Count coming in to IF
    162             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    169                                        1     Count coming in to IF
    169             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         2         8    20.00%

================================Condition Details================================

Condition Coverage for instance /uart_pkg --

  File tb/agents/uart/uart_pkg.sv
----------------Focused Condition View-------------------
Line       10 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       10 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       23 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       23 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       59 Item    1  (this.drv_vif == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.drv_vif == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (this.drv_vif == null)_0  -                             
  Row   2:    ***0***  (this.drv_vif == null)_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (this.drv_vif.reset_n === 1'b0)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (this.drv_vif.reset_n === 1'b0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:          1  (this.drv_vif.reset_n === 1'b0)_0  -                             
  Row   2:    ***0***  (this.drv_vif.reset_n === 1'b0)_1  -                             

----------------Focused Condition View-------------------
Line       110 Item    1  (this.mon_vif == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.mon_vif == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (this.mon_vif == null)_0  -                             
  Row   2:    ***0***  (this.mon_vif == null)_1  -                             

----------------Focused Condition View-------------------
Line       120 Item    1  (this.mon_vif.reset_n === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       123 Item    1  (this.mon_vif.io_rx === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       126 Item    1  (this.mon_vif.io_rx !== 1'b0)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (this.mon_vif.io_rx !== 1'b0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (this.mon_vif.io_rx !== 1'b0)_0  -                             
  Row   2:    ***0***  (this.mon_vif.io_rx !== 1'b0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      92        53        39    57.60%

================================Statement Details================================

Statement Coverage for instance /uart_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb/agents/uart/uart_pkg.sv
    10              1                    ***0***     
    10              2                    ***0***     
    10              3                    ***0***     
    10              4                    ***0***     
    10              5                    ***0***     
    10              6                        237     
    10              7                    ***0***     
    10              8                    ***0***     
    10              9                    ***0***     
    10             10                    ***0***     
    13              1                        474     
    17              1                    ***0***     
    23              1                    ***0***     
    23              2                    ***0***     
    23              3                    ***0***     
    23              4                    ***0***     
    23              5                    ***0***     
    23              6                    ***0***     
    23              7                    ***0***     
    23              8                    ***0***     
    23              9                    ***0***     
    23             10                    ***0***     
    26              1                          1     
    27              1                          1     
    30              1                          1     
    36              1                    ***0***     
    36              2                    ***0***     
    36              3                    ***0***     
    39              1                          1     
    45              1                    ***0***     
    45              2                    ***0***     
    45              3                    ***0***     
    51              1                          1     
    55              1                          1     
    57              1                    ***0***     
    58              1                          1     
    60              1                    ***0***     
    65              1                        237     
    67              1                        237     
    68              1                     205716     
    68              2                     205716     
    70              1                        237     
    70              2                       1896     
    71              1                       1896     
    72              1                    1645728     
    72              2                    1645728     
    75              1                        237     
    76              1                     205716     
    76              2                     205716     
    81              1                          1     
    82              1                          1     
    83              1                        238     
    85              1                    ***0***     
    86              1                        237     
    87              1                        237     
    94              1                    ***0***     
    94              2                    ***0***     
    94              3                    ***0***     
    101             1                          1     
    102             1                          1     
    106             1                          1     
    108             1                    ***0***     
    109             1                          1     
    111             1                    ***0***     
    117             1                          1     
    118             1                          1     
    119             1                     102894     
    121             1                         10     
    125             1                     102858     
    125             2                     102858     
    127             1                    ***0***     
    128             1                        237     
    129             1                        237     
    129             2                       1896     
    130             1                    1645728     
    130             2                    1645728     
    131             1                       1896     
    134             1                     205716     
    134             2                     205716     
    135             1                        237     
    143             1                    ***0***     
    143             2                    ***0***     
    143             3                    ***0***     
    152             1                          1     
    153             1                          1     
    157             1                          1     
    159             1                    ***0***     
    161             1                          1     
    163             1                          1     
    164             1                          1     
    170             1                          1     
    172             1                          1     

=================================================================================
=== Instance: /cpu_tb_pkg
=== Design Unit: work.cpu_tb_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       306       131       175    42.81%

================================Branch Details================================

Branch Coverage for instance /cpu_tb_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb/pkg/cpu_typedefs.sv
------------------------------------IF Branch------------------------------------
    82                                         3     Count coming in to IF
    82              1                          1     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              3                    ***0***     
    94              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    106                                  ***0***     Count coming in to IF
    106             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    106                                  ***0***     Count coming in to IF
    106             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    106                                  ***0***     Count coming in to IF
    106             3                    ***0***     
    106             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    106                                  ***0***     Count coming in to IF
    106             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    106                                  ***0***     Count coming in to IF
    106             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             3                    ***0***     
    115             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    115                                  ***0***     Count coming in to IF
    115             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123             3                    ***0***     
    123             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                  ***0***     Count coming in to IF
    123             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    133                                  ***0***     Count coming in to IF
    133             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    133                                  ***0***     Count coming in to IF
    133             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    133                                  ***0***     Count coming in to IF
    133             3                    ***0***     
    133             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    133                                  ***0***     Count coming in to IF
    133             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    133                                  ***0***     Count coming in to IF
    133             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File tb/monitors/cpu_monitors.sv
------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    2057194     Count coming in to IF
    8               1                          9     
                                         2057185     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    8                                    2057185     Count coming in to IF
    8               2                    2056797     
                                             388     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    15                                         1     Count coming in to IF
    15              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    15                                   ***0***     Count coming in to IF
    15              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   2057195     Count coming in to IF
    16              1                         10     
                                         2057185     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    16                                   2057185     Count coming in to IF
    16              2                         26     
                                         2057159     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    16                                        26     Count coming in to IF
    16              3                          5     
    16              4                         21     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    23                                         1     Count coming in to IF
    23              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    24                                   2057195     Count coming in to IF
    24              1                         10     
                                         2057185     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    24                                   2057185     Count coming in to IF
    24              2                          3     
                                         2057182     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    31                                         1     Count coming in to IF
    31              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                   ***0***     Count coming in to IF
    31              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   2057195     Count coming in to IF
    32              1                         10     
                                         2057185     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                   2057185     Count coming in to IF
    32              2                          8     
                                         2057177     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   2057195     Count coming in to IF
    40              1                         10     
                                         2057185     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                   2057185     Count coming in to IF
    40              2                          5     
                                         2057180     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


  File tb/ref/cpu_ref_model.sv
------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    47                                         5     Count coming in to CASE
    48              1                          2     
    49              1                          2     
    50              1                          1     
    51              1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    48                                         2     Count coming in to IF
    48              2                          1     
    48              3                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    49                                         2     Count coming in to IF
    49              2                          1     
    49              3                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    57                                         3     Count coming in to CASE
    58              1                          1     
    59              1                          1     
    60              1                          1     
    61              1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------CASE Branch------------------------------------
    66                                        36     Count coming in to CASE
    67              1                         10     
    68              1                         11     
    69              1                          5     
    70              1                          3     
    71              1                          5     
    72              1                    ***0***     
    73              1                          1     
    74              1                    ***0***     
    75              1                    ***0***     
    76              1                          1     
Branch totals: 7 hits of 10 branches = 70.00%

------------------------------------IF Branch------------------------------------
    86                                   2056797     Count coming in to IF
    86              1                    2056761     
                                              36     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    93                                        36     Count coming in to CASE
    94              1                         10     
    112             1                         11     
    130             1                          5     
    146             1                          3     
    157             1                          5     
    171             1                    ***0***     
    176             1                          1     
    181             1                    ***0***     
    186             1                    ***0***     
    190             1                          1     
Branch totals: 7 hits of 10 branches = 70.00%

------------------------------------CASE Branch------------------------------------
    95                                        10     Count coming in to CASE
    96              1                          2     
    97              1                          1     
    98              1                          1     
    99              1                          1     
    100             1                          1     
    101             1                          2     
    102             1                          1     
    103             1                          1     
    104             1                    ***0***     
Branch totals: 8 hits of 9 branches = 88.88%

------------------------------------IF Branch------------------------------------
    96                                         2     Count coming in to IF
    96              2                          1     
    96              3                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                         1     Count coming in to IF
    98              2                    ***0***     
    98              3                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    99                                         1     Count coming in to IF
    99              2                    ***0***     
    99              3                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    101                                        2     Count coming in to IF
    101             2                          1     
    101             3                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                       10     Count coming in to IF
    106             1                         10     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    113                                       11     Count coming in to CASE
    114             1                          5     
    115             1                          1     
    116             1                    ***0***     
    117             1                    ***0***     
    118             1                          1     
    119             1                          2     
    120             1                          1     
    121             1                          1     
    122             1                    ***0***     
Branch totals: 6 hits of 9 branches = 66.66%

------------------------------------IF Branch------------------------------------
    116                                  ***0***     Count coming in to IF
    116             2                    ***0***     
    116             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             2                    ***0***     
    117             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    119                                        2     Count coming in to IF
    119             2                          1     
    119             3                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    124                                       11     Count coming in to IF
    124             1                         11     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    132                                        5     Count coming in to CASE
    133             1                          1     
    134             1                          1     
    135             1                          1     
    136             1                          1     
    137             1                          1     
    138             1                    ***0***     
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    140                                        5     Count coming in to IF
    140             1                          5     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    142                                        5     Count coming in to IF
    142             1                          2     
    142             2                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                        3     Count coming in to IF
    142             3                          2     
    142             4                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    148                                        3     Count coming in to CASE
    149             1                          1     
    150             1                          1     
    151             1                          1     
    152             1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    154                                        3     Count coming in to IF
    154             1                          1     
    154             2                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    154                                        2     Count coming in to IF
    154             3                          1     
    154             4                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    159                                        5     Count coming in to CASE
    160             1                          1     
    161             1                          1     
    162             1                          1     
    163             1                          1     
    164             1                    ***0***     
    165             1                          1     
    166             1                    ***0***     
Branch totals: 5 hits of 7 branches = 71.42%

------------------------------------IF Branch------------------------------------
    173                                  ***0***     Count coming in to IF
    173             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    178                                        1     Count coming in to IF
    178             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    183                                  ***0***     Count coming in to IF
    183             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    198                                  2056797     Count coming in to IF
    198             1                    ***0***     
                                         2056797     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File tb/scoreboard/cpu_scoreboard.sv
------------------------------------IF Branch------------------------------------
    32                                        26     Count coming in to IF
    32              1                         26     
    32              2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    33                                         3     Count coming in to IF
    33              1                          3     
    33              2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                         5     Count coming in to IF
    34              1                          5     
    34              2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              3                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File tb/coverage/cpu_coverage.sv
------------------------------------IF Branch------------------------------------
    83                                         1     Count coming in to IF
    83              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   2057195     Count coming in to IF
    94              1                         10     
                                         2057185     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


  File tb/sequences/cpu_sequences.sv
------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               3                    ***0***     
    3               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    3                                    ***0***     Count coming in to IF
    3               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                         1     Count coming in to IF
    14              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File tb/env/cpu_env.sv
------------------------------------IF Branch------------------------------------
    23                                         1     Count coming in to IF
    23              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    24                                   ***0***     Count coming in to IF
    24              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File tb/tests/cpu_tests.sv
------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               3                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               4                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    15                                         1     Count coming in to IF
    15              1                          1     
    15              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    16                                         1     Count coming in to IF
    16              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    22                                         1     Count coming in to IF
    22              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    37                                         1     Count coming in to IF
    37              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                   ***0***     Count coming in to IF
    37              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              2                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                         1     Count coming in to IF
    44              1                          1     
    45              1                    ***0***     
    47              1                    ***0***     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    44                                         1     Count coming in to IF
    44              2                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    159                                  ***0***     Count coming in to IF
    159             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    164                                  ***0***     Count coming in to CASE
    165             1                    ***0***     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
Branch totals: 0 hits of 7 branches = 0.00%

------------------------------------IF Branch------------------------------------
    187                                        1     Count coming in to IF
    187             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    269                                        1     Count coming in to IF
    269             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    279                                        1     Count coming in to IF
    279             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    280                                        1     Count coming in to IF
    280             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      60        14        46    23.33%

================================Condition Details================================

Condition Coverage for instance /cpu_tb_pkg --

  File tb/pkg/cpu_typedefs.sv
----------------Focused Condition View-------------------
Line       94 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       94 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       106 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       106 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       115 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       115 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       123 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       123 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       133 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       133 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


----------------Focused Condition View-------------------
Line       8 Item    1  (this.vif.reset_n === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       8 Item    2  (this.vif.id_ex_write && ~this.vif.id_ex_flush)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       16 Item    1  (this.vif.reset_n === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       24 Item    1  (this.vif.reset_n === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       32 Item    1  (this.vif.reset_n === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       40 Item    1  (this.vif.reset_n === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       40 Item    2  (this.vif.id_ex.control.encoding == B_TYPE)
Condition totals: 1 of 1 input term covered = 100.00%


----------------Focused Condition View-------------------
Line       86 Item    1  ((word == 0) || (word == 4369))
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
     (word == 0)         Y
  (word == 4369)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (word == 0)_0         ~(word == 4369)               
  Row   2:          1  (word == 0)_1         -                             
  Row   3:          1  (word == 4369)_0      ~(word == 0)                  
  Row   4:    ***0***  (word == 4369)_1      ~(word == 0)                  

----------------Focused Condition View-------------------
Line       98 Item    1  (rs1_val < rs2_val)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (rs1_val < rs2_val)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (rs1_val < rs2_val)_0  -                             
  Row   2:    ***0***  (rs1_val < rs2_val)_1  -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (rs1_val < rs2_val)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (rs1_val < rs2_val)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (rs1_val < rs2_val)_0  -                             
  Row   2:    ***0***  (rs1_val < rs2_val)_1  -                             

----------------Focused Condition View-------------------
Line       106 Item    1  (instr.rd != 0)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (instr.rd != 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (instr.rd != 0)_0     -                             
  Row   2:          1  (instr.rd != 0)_1     -                             

----------------Focused Condition View-------------------
Line       116 Item    1  (rs1_val < imm)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (rs1_val < imm)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (rs1_val < imm)_0     -                             
  Row   2:    ***0***  (rs1_val < imm)_1     -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (rs1_val < imm)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (rs1_val < imm)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (rs1_val < imm)_0     -                             
  Row   2:    ***0***  (rs1_val < imm)_1     -                             

----------------Focused Condition View-------------------
Line       124 Item    1  (instr.rd != 0)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (instr.rd != 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (instr.rd != 0)_0     -                             
  Row   2:          1  (instr.rd != 0)_1     -                             

----------------Focused Condition View-------------------
Line       140 Item    1  (instr.rd != 0)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (instr.rd != 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (instr.rd != 0)_0     -                             
  Row   2:          1  (instr.rd != 0)_1     -                             

----------------Focused Condition View-------------------
Line       142 Item    1  (instr.funct3[1:0] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       142 Item    2  (instr.funct3[1:0] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       154 Item    1  (instr.funct3 == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       154 Item    2  (instr.funct3 == 1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       173 Item    1  (instr.rd != 0)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (instr.rd != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (instr.rd != 0)_0     -                             
  Row   2:    ***0***  (instr.rd != 0)_1     -                             

----------------Focused Condition View-------------------
Line       178 Item    1  (instr.rd != 0)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (instr.rd != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (instr.rd != 0)_0     -                             
  Row   2:    ***0***  (instr.rd != 0)_1     -                             

----------------Focused Condition View-------------------
Line       183 Item    1  (instr.rd != 0)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (instr.rd != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (instr.rd != 0)_0     -                             
  Row   2:    ***0***  (instr.rd != 0)_1     -                             

----------------Focused Condition View-------------------
Line       188 Item    1  (instr.rd != 0)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (instr.rd != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (instr.rd != 0)_0     -                             
  Row   2:    ***0***  (instr.rd != 0)_1     -                             

----------------Focused Condition View-------------------
Line       198 Item    1  (this.vif.reset_n === 1'b0)
Condition totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.vif.reset_n === 1'b0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  (this.vif.reset_n === 1'b0)_0  -                             
  Row   2:    ***0***  (this.vif.reset_n === 1'b0)_1  -                             


----------------Focused Condition View-------------------
Line       32 Item    1  ((exp.rd == act.rd) && (exp.data == act.data))
Condition totals: 0 of 2 input terms covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
      (exp.rd == act.rd)         N  '_0' not hit             Hit '_0'
  (exp.data == act.data)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (exp.rd == act.rd)_0      -                             
  Row   2:          1  (exp.rd == act.rd)_1      (exp.data == act.data)        
  Row   3:    ***0***  (exp.data == act.data)_0  (exp.rd == act.rd)            
  Row   4:          1  (exp.data == act.data)_1  (exp.rd == act.rd)            

----------------Focused Condition View-------------------
Line       33 Item    1  ((exp.addr[9:0] == act.addr[9:0]) && (exp.data == act.data) && (exp.mem_size == act.mem_size))
Condition totals: 0 of 3 input terms covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (exp.addr[9:0] == act.addr[9:0])         N  '_0' not hit             Hit '_0'
            (exp.data == act.data)         N  '_0' not hit             Hit '_0'
    (exp.mem_size == act.mem_size)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (exp.addr[9:0] == act.addr[9:0])_0  -                             
  Row   2:          1  (exp.addr[9:0] == act.addr[9:0])_1  ((exp.data == act.data) && (exp.mem_size == act.mem_size))
  Row   3:    ***0***  (exp.data == act.data)_0            (exp.addr[9:0] == act.addr[9:0])
  Row   4:          1  (exp.data == act.data)_1            ((exp.addr[9:0] == act.addr[9:0]) && (exp.mem_size == act.mem_size))
  Row   5:    ***0***  (exp.mem_size == act.mem_size)_0    ((exp.addr[9:0] == act.addr[9:0]) && (exp.data == act.data))
  Row   6:          1  (exp.mem_size == act.mem_size)_1    ((exp.addr[9:0] == act.addr[9:0]) && (exp.data == act.data))

----------------Focused Condition View-------------------
Line       34 Item    1  ((exp.pc == act.pc) && (exp.taken == act.taken))
Condition totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
        (exp.pc == act.pc)         N  '_0' not hit             Hit '_0'
  (exp.taken == act.taken)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  (exp.pc == act.pc)_0        -                             
  Row   2:          1  (exp.pc == act.pc)_1        (exp.taken == act.taken)      
  Row   3:    ***0***  (exp.taken == act.taken)_0  (exp.pc == act.pc)            
  Row   4:          1  (exp.taken == act.taken)_1  (exp.pc == act.pc)            

----------------Focused Condition View-------------------
Line       59 Item    1  (size(this.exp_wb_q) || size(this.act_wb_q) || size(this.exp_store_q) || size(this.act_store_q) || size(this.exp_branch_q) || size(this.act_branch_q))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                                             -----------  --------  -----------------------  --------------
  (size(this.exp_wb_q) || size(this.act_wb_q) || size(this.exp_store_q) || size(this.act_store_q) || size(this.exp_branch_q) || size(this.act_branch_q))         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                                      -------------------------     
  Row   1:          1  (size(this.exp_wb_q) || size(this.act_wb_q) || size(this.exp_store_q) || size(this.act_store_q) || size(this.exp_branch_q) || size(this.act_branch_q))_0  -                             
  Row   2:    ***0***  (size(this.exp_wb_q) || size(this.act_wb_q) || size(this.exp_store_q) || size(this.act_store_q) || size(this.exp_branch_q) || size(this.act_branch_q))_1  -                             


----------------Focused Condition View-------------------
Line       94 Item    1  (this.vif.reset_n === 1'b0)
Condition totals: 1 of 1 input term covered = 100.00%


----------------Focused Condition View-------------------
Line       3 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       3 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             



----------------Focused Condition View-------------------
Line       15 Item    1  (this.max_cycles == 0)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (this.max_cycles == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (this.max_cycles == 0)_0  -                             
  Row   2:    ***0***  (this.max_cycles == 0)_1  -                             

----------------Focused Condition View-------------------
Line       37 Item    1  (~this.expect_indication && this.mon_vif.indication)
Condition totals: 0 of 2 input terms covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
   this.expect_indication         N  '_0' not hit             Hit '_0'
  this.mon_vif.indication         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  this.expect_indication_0   this.mon_vif.indication       
  Row   2:          1  this.expect_indication_1   -                             
  Row   3:    ***0***  this.mon_vif.indication_0  ~this.expect_indication       
  Row   4:    ***0***  this.mon_vif.indication_1  ~this.expect_indication       

----------------Focused Condition View-------------------
Line       38 Item    1  (this.expect_indication && ~this.mon_vif.indication)
Condition totals: 0 of 2 input terms covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
   this.expect_indication         N  No hits                  Hit '_0' and '_1'
  this.mon_vif.indication         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  this.expect_indication_0   -                             
  Row   2:    ***0***  this.expect_indication_1   ~this.mon_vif.indication      
  Row   3:    ***0***  this.mon_vif.indication_0  this.expect_indication        
  Row   4:          1  this.mon_vif.indication_1  this.expect_indication        

----------------Focused Condition View-------------------
Line       44 Item    1  (~this.timed_out && (errs == 0) && is_ok(this.m_env.m_scoreboard))
Condition totals: 0 of 3 input terms covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
                  this.timed_out         N  '_1' not hit             Hit '_1'
                     (errs == 0)         N  '_0' not hit             Hit '_0'
  is_ok(this.m_env.m_scoreboard)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  this.timed_out_0                  ((errs == 0) && is_ok(this.m_env.m_scoreboard))
  Row   2:    ***0***  this.timed_out_1                  -                             
  Row   3:    ***0***  (errs == 0)_0                     ~this.timed_out               
  Row   4:          1  (errs == 0)_1                     (~this.timed_out && is_ok(this.m_env.m_scoreboard))
  Row   5:    ***0***  is_ok(this.m_env.m_scoreboard)_0  (~this.timed_out && (errs == 0))
  Row   6:          1  is_ok(this.m_env.m_scoreboard)_1  (~this.timed_out && (errs == 0))

----------------Focused Condition View-------------------
Line       45 Item    1  (this.timed_out || this.mon_vif.indication || ~is_ok(this.m_env.m_scoreboard) || (errs != 0))
Condition totals: 0 of 4 input terms covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
                  this.timed_out         N  No hits                  Hit '_0' and '_1'
         this.mon_vif.indication         N  No hits                  Hit '_0' and '_1'
  is_ok(this.m_env.m_scoreboard)         N  No hits                  Hit '_0' and '_1'
                     (errs != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  this.timed_out_0                  ~(this.mon_vif.indication || (~is_ok(this.m_env.m_scoreboard) || (errs != 0)))
  Row   2:    ***0***  this.timed_out_1                  -                             
  Row   3:    ***0***  this.mon_vif.indication_0         (~this.timed_out && ~(~is_ok(this.m_env.m_scoreboard) || (errs != 0)))
  Row   4:    ***0***  this.mon_vif.indication_1         ~this.timed_out               
  Row   5:    ***0***  is_ok(this.m_env.m_scoreboard)_0  (~this.timed_out && ~this.mon_vif.indication)
  Row   6:    ***0***  is_ok(this.m_env.m_scoreboard)_1  (~this.timed_out && ~this.mon_vif.indication && ~(errs != 0))
  Row   7:    ***0***  (errs != 0)_0                     (~this.timed_out && ~this.mon_vif.indication && is_ok(this.m_env.m_scoreboard))
  Row   8:    ***0***  (errs != 0)_1                     (~this.timed_out && ~this.mon_vif.indication && is_ok(this.m_env.m_scoreboard))

----------------Focused Condition View-------------------
Line       279 Item    1  (cov != null)
Condition totals: 0 of 1 input term covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (cov != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (cov != null)_0       -                             
  Row   2:          1  (cov != null)_1       -                             



Covergroup Coverage:
    Covergroups                      6        na        na    78.12%
        Coverpoints/Crosses         23        na        na        na
            Covergroup Bins        170        93        77    54.70%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /cpu_tb_pkg/cpu_coverage/issue_cg                76.38%        100          -    Uncovered            
    covered/total bins:                                    44         91          -                      
    missing/total bins:                                    47         91          -                      
    % Hit:                                             48.35%        100          -                      
    Coverpoint cp_opcode                               66.66%        100          -    Uncovered            
        covered/total bins:                                 6          9          -                      
        missing/total bins:                                 3          9          -                      
        % Hit:                                         66.66%        100          -                      
        bin r_type                                         10          1          -    Covered              
        bin i_alu                                          11          1          -    Covered              
        bin i_load                                          5          1          -    Covered              
        bin s_type                                          3          1          -    Covered              
        bin b_type                                          5          1          -    Covered              
        bin j_type                                          0          1          -    ZERO                 
        bin i_jalr                                          1          1          -    Covered              
        bin u_lui                                           0          1          -    ZERO                 
        bin u_auipc                                         0          1          -    ZERO                 
        default bin other                             2056762                     -    Occurred             
    Coverpoint cp_funct3                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin all[0]                                    2056772          1          -    Covered              
        bin all[1]                                          5          1          -    Covered              
        bin all[2]                                          3          1          -    Covered              
        bin all[3]                                          1          1          -    Covered              
        bin all[4]                                          4          1          -    Covered              
        bin all[5]                                          6          1          -    Covered              
        bin all[6]                                          2          1          -    Covered              
        bin all[7]                                          3          1          -    Covered              
    Coverpoint cp_funct7b5                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero                                      2056792          1          -    Covered              
        bin one                                             4          1          -    Covered              
    Cross opc_f3_cross                                 38.88%        100          -    Uncovered            
        covered/total bins:                                28         72          -                      
        missing/total bins:                                44         72          -                      
        % Hit:                                         38.88%        100          -                      
        Auto, Default and User Defined Bins:
            bin <i_jalr,all[0]>                             1          1          -    Covered              
            bin <b_type,all[7]>                             1          1          -    Covered              
            bin <b_type,all[5]>                             1          1          -    Covered              
            bin <b_type,all[4]>                             1          1          -    Covered              
            bin <b_type,all[1]>                             1          1          -    Covered              
            bin <b_type,all[0]>                             1          1          -    Covered              
            bin <s_type,all[2]>                             1          1          -    Covered              
            bin <s_type,all[1]>                             1          1          -    Covered              
            bin <s_type,all[0]>                             1          1          -    Covered              
            bin <i_load,all[5]>                             1          1          -    Covered              
            bin <i_load,all[4]>                             1          1          -    Covered              
            bin <i_load,all[2]>                             1          1          -    Covered              
            bin <i_load,all[1]>                             1          1          -    Covered              
            bin <i_load,all[0]>                             1          1          -    Covered              
            bin <i_alu,all[7]>                              1          1          -    Covered              
            bin <i_alu,all[6]>                              1          1          -    Covered              
            bin <i_alu,all[5]>                              2          1          -    Covered              
            bin <i_alu,all[4]>                              1          1          -    Covered              
            bin <i_alu,all[1]>                              1          1          -    Covered              
            bin <i_alu,all[0]>                              5          1          -    Covered              
            bin <r_type,all[7]>                             1          1          -    Covered              
            bin <r_type,all[6]>                             1          1          -    Covered              
            bin <r_type,all[5]>                             2          1          -    Covered              
            bin <r_type,all[4]>                             1          1          -    Covered              
            bin <r_type,all[3]>                             1          1          -    Covered              
            bin <r_type,all[2]>                             1          1          -    Covered              
            bin <r_type,all[1]>                             1          1          -    Covered              
            bin <r_type,all[0]>                             2          1          -    Covered              
            bin <u_auipc,*>                                 0          1          8    ZERO                 
            bin <u_lui,*>                                   0          1          8    ZERO                 
            bin <j_type,*>                                  0          1          8    ZERO                 
            bin <i_jalr,all[7]>                             0          1          1    ZERO                 
            bin <s_type,all[7]>                             0          1          1    ZERO                 
            bin <i_load,all[7]>                             0          1          1    ZERO                 
            bin <i_jalr,all[6]>                             0          1          1    ZERO                 
            bin <b_type,all[6]>                             0          1          1    ZERO                 
            bin <s_type,all[6]>                             0          1          1    ZERO                 
            bin <i_load,all[6]>                             0          1          1    ZERO                 
            bin <i_jalr,all[5]>                             0          1          1    ZERO                 
            bin <s_type,all[5]>                             0          1          1    ZERO                 
            bin <i_jalr,all[4]>                             0          1          1    ZERO                 
            bin <s_type,all[4]>                             0          1          1    ZERO                 
            bin <i_jalr,all[3]>                             0          1          1    ZERO                 
            bin <b_type,all[3]>                             0          1          1    ZERO                 
            bin <s_type,all[3]>                             0          1          1    ZERO                 
            bin <i_load,all[3]>                             0          1          1    ZERO                 
            bin <i_alu,all[3]>                              0          1          1    ZERO                 
            bin <i_jalr,all[2]>                             0          1          1    ZERO                 
            bin <b_type,all[2]>                             0          1          1    ZERO                 
            bin <i_alu,all[2]>                              0          1          1    ZERO                 
            bin <i_jalr,all[1]>                             0          1          1    ZERO                 
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::issue_cg  
                                                       76.38%        100          -    Uncovered            
    covered/total bins:                                    44         91          -                      
    missing/total bins:                                    47         91          -                      
    % Hit:                                             48.35%        100          -                      
    Coverpoint cp_opcode                               66.66%        100          -    Uncovered            
        covered/total bins:                                 6          9          -                      
        missing/total bins:                                 3          9          -                      
        % Hit:                                         66.66%        100          -                      
        bin r_type                                         10          1          -    Covered              
        bin i_alu                                          11          1          -    Covered              
        bin i_load                                          5          1          -    Covered              
        bin s_type                                          3          1          -    Covered              
        bin b_type                                          5          1          -    Covered              
        bin j_type                                          0          1          -    ZERO                 
        bin i_jalr                                          1          1          -    Covered              
        bin u_lui                                           0          1          -    ZERO                 
        bin u_auipc                                         0          1          -    ZERO                 
        default bin other                             2056762                     -    Occurred             
    Coverpoint cp_funct3                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin all[0]                                    2056772          1          -    Covered              
        bin all[1]                                          5          1          -    Covered              
        bin all[2]                                          3          1          -    Covered              
        bin all[3]                                          1          1          -    Covered              
        bin all[4]                                          4          1          -    Covered              
        bin all[5]                                          6          1          -    Covered              
        bin all[6]                                          2          1          -    Covered              
        bin all[7]                                          3          1          -    Covered              
    Coverpoint cp_funct7b5                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero                                      2056792          1          -    Covered              
        bin one                                             4          1          -    Covered              
    Cross opc_f3_cross                                 38.88%        100          -    Uncovered            
        covered/total bins:                                28         72          -                      
        missing/total bins:                                44         72          -                      
        % Hit:                                         38.88%        100          -                      
        Auto, Default and User Defined Bins:
            bin <i_jalr,all[0]>                             1          1          -    Covered              
            bin <b_type,all[7]>                             1          1          -    Covered              
            bin <b_type,all[5]>                             1          1          -    Covered              
            bin <b_type,all[4]>                             1          1          -    Covered              
            bin <b_type,all[1]>                             1          1          -    Covered              
            bin <b_type,all[0]>                             1          1          -    Covered              
            bin <s_type,all[2]>                             1          1          -    Covered              
            bin <s_type,all[1]>                             1          1          -    Covered              
            bin <s_type,all[0]>                             1          1          -    Covered              
            bin <i_load,all[5]>                             1          1          -    Covered              
            bin <i_load,all[4]>                             1          1          -    Covered              
            bin <i_load,all[2]>                             1          1          -    Covered              
            bin <i_load,all[1]>                             1          1          -    Covered              
            bin <i_load,all[0]>                             1          1          -    Covered              
            bin <i_alu,all[7]>                              1          1          -    Covered              
            bin <i_alu,all[6]>                              1          1          -    Covered              
            bin <i_alu,all[5]>                              2          1          -    Covered              
            bin <i_alu,all[4]>                              1          1          -    Covered              
            bin <i_alu,all[1]>                              1          1          -    Covered              
            bin <i_alu,all[0]>                              5          1          -    Covered              
            bin <r_type,all[7]>                             1          1          -    Covered              
            bin <r_type,all[6]>                             1          1          -    Covered              
            bin <r_type,all[5]>                             2          1          -    Covered              
            bin <r_type,all[4]>                             1          1          -    Covered              
            bin <r_type,all[3]>                             1          1          -    Covered              
            bin <r_type,all[2]>                             1          1          -    Covered              
            bin <r_type,all[1]>                             1          1          -    Covered              
            bin <r_type,all[0]>                             2          1          -    Covered              
            bin <u_auipc,*>                                 0          1          8    ZERO                 
            bin <u_lui,*>                                   0          1          8    ZERO                 
            bin <j_type,*>                                  0          1          8    ZERO                 
            bin <i_jalr,all[7]>                             0          1          1    ZERO                 
            bin <s_type,all[7]>                             0          1          1    ZERO                 
            bin <i_load,all[7]>                             0          1          1    ZERO                 
            bin <i_jalr,all[6]>                             0          1          1    ZERO                 
            bin <b_type,all[6]>                             0          1          1    ZERO                 
            bin <s_type,all[6]>                             0          1          1    ZERO                 
            bin <i_load,all[6]>                             0          1          1    ZERO                 
            bin <i_jalr,all[5]>                             0          1          1    ZERO                 
            bin <s_type,all[5]>                             0          1          1    ZERO                 
            bin <i_jalr,all[4]>                             0          1          1    ZERO                 
            bin <s_type,all[4]>                             0          1          1    ZERO                 
            bin <i_jalr,all[3]>                             0          1          1    ZERO                 
            bin <b_type,all[3]>                             0          1          1    ZERO                 
            bin <s_type,all[3]>                             0          1          1    ZERO                 
            bin <i_load,all[3]>                             0          1          1    ZERO                 
            bin <i_alu,all[3]>                              0          1          1    ZERO                 
            bin <i_jalr,all[2]>                             0          1          1    ZERO                 
            bin <b_type,all[2]>                             0          1          1    ZERO                 
            bin <i_alu,all[2]>                              0          1          1    ZERO                 
            bin <i_jalr,all[1]>                             0          1          1    ZERO                 
 TYPE /cpu_tb_pkg/cpu_coverage/wb_cg                   88.88%        100          -    Uncovered            
    covered/total bins:                                     9         11          -                      
    missing/total bins:                                     2         11          -                      
    % Hit:                                             81.81%        100          -                      
    Coverpoint cp_load                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin load                                            5          1          -    Covered              
        bin alu                                            21          1          -    Covered              
    Coverpoint cp_mem_size                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                       23          1          -    Covered              
        bin bin_half                                        2          1          -    Covered              
        bin bin_word                                        1          1          -    Covered              
    Cross load_size_cross                              66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <load,bin_word>                             1          1          -    Covered              
            bin <load,bin_half>                             2          1          -    Covered              
            bin <alu,bin_byte>                             21          1          -    Covered              
            bin <load,bin_byte>                             2          1          -    Covered              
            bin <alu,bin_word>                              0          1          1    ZERO                 
            bin <alu,bin_half>                              0          1          1    ZERO                 
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::wb_cg  
                                                       88.88%        100          -    Uncovered            
    covered/total bins:                                     9         11          -                      
    missing/total bins:                                     2         11          -                      
    % Hit:                                             81.81%        100          -                      
    Coverpoint cp_load                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin load                                            5          1          -    Covered              
        bin alu                                            21          1          -    Covered              
    Coverpoint cp_mem_size                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                       23          1          -    Covered              
        bin bin_half                                        2          1          -    Covered              
        bin bin_word                                        1          1          -    Covered              
    Cross load_size_cross                              66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <load,bin_word>                             1          1          -    Covered              
            bin <load,bin_half>                             2          1          -    Covered              
            bin <alu,bin_byte>                             21          1          -    Covered              
            bin <load,bin_byte>                             2          1          -    Covered              
            bin <alu,bin_word>                              0          1          1    ZERO                 
            bin <alu,bin_half>                              0          1          1    ZERO                 
 TYPE /cpu_tb_pkg/cpu_coverage/store_cg                58.33%        100          -    Uncovered            
    covered/total bins:                                     8         19          -                      
    missing/total bins:                                    11         19          -                      
    % Hit:                                             42.10%        100          -                      
    Coverpoint cp_store_size                          100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                        1          1          -    Covered              
        bin bin_half                                        1          1          -    Covered              
        bin bin_word                                        1          1          -    Covered              
    Coverpoint cp_addr_align                           50.00%        100          -    Uncovered            
        covered/total bins:                                 2          4          -                      
        missing/total bins:                                 2          4          -                      
        % Hit:                                         50.00%        100          -                      
        bin b0                                              2          1          -    Covered              
        bin b1                                              0          1          -    ZERO                 
        bin b2                                              1          1          -    Covered              
        bin b3                                              0          1          -    ZERO                 
    Cross store_cross                                  25.00%        100          -    Uncovered            
        covered/total bins:                                 3         12          -                      
        missing/total bins:                                 9         12          -                      
        % Hit:                                         25.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bin_half,b2>                               1          1          -    Covered              
            bin <bin_word,b0>                               1          1          -    Covered              
            bin <bin_byte,b0>                               1          1          -    Covered              
            bin <*,b3>                                      0          1          3    ZERO                 
            bin <*,b1>                                      0          1          3    ZERO                 
            bin <bin_word,b2>                               0          1          1    ZERO                 
            bin <bin_byte,b2>                               0          1          1    ZERO                 
            bin <bin_half,b0>                               0          1          1    ZERO                 
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::store_cg  
                                                       58.33%        100          -    Uncovered            
    covered/total bins:                                     8         19          -                      
    missing/total bins:                                    11         19          -                      
    % Hit:                                             42.10%        100          -                      
    Coverpoint cp_store_size                          100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                        1          1          -    Covered              
        bin bin_half                                        1          1          -    Covered              
        bin bin_word                                        1          1          -    Covered              
    Coverpoint cp_addr_align                           50.00%        100          -    Uncovered            
        covered/total bins:                                 2          4          -                      
        missing/total bins:                                 2          4          -                      
        % Hit:                                         50.00%        100          -                      
        bin b0                                              2          1          -    Covered              
        bin b1                                              0          1          -    ZERO                 
        bin b2                                              1          1          -    Covered              
        bin b3                                              0          1          -    ZERO                 
    Cross store_cross                                  25.00%        100          -    Uncovered            
        covered/total bins:                                 3         12          -                      
        missing/total bins:                                 9         12          -                      
        % Hit:                                         25.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bin_half,b2>                               1          1          -    Covered              
            bin <bin_word,b0>                               1          1          -    Covered              
            bin <bin_byte,b0>                               1          1          -    Covered              
            bin <*,b3>                                      0          1          3    ZERO                 
            bin <*,b1>                                      0          1          3    ZERO                 
            bin <bin_word,b2>                               0          1          1    ZERO                 
            bin <bin_byte,b2>                               0          1          1    ZERO                 
            bin <bin_half,b0>                               0          1          1    ZERO                 
 TYPE /cpu_tb_pkg/cpu_coverage/branch_cg               64.58%        100          -    Uncovered            
    covered/total bins:                                    12         26          -                      
    missing/total bins:                                    14         26          -                      
    % Hit:                                             46.15%        100          -                      
    Coverpoint cp_taken                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin taken                                           3          1          -    Covered              
        bin not_taken                                       2          1          -    Covered              
    Coverpoint cp_f3                                   62.50%        100          -    Uncovered            
        covered/total bins:                                 5          8          -                      
        missing/total bins:                                 3          8          -                      
        % Hit:                                         62.50%        100          -                      
        bin all[0]                                          1          1          -    Covered              
        bin all[1]                                          1          1          -    Covered              
        bin all[2]                                          0          1          -    ZERO                 
        bin all[3]                                          0          1          -    ZERO                 
        bin all[4]                                          1          1          -    Covered              
        bin all[5]                                          1          1          -    Covered              
        bin all[6]                                          0          1          -    ZERO                 
        bin all[7]                                          1          1          -    Covered              
    Cross branch_cross                                 31.25%        100          -    Uncovered            
        covered/total bins:                                 5         16          -                      
        missing/total bins:                                11         16          -                      
        % Hit:                                         31.25%        100          -                      
        Auto, Default and User Defined Bins:
            bin <all[4],not_taken>                          1          1          -    Covered              
            bin <all[1],not_taken>                          1          1          -    Covered              
            bin <all[7],taken>                              1          1          -    Covered              
            bin <all[5],taken>                              1          1          -    Covered              
            bin <all[0],taken>                              1          1          -    Covered              
            bin <all[6],*>                                  0          1          2    ZERO                 
            bin <all[3],*>                                  0          1          2    ZERO                 
            bin <all[2],*>                                  0          1          2    ZERO                 
            bin <all[7],not_taken>                          0          1          1    ZERO                 
            bin <all[5],not_taken>                          0          1          1    ZERO                 
            bin <all[0],not_taken>                          0          1          1    ZERO                 
            bin <all[4],taken>                              0          1          1    ZERO                 
            bin <all[1],taken>                              0          1          1    ZERO                 
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::branch_cg  
                                                       64.58%        100          -    Uncovered            
    covered/total bins:                                    12         26          -                      
    missing/total bins:                                    14         26          -                      
    % Hit:                                             46.15%        100          -                      
    Coverpoint cp_taken                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin taken                                           3          1          -    Covered              
        bin not_taken                                       2          1          -    Covered              
    Coverpoint cp_f3                                   62.50%        100          -    Uncovered            
        covered/total bins:                                 5          8          -                      
        missing/total bins:                                 3          8          -                      
        % Hit:                                         62.50%        100          -                      
        bin all[0]                                          1          1          -    Covered              
        bin all[1]                                          1          1          -    Covered              
        bin all[2]                                          0          1          -    ZERO                 
        bin all[3]                                          0          1          -    ZERO                 
        bin all[4]                                          1          1          -    Covered              
        bin all[5]                                          1          1          -    Covered              
        bin all[6]                                          0          1          -    ZERO                 
        bin all[7]                                          1          1          -    Covered              
    Cross branch_cross                                 31.25%        100          -    Uncovered            
        covered/total bins:                                 5         16          -                      
        missing/total bins:                                11         16          -                      
        % Hit:                                         31.25%        100          -                      
        Auto, Default and User Defined Bins:
            bin <all[4],not_taken>                          1          1          -    Covered              
            bin <all[1],not_taken>                          1          1          -    Covered              
            bin <all[7],taken>                              1          1          -    Covered              
            bin <all[5],taken>                              1          1          -    Covered              
            bin <all[0],taken>                              1          1          -    Covered              
            bin <all[6],*>                                  0          1          2    ZERO                 
            bin <all[3],*>                                  0          1          2    ZERO                 
            bin <all[2],*>                                  0          1          2    ZERO                 
            bin <all[7],not_taken>                          0          1          1    ZERO                 
            bin <all[5],not_taken>                          0          1          1    ZERO                 
            bin <all[0],not_taken>                          0          1          1    ZERO                 
            bin <all[4],taken>                              0          1          1    ZERO                 
            bin <all[1],taken>                              0          1          1    ZERO                 
 TYPE /cpu_tb_pkg/cpu_coverage/mem_cg                 100.00%        100          -    Covered              
    covered/total bins:                                     9          9          -                      
    missing/total bins:                                     0          9          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_is_read                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         3          1          -    Covered              
        bin auto[1]                                         5          1          -    Covered              
    Coverpoint cp_is_write                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         5          1          -    Covered              
        bin auto[1]                                         3          1          -    Covered              
    Coverpoint cp_mem_size                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                        3          1          -    Covered              
        bin bin_half                                        3          1          -    Covered              
        bin bin_word                                        2          1          -    Covered              
    Coverpoint cp_sign                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         5          1          -    Covered              
        bin auto[1]                                         3          1          -    Covered              
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::mem_cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     9          9          -                      
    missing/total bins:                                     0          9          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_is_read                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         3          1          -    Covered              
        bin auto[1]                                         5          1          -    Covered              
    Coverpoint cp_is_write                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         5          1          -    Covered              
        bin auto[1]                                         3          1          -    Covered              
    Coverpoint cp_mem_size                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                        3          1          -    Covered              
        bin bin_half                                        3          1          -    Covered              
        bin bin_word                                        2          1          -    Covered              
    Coverpoint cp_sign                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         5          1          -    Covered              
        bin auto[1]                                         3          1          -    Covered              
 TYPE /cpu_tb_pkg/cpu_coverage/pipe_cg                 80.55%        100          -    Uncovered            
    covered/total bins:                                    11         14          -                      
    missing/total bins:                                     3         14          -                      
    % Hit:                                             78.57%        100          -                      
    Coverpoint cp_fwdA                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin none                                      2057181          1          -    Covered              
        bin ex                                              2          1          -    Covered              
        bin mem                                             2          1          -    Covered              
    Coverpoint cp_fwdB                                 33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        bin none                                      2057185          1          -    Covered              
        bin ex                                              0          1          -    ZERO                 
        bin mem                                             0          1          -    ZERO                 
    Coverpoint cp_flush                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin none                                      2056797          1          -    Covered              
        bin any                                           388          1          -    Covered              
    Coverpoint cp_stall                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin stall                                     2057138          1          -    Covered              
        bin run                                            47          1          -    Covered              
    Coverpoint cp_pred                                 50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        bin taken                                           0          1          -    ZERO                 
        bin not_taken                                 2057185          1          -    Covered              
    Coverpoint cp_mispredict                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin miss                                            3          1          -    Covered              
        bin hit                                       2057182          1          -    Covered              
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::pipe_cg  
                                                       80.55%        100          -    Uncovered            
    covered/total bins:                                    11         14          -                      
    missing/total bins:                                     3         14          -                      
    % Hit:                                             78.57%        100          -                      
    Coverpoint cp_fwdA                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin none                                      2057181          1          -    Covered              
        bin ex                                              2          1          -    Covered              
        bin mem                                             2          1          -    Covered              
    Coverpoint cp_fwdB                                 33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        bin none                                      2057185          1          -    Covered              
        bin ex                                              0          1          -    ZERO                 
        bin mem                                             0          1          -    ZERO                 
    Coverpoint cp_flush                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin none                                      2056797          1          -    Covered              
        bin any                                           388          1          -    Covered              
    Coverpoint cp_stall                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin stall                                     2057138          1          -    Covered              
        bin run                                            47          1          -    Covered              
    Coverpoint cp_pred                                 50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        bin taken                                           0          1          -    ZERO                 
        bin not_taken                                 2057185          1          -    Covered              
    Coverpoint cp_mispredict                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin miss                                            3          1          -    Covered              
        bin hit                                       2057182          1          -    Covered              
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      6         0         6     0.00%

================================Expression Details================================

Expression Coverage for instance /cpu_tb_pkg --

  File tb/ref/cpu_ref_model.sv
----------------Focused Expression View-----------------
Line       160 Item    1  (rs1_val == rs2_val)
Expression totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (rs1_val == rs2_val)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (rs1_val == rs2_val)_0  -                             
  Row   2:          1  (rs1_val == rs2_val)_1  -                             

----------------Focused Expression View-----------------
Line       161 Item    1  (rs1_val != rs2_val)
Expression totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (rs1_val != rs2_val)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (rs1_val != rs2_val)_0  -                             
  Row   2:    ***0***  (rs1_val != rs2_val)_1  -                             

----------------Focused Expression View-----------------
Line       162 Item    1  (rs1_val < rs2_val)
Expression totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (rs1_val < rs2_val)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (rs1_val < rs2_val)_0  -                             
  Row   2:    ***0***  (rs1_val < rs2_val)_1  -                             

----------------Focused Expression View-----------------
Line       163 Item    1  (rs1_val >= rs2_val)
Expression totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (rs1_val >= rs2_val)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (rs1_val >= rs2_val)_0  -                             
  Row   2:          1  (rs1_val >= rs2_val)_1  -                             

----------------Focused Expression View-----------------
Line       164 Item    1  (rs1_val < rs2_val)
Expression totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (rs1_val < rs2_val)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (rs1_val < rs2_val)_0  -                             
  Row   2:    ***0***  (rs1_val < rs2_val)_1  -                             

----------------Focused Expression View-----------------
Line       165 Item    1  (rs1_val >= rs2_val)
Expression totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (rs1_val >= rs2_val)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (rs1_val >= rs2_val)_0  -                             
  Row   2:          1  (rs1_val >= rs2_val)_1  -                             







Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     726       416       310    57.30%

================================Statement Details================================

Statement Coverage for instance /cpu_tb_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File tb/pkg/cpu_typedefs.sv
    9               1                    2056797     
    20              1                         12     
    31              1                         28     
    32              1                         28     
    43              1                          9     
    44              1                          9     
    55              1                          6     
    56              1                          6     
    65              1                          2     
    66              1                          2     
    75              1                          1     
    76              1                          1     
    81              1                          3     
    83              1                          1     
    84              1                          3     
    88              1                          7     
    94              1                    ***0***     
    94              2                    ***0***     
    94              3                    ***0***     
    94              4                    ***0***     
    94              5                    ***0***     
    94              6                    ***0***     
    94              7                    ***0***     
    94              8                    ***0***     
    94              9                    ***0***     
    94             10                    ***0***     
    95              1                    2056797     
    96              1                    ***0***     
    106             1                    ***0***     
    106             2                    ***0***     
    106             3                    ***0***     
    106             4                    ***0***     
    106             5                    ***0***     
    106             6                    ***0***     
    106             7                    ***0***     
    106             8                    ***0***     
    106             9                    ***0***     
    106            10                    ***0***     
    107             1                         52     
    115             1                    ***0***     
    115             2                    ***0***     
    115             3                    ***0***     
    115             4                    ***0***     
    115             5                    ***0***     
    115             6                    ***0***     
    115             7                    ***0***     
    115             8                    ***0***     
    115             9                    ***0***     
    115            10                    ***0***     
    116             1                          6     
    123             1                    ***0***     
    123             2                    ***0***     
    123             3                    ***0***     
    123             4                    ***0***     
    123             5                    ***0***     
    123             6                    ***0***     
    123             7                    ***0***     
    123             8                    ***0***     
    123             9                    ***0***     
    123            10                    ***0***     
    124             1                         10     
    133             1                    ***0***     
    133             2                    ***0***     
    133             3                    ***0***     
    133             4                    ***0***     
    133             5                    ***0***     
    133             6                    ***0***     
    133             7                    ***0***     
    133             8                    ***0***     
    133             9                    ***0***     
    133            10                    ***0***     
    134             1                          8     
  File tb/monitors/cpu_monitors.sv
    3               1                    ***0***     
    3               2                    ***0***     
    3               3                    ***0***     
    6               1                          1     
    6               2                          1     
    7               1                          1     
    7               2                    ***0***     
    8               1                          1     
    8               2                    2057195     
    8               3                          9     
    8               4                    2056797     
    8               5                    2056797     
    8               6                    2056797     
    8               7                    2056797     
    12              1                    ***0***     
    12              2                    ***0***     
    12              3                    ***0***     
    14              1                          1     
    14              2                          1     
    15              1                          1     
    15              2                    ***0***     
    16              1                          1     
    16              2                    2057196     
    16              3                         10     
    16              4                         26     
    16              5                         26     
    16              6                         26     
    16              7                         26     
    16              8                         26     
    16              9                         26     
    16             10                         26     
    16             11                         26     
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    22              1                          1     
    22              2                          1     
    23              1                          1     
    23              2                    ***0***     
    24              1                          1     
    24              2                    2057196     
    24              3                         10     
    24              4                          3     
    24              5                          3     
    24              6                          3     
    24              7                          3     
    24              8                          3     
    24              9                          3     
    28              1                    ***0***     
    28              2                    ***0***     
    28              3                    ***0***     
    30              1                          1     
    30              2                          1     
    31              1                          1     
    31              2                    ***0***     
    32              1                          1     
    32              2                    2057196     
    32              3                         10     
    32              4                          8     
    32              5                          8     
    32              6                          8     
    32              7                          8     
    32              8                          8     
    32              9                          8     
    32             10                          8     
    36              1                    ***0***     
    36              2                    ***0***     
    36              3                    ***0***     
    38              1                          1     
    38              2                          1     
    39              1                          1     
    39              2                    ***0***     
    40              1                          1     
    40              2                    2057196     
    40              3                         10     
    40              4                          5     
    40              5                          5     
    40              6                          5     
    40              7                          5     
    40              8                          5     
  File tb/ref/cpu_ref_model.sv
    3               1                    ***0***     
    3               2                    ***0***     
    3               3                    ***0***     
    15              1                          1     
    16              1                          1     
    17              1                          1     
    18              1                          1     
    19              1                          1     
    23              1                          1     
    25              1                    ***0***     
    29              1                          1     
    29              2                         32     
    29              3                         32     
    30              1                          1     
    30              2                       1024     
    30              3                       1024     
    34              1                          8     
    42              1                          5     
    43              1                          5     
    44              1                          5     
    45              1                          5     
    46              1                          5     
    48              1                          2     
    49              1                          2     
    49              2                          2     
    50              1                          1     
    50              2                          1     
    51              1                    ***0***     
    56              1                          3     
    58              1                          1     
    59              1                          1     
    59              2                          1     
    60              1                          1     
    60              2                          1     
    60              3                          1     
    60              4                          1     
    61              1                    ***0***     
    67              1                         10     
    68              1                         11     
    69              1                          5     
    70              1                          3     
    71              1                          5     
    72              1                    ***0***     
    73              1                          1     
    74              1                    ***0***     
    75              1                    ***0***     
    76              1                          1     
    85              1                    2056797     
    85              2                    2056797     
    86              1                    2056761     
    88              1                         36     
    89              1                         36     
    90              1                         36     
    91              1                         36     
    96              1                          2     
    97              1                          1     
    98              1                          1     
    99              1                          1     
    100             1                          1     
    101             1                          2     
    102             1                          1     
    103             1                          1     
    104             1                    ***0***     
    107             1                         10     
    108             1                         10     
    108             2                         10     
    108             3                         10     
    108             4                         10     
    108             5                         10     
    108             6                         10     
    108             7                         10     
    108             8                         10     
    114             1                          5     
    115             1                          1     
    116             1                    ***0***     
    117             1                    ***0***     
    118             1                          1     
    119             1                          2     
    120             1                          1     
    121             1                          1     
    122             1                    ***0***     
    125             1                         11     
    126             1                         11     
    126             2                         11     
    126             3                         11     
    126             4                         11     
    126             5                         11     
    126             6                         11     
    126             7                         11     
    126             8                         11     
    131             1                          5     
    133             1                          1     
    134             1                          1     
    135             1                          1     
    136             1                          1     
    137             1                          1     
    138             1                    ***0***     
    141             1                          5     
    142             1                          5     
    142             2                          5     
    142             3                          5     
    142             4                          5     
    142             5                          5     
    142             6                          5     
    142             7                          5     
    142             8                          5     
    147             1                          3     
    149             1                          1     
    150             1                          1     
    151             1                          1     
    152             1                    ***0***     
    154             1                          3     
    154             2                          3     
    154             3                          3     
    154             4                          3     
    154             5                          3     
    154             6                          3     
    160             1                          1     
    161             1                          1     
    162             1                          1     
    163             1                          1     
    164             1                    ***0***     
    165             1                          1     
    166             1                    ***0***     
    168             1                          5     
    168             2                          5     
    168             3                          5     
    168             4                          5     
    168             5                          5     
    172             1                    ***0***     
    173             1                    ***0***     
    173             2                    ***0***     
    173             3                    ***0***     
    173             4                    ***0***     
    173             5                    ***0***     
    173             6                    ***0***     
    173             7                    ***0***     
    173             8                    ***0***     
    173             9                    ***0***     
    177             1                          1     
    178             1                    ***0***     
    178             2                    ***0***     
    178             3                    ***0***     
    178             4                    ***0***     
    178             5                    ***0***     
    178             6                    ***0***     
    178             7                    ***0***     
    178             8                    ***0***     
    178             9                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    183             2                    ***0***     
    183             3                    ***0***     
    183             4                    ***0***     
    183             5                    ***0***     
    183             6                    ***0***     
    183             7                    ***0***     
    183             8                    ***0***     
    183             9                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
    188             2                    ***0***     
    188             3                    ***0***     
    188             4                    ***0***     
    188             5                    ***0***     
    188             6                    ***0***     
    188             7                    ***0***     
    188             8                    ***0***     
    188             9                    ***0***     
    195             1                          1     
    196             1                          1     
    197             1                    2056798     
    198             1                    ***0***     
    198             2                    ***0***     
    199             1                    2056797     
  File tb/scoreboard/cpu_scoreboard.sv
    3               1                    ***0***     
    3               2                    ***0***     
    3               3                          6     
    20              1                          1     
    23              1                          1     
    24              1                          1     
    25              1                          1     
    26              1                          1     
    27              1                          1     
    28              1                          1     
    29              1                          1     
    32              1                          1     
    32              2                         27     
    32              3                         26     
    32              4                         26     
    32              5                         26     
    32              6                    ***0***     
    32              7                    ***0***     
    33              1                          1     
    33              2                          4     
    33              3                          3     
    33              4                          3     
    33              5                          3     
    33              6                    ***0***     
    33              7                    ***0***     
    34              1                          1     
    34              2                          6     
    34              3                          5     
    34              4                          5     
    34              5                          5     
    34              6                    ***0***     
    34              7                    ***0***     
    38              1                          1     
    38              2                         27     
    38              3                         26     
    39              1                          1     
    39              2                         27     
    39              3                         26     
    40              1                          1     
    40              2                          4     
    40              3                          3     
    41              1                          1     
    41              2                          4     
    41              3                          3     
    42              1                          1     
    42              2                          6     
    42              3                          5     
    43              1                          1     
    43              2                          6     
    43              3                          5     
    44              1                          1     
    44              2                          1     
    44              3                          1     
    49              1                          1     
    56              1                          1     
    57              1                          1     
    58              1                          1     
    60              1                    ***0***     
  File tb/coverage/cpu_coverage.sv
    3               1                    ***0***     
    3               2                    ***0***     
    3               3                    ***0***     
    71              1                          1     
    72              1                          1     
    73              1                          1     
    74              1                          1     
    75              1                          1     
    76              1                          1     
    77              1                          1     
    77              2                          1     
    77              3                          1     
    77              4                          1     
    77              5                          1     
    78              1                          1     
    82              1                          1     
    84              1                    ***0***     
    87              1                    2056797     
    88              1                         26     
    89              1                          3     
    90              1                          5     
    91              1                          8     
    94              1                          1     
    94              2                    2057196     
    94              3                         10     
    94              4                    2057185     
  File tb/sequences/cpu_sequences.sv
    3               1                    ***0***     
    3               2                    ***0***     
    3               3                    ***0***     
    3               4                    ***0***     
    3               5                    ***0***     
    3               6                          1     
    3               7                    ***0***     
    3               8                    ***0***     
    3               9                    ***0***     
    3              10                    ***0***     
    5               1                          1     
    6               1                          1     
    7               1                        237     
    7               2                        237     
    7               3                        237     
    7               4                        237     
    9               1                         59     
    9               2                         59     
    9               3                         59     
    9               4                         59     
    12              1                          1     
    13              1                         59     
    13              2                         58     
    14              1                          1     
  File tb/env/cpu_env.sv
    3               1                    ***0***     
    3               2                    ***0***     
    3               3                    ***0***     
    18              1                          1     
    22              1                          1     
    24              1                    ***0***     
    25              1                          1     
    26              1                          1     
    26              2                          1     
    27              1                          1     
    28              1                          1     
    30              1                          1     
    31              1                          1     
    32              1                          1     
    33              1                          1     
    34              1                          1     
    35              1                          1     
    37              1                          1     
    38              1                          1     
    39              1                          1     
    41              1                          1     
    45              1                          1     
    46              1                          1     
    48              1                          1     
    49              1                          1     
    51              1                          1     
    52              1                          1     
    54              1                          1     
    55              1                          1     
    57              1                          1     
    58              1                          1     
    59              1                          1     
    60              1                          1     
    61              1                          1     
  File tb/tests/cpu_tests.sv
    3               1                    ***0***     
    3               2                    ***0***     
    3               3                    ***0***     
    5               1                          1     
    5               2                          1     
    5               3                          1     
    7               1                          1     
    8               1                          1     
    8               2                          1     
    8               3                    ***0***     
    8               4                    ***0***     
    9               1                    ***0***     
    12              1                          1     
    13              1                          1     
    13              2                          5     
    13              3                          5     
    14              1                          1     
    15              1                          1     
    15              2                    ***0***     
    16              1                          1     
    17              1                          1     
    17              2                          1     
    17              3                          1     
    17              4                          1     
    20              1                          1     
    21              1                          1     
    22              1                          1     
    23              1                         20     
    23              2                         20     
    26              1                          1     
    27              1                    ***0***     
    28              1                    ***0***     
    29              1                    ***0***     
    29              2                    ***0***     
    32              1                         19     
    32              2                         20     
    33              1                    ***0***     
    34              1                    ***0***     
    36              1                          1     
    37              1                    ***0***     
    38              1                    ***0***     
    39              1                          1     
    40              1                          1     
    43              1                          1     
    43              2                          1     
    44              1                          1     
    46              1                    ***0***     
    48              1                    ***0***     
    53              1                    ***0***     
    53              2                    ***0***     
    53              3                    ***0***     
    54              1                    ***0***     
    55              1                    ***0***     
    55              2                    ***0***     
    55              3                    ***0***     
    58              1                    ***0***     
    59              1                    ***0***     
    64              1                    ***0***     
    64              2                    ***0***     
    64              3                    ***0***     
    65              1                    ***0***     
    66              1                    ***0***     
    66              2                    ***0***     
    68              1                    ***0***     
    69              1                    ***0***     
    70              1                    ***0***     
    71              1                    ***0***     
    72              1                    ***0***     
    73              1                    ***0***     
    74              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
    78              1                    ***0***     
    79              1                    ***0***     
    80              1                    ***0***     
    81              1                    ***0***     
    82              1                    ***0***     
    83              1                    ***0***     
    84              1                    ***0***     
    89              1                    ***0***     
    89              2                    ***0***     
    89              3                    ***0***     
    90              1                    ***0***     
    91              1                    ***0***     
    91              2                    ***0***     
    93              1                    ***0***     
    94              1                    ***0***     
    95              1                    ***0***     
    96              1                    ***0***     
    96              2                    ***0***     
    97              1                    ***0***     
    98              1                    ***0***     
    98              2                    ***0***     
    99              1                    ***0***     
    100             1                    ***0***     
    100             2                    ***0***     
    101             1                    ***0***     
    102             1                    ***0***     
    102             2                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    104             2                    ***0***     
    105             1                    ***0***     
    106             1                    ***0***     
    106             2                    ***0***     
    107             1                    ***0***     
    108             1                    ***0***     
    108             2                    ***0***     
    109             1                    ***0***     
    110             1                    ***0***     
    111             1                    ***0***     
    112             1                    ***0***     
    117             1                    ***0***     
    117             2                    ***0***     
    117             3                    ***0***     
    118             1                    ***0***     
    119             1                    ***0***     
    119             2                    ***0***     
    121             1                    ***0***     
    122             1                    ***0***     
    123             1                    ***0***     
    124             1                    ***0***     
    125             1                    ***0***     
    126             1                    ***0***     
    127             1                    ***0***     
    128             1                    ***0***     
    129             1                    ***0***     
    130             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
    133             1                    ***0***     
    138             1                    ***0***     
    138             2                    ***0***     
    138             3                    ***0***     
    139             1                    ***0***     
    140             1                    ***0***     
    140             2                    ***0***     
    142             1                    ***0***     
    143             1                    ***0***     
    144             1                    ***0***     
    145             1                    ***0***     
    146             1                    ***0***     
    147             1                    ***0***     
    148             1                    ***0***     
    149             1                    ***0***     
    150             1                    ***0***     
    151             1                    ***0***     
    156             1                    ***0***     
    156             2                    ***0***     
    156             3                    ***0***     
    157             1                    ***0***     
    158             1                    ***0***     
    159             1                    ***0***     
    159             2                    ***0***     
    159             3                    ***0***     
    161             1                    ***0***     
    162             1                    ***0***     
    162             2                    ***0***     
    163             1                    ***0***     
    163             2                    ***0***     
    163             3                    ***0***     
    163             4                    ***0***     
    165             1                    ***0***     
    165             2                    ***0***     
    166             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    179             1                    ***0***     
    179             2                    ***0***     
    179             3                    ***0***     
    180             1                          1     
    182             1                          1     
    185             1                          1     
    186             1                          1     
    187             1                    ***0***     
    191             1                          1     
    194             1                          1     
    195             1                          1     
    196             1                          1     
    197             1                          1     
    198             1                          1     
    199             1                          1     
    200             1                          1     
    201             1                          1     
    202             1                          1     
    203             1                          1     
    206             1                          1     
    207             1                          1     
    208             1                          1     
    209             1                          1     
    210             1                          1     
    211             1                          1     
    212             1                          1     
    215             1                          1     
    216             1                          1     
    217             1                          1     
    218             1                          1     
    219             1                          1     
    220             1                          1     
    221             1                          1     
    222             1                          1     
    223             1                          1     
    224             1                          1     
    225             1                          1     
    228             1                          1     
    229             1                          1     
    230             1                          1     
    231             1                          1     
    233             1                          1     
    234             1                          1     
    235             1                          1     
    236             1                          1     
    239             1                          1     
    240             1                          1     
    241             1                          1     
    244             1                          1     
    245             1                          1     
    248             1                          1     
    249             1                          1     
    250             1                          1     
    253             1                          1     
    254             1                          1     
    255             1                          1     
    256             1                          1     
    257             1                          1     
    258             1                          1     
    259             1                          1     
    260             1                          1     
    261             1                          1     
    262             1                          1     
    263             1                          1     
    264             1                          1     
    265             1                          1     
    266             1                          1     
    270             1                    ***0***     
    271             1                    ***0***     
    277             1                          1     
    278             1                          1     
    280             1                          1     
    294             1                    ***0***     
    294             2                    ***0***     
    294             3                         11     
    295             1                          1     
    297             1                          1     
    298             1                          1     
    299             1                          1     
    304             1                    ***0***     
    304             2                    ***0***     
    304             3                    ***0***     
    305             1                    ***0***     
    307             1                    ***0***     
    308             1                    ***0***     
    309             1                    ***0***     

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /cpu_tb_pkg/cpu_coverage/issue_cg                76.38%        100          -    Uncovered            
    covered/total bins:                                    44         91          -                      
    missing/total bins:                                    47         91          -                      
    % Hit:                                             48.35%        100          -                      
    Coverpoint cp_opcode                               66.66%        100          -    Uncovered            
        covered/total bins:                                 6          9          -                      
        missing/total bins:                                 3          9          -                      
        % Hit:                                         66.66%        100          -                      
        bin r_type                                         10          1          -    Covered              
        bin i_alu                                          11          1          -    Covered              
        bin i_load                                          5          1          -    Covered              
        bin s_type                                          3          1          -    Covered              
        bin b_type                                          5          1          -    Covered              
        bin j_type                                          0          1          -    ZERO                 
        bin i_jalr                                          1          1          -    Covered              
        bin u_lui                                           0          1          -    ZERO                 
        bin u_auipc                                         0          1          -    ZERO                 
        default bin other                             2056762                     -    Occurred             
    Coverpoint cp_funct3                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin all[0]                                    2056772          1          -    Covered              
        bin all[1]                                          5          1          -    Covered              
        bin all[2]                                          3          1          -    Covered              
        bin all[3]                                          1          1          -    Covered              
        bin all[4]                                          4          1          -    Covered              
        bin all[5]                                          6          1          -    Covered              
        bin all[6]                                          2          1          -    Covered              
        bin all[7]                                          3          1          -    Covered              
    Coverpoint cp_funct7b5                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero                                      2056792          1          -    Covered              
        bin one                                             4          1          -    Covered              
    Cross opc_f3_cross                                 38.88%        100          -    Uncovered            
        covered/total bins:                                28         72          -                      
        missing/total bins:                                44         72          -                      
        % Hit:                                         38.88%        100          -                      
        Auto, Default and User Defined Bins:
            bin <i_jalr,all[0]>                             1          1          -    Covered              
            bin <b_type,all[7]>                             1          1          -    Covered              
            bin <b_type,all[5]>                             1          1          -    Covered              
            bin <b_type,all[4]>                             1          1          -    Covered              
            bin <b_type,all[1]>                             1          1          -    Covered              
            bin <b_type,all[0]>                             1          1          -    Covered              
            bin <s_type,all[2]>                             1          1          -    Covered              
            bin <s_type,all[1]>                             1          1          -    Covered              
            bin <s_type,all[0]>                             1          1          -    Covered              
            bin <i_load,all[5]>                             1          1          -    Covered              
            bin <i_load,all[4]>                             1          1          -    Covered              
            bin <i_load,all[2]>                             1          1          -    Covered              
            bin <i_load,all[1]>                             1          1          -    Covered              
            bin <i_load,all[0]>                             1          1          -    Covered              
            bin <i_alu,all[7]>                              1          1          -    Covered              
            bin <i_alu,all[6]>                              1          1          -    Covered              
            bin <i_alu,all[5]>                              2          1          -    Covered              
            bin <i_alu,all[4]>                              1          1          -    Covered              
            bin <i_alu,all[1]>                              1          1          -    Covered              
            bin <i_alu,all[0]>                              5          1          -    Covered              
            bin <r_type,all[7]>                             1          1          -    Covered              
            bin <r_type,all[6]>                             1          1          -    Covered              
            bin <r_type,all[5]>                             2          1          -    Covered              
            bin <r_type,all[4]>                             1          1          -    Covered              
            bin <r_type,all[3]>                             1          1          -    Covered              
            bin <r_type,all[2]>                             1          1          -    Covered              
            bin <r_type,all[1]>                             1          1          -    Covered              
            bin <r_type,all[0]>                             2          1          -    Covered              
            bin <u_auipc,*>                                 0          1          8    ZERO                 
            bin <u_lui,*>                                   0          1          8    ZERO                 
            bin <j_type,*>                                  0          1          8    ZERO                 
            bin <i_jalr,all[7]>                             0          1          1    ZERO                 
            bin <s_type,all[7]>                             0          1          1    ZERO                 
            bin <i_load,all[7]>                             0          1          1    ZERO                 
            bin <i_jalr,all[6]>                             0          1          1    ZERO                 
            bin <b_type,all[6]>                             0          1          1    ZERO                 
            bin <s_type,all[6]>                             0          1          1    ZERO                 
            bin <i_load,all[6]>                             0          1          1    ZERO                 
            bin <i_jalr,all[5]>                             0          1          1    ZERO                 
            bin <s_type,all[5]>                             0          1          1    ZERO                 
            bin <i_jalr,all[4]>                             0          1          1    ZERO                 
            bin <s_type,all[4]>                             0          1          1    ZERO                 
            bin <i_jalr,all[3]>                             0          1          1    ZERO                 
            bin <b_type,all[3]>                             0          1          1    ZERO                 
            bin <s_type,all[3]>                             0          1          1    ZERO                 
            bin <i_load,all[3]>                             0          1          1    ZERO                 
            bin <i_alu,all[3]>                              0          1          1    ZERO                 
            bin <i_jalr,all[2]>                             0          1          1    ZERO                 
            bin <b_type,all[2]>                             0          1          1    ZERO                 
            bin <i_alu,all[2]>                              0          1          1    ZERO                 
            bin <i_jalr,all[1]>                             0          1          1    ZERO                 
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::issue_cg  
                                                       76.38%        100          -    Uncovered            
    covered/total bins:                                    44         91          -                      
    missing/total bins:                                    47         91          -                      
    % Hit:                                             48.35%        100          -                      
    Coverpoint cp_opcode                               66.66%        100          -    Uncovered            
        covered/total bins:                                 6          9          -                      
        missing/total bins:                                 3          9          -                      
        % Hit:                                         66.66%        100          -                      
        bin r_type                                         10          1          -    Covered              
        bin i_alu                                          11          1          -    Covered              
        bin i_load                                          5          1          -    Covered              
        bin s_type                                          3          1          -    Covered              
        bin b_type                                          5          1          -    Covered              
        bin j_type                                          0          1          -    ZERO                 
        bin i_jalr                                          1          1          -    Covered              
        bin u_lui                                           0          1          -    ZERO                 
        bin u_auipc                                         0          1          -    ZERO                 
        default bin other                             2056762                     -    Occurred             
    Coverpoint cp_funct3                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin all[0]                                    2056772          1          -    Covered              
        bin all[1]                                          5          1          -    Covered              
        bin all[2]                                          3          1          -    Covered              
        bin all[3]                                          1          1          -    Covered              
        bin all[4]                                          4          1          -    Covered              
        bin all[5]                                          6          1          -    Covered              
        bin all[6]                                          2          1          -    Covered              
        bin all[7]                                          3          1          -    Covered              
    Coverpoint cp_funct7b5                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero                                      2056792          1          -    Covered              
        bin one                                             4          1          -    Covered              
    Cross opc_f3_cross                                 38.88%        100          -    Uncovered            
        covered/total bins:                                28         72          -                      
        missing/total bins:                                44         72          -                      
        % Hit:                                         38.88%        100          -                      
        Auto, Default and User Defined Bins:
            bin <i_jalr,all[0]>                             1          1          -    Covered              
            bin <b_type,all[7]>                             1          1          -    Covered              
            bin <b_type,all[5]>                             1          1          -    Covered              
            bin <b_type,all[4]>                             1          1          -    Covered              
            bin <b_type,all[1]>                             1          1          -    Covered              
            bin <b_type,all[0]>                             1          1          -    Covered              
            bin <s_type,all[2]>                             1          1          -    Covered              
            bin <s_type,all[1]>                             1          1          -    Covered              
            bin <s_type,all[0]>                             1          1          -    Covered              
            bin <i_load,all[5]>                             1          1          -    Covered              
            bin <i_load,all[4]>                             1          1          -    Covered              
            bin <i_load,all[2]>                             1          1          -    Covered              
            bin <i_load,all[1]>                             1          1          -    Covered              
            bin <i_load,all[0]>                             1          1          -    Covered              
            bin <i_alu,all[7]>                              1          1          -    Covered              
            bin <i_alu,all[6]>                              1          1          -    Covered              
            bin <i_alu,all[5]>                              2          1          -    Covered              
            bin <i_alu,all[4]>                              1          1          -    Covered              
            bin <i_alu,all[1]>                              1          1          -    Covered              
            bin <i_alu,all[0]>                              5          1          -    Covered              
            bin <r_type,all[7]>                             1          1          -    Covered              
            bin <r_type,all[6]>                             1          1          -    Covered              
            bin <r_type,all[5]>                             2          1          -    Covered              
            bin <r_type,all[4]>                             1          1          -    Covered              
            bin <r_type,all[3]>                             1          1          -    Covered              
            bin <r_type,all[2]>                             1          1          -    Covered              
            bin <r_type,all[1]>                             1          1          -    Covered              
            bin <r_type,all[0]>                             2          1          -    Covered              
            bin <u_auipc,*>                                 0          1          8    ZERO                 
            bin <u_lui,*>                                   0          1          8    ZERO                 
            bin <j_type,*>                                  0          1          8    ZERO                 
            bin <i_jalr,all[7]>                             0          1          1    ZERO                 
            bin <s_type,all[7]>                             0          1          1    ZERO                 
            bin <i_load,all[7]>                             0          1          1    ZERO                 
            bin <i_jalr,all[6]>                             0          1          1    ZERO                 
            bin <b_type,all[6]>                             0          1          1    ZERO                 
            bin <s_type,all[6]>                             0          1          1    ZERO                 
            bin <i_load,all[6]>                             0          1          1    ZERO                 
            bin <i_jalr,all[5]>                             0          1          1    ZERO                 
            bin <s_type,all[5]>                             0          1          1    ZERO                 
            bin <i_jalr,all[4]>                             0          1          1    ZERO                 
            bin <s_type,all[4]>                             0          1          1    ZERO                 
            bin <i_jalr,all[3]>                             0          1          1    ZERO                 
            bin <b_type,all[3]>                             0          1          1    ZERO                 
            bin <s_type,all[3]>                             0          1          1    ZERO                 
            bin <i_load,all[3]>                             0          1          1    ZERO                 
            bin <i_alu,all[3]>                              0          1          1    ZERO                 
            bin <i_jalr,all[2]>                             0          1          1    ZERO                 
            bin <b_type,all[2]>                             0          1          1    ZERO                 
            bin <i_alu,all[2]>                              0          1          1    ZERO                 
            bin <i_jalr,all[1]>                             0          1          1    ZERO                 
 TYPE /cpu_tb_pkg/cpu_coverage/wb_cg                   88.88%        100          -    Uncovered            
    covered/total bins:                                     9         11          -                      
    missing/total bins:                                     2         11          -                      
    % Hit:                                             81.81%        100          -                      
    Coverpoint cp_load                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin load                                            5          1          -    Covered              
        bin alu                                            21          1          -    Covered              
    Coverpoint cp_mem_size                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                       23          1          -    Covered              
        bin bin_half                                        2          1          -    Covered              
        bin bin_word                                        1          1          -    Covered              
    Cross load_size_cross                              66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <load,bin_word>                             1          1          -    Covered              
            bin <load,bin_half>                             2          1          -    Covered              
            bin <alu,bin_byte>                             21          1          -    Covered              
            bin <load,bin_byte>                             2          1          -    Covered              
            bin <alu,bin_word>                              0          1          1    ZERO                 
            bin <alu,bin_half>                              0          1          1    ZERO                 
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::wb_cg  
                                                       88.88%        100          -    Uncovered            
    covered/total bins:                                     9         11          -                      
    missing/total bins:                                     2         11          -                      
    % Hit:                                             81.81%        100          -                      
    Coverpoint cp_load                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin load                                            5          1          -    Covered              
        bin alu                                            21          1          -    Covered              
    Coverpoint cp_mem_size                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                       23          1          -    Covered              
        bin bin_half                                        2          1          -    Covered              
        bin bin_word                                        1          1          -    Covered              
    Cross load_size_cross                              66.66%        100          -    Uncovered            
        covered/total bins:                                 4          6          -                      
        missing/total bins:                                 2          6          -                      
        % Hit:                                         66.66%        100          -                      
        Auto, Default and User Defined Bins:
            bin <load,bin_word>                             1          1          -    Covered              
            bin <load,bin_half>                             2          1          -    Covered              
            bin <alu,bin_byte>                             21          1          -    Covered              
            bin <load,bin_byte>                             2          1          -    Covered              
            bin <alu,bin_word>                              0          1          1    ZERO                 
            bin <alu,bin_half>                              0          1          1    ZERO                 
 TYPE /cpu_tb_pkg/cpu_coverage/store_cg                58.33%        100          -    Uncovered            
    covered/total bins:                                     8         19          -                      
    missing/total bins:                                    11         19          -                      
    % Hit:                                             42.10%        100          -                      
    Coverpoint cp_store_size                          100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                        1          1          -    Covered              
        bin bin_half                                        1          1          -    Covered              
        bin bin_word                                        1          1          -    Covered              
    Coverpoint cp_addr_align                           50.00%        100          -    Uncovered            
        covered/total bins:                                 2          4          -                      
        missing/total bins:                                 2          4          -                      
        % Hit:                                         50.00%        100          -                      
        bin b0                                              2          1          -    Covered              
        bin b1                                              0          1          -    ZERO                 
        bin b2                                              1          1          -    Covered              
        bin b3                                              0          1          -    ZERO                 
    Cross store_cross                                  25.00%        100          -    Uncovered            
        covered/total bins:                                 3         12          -                      
        missing/total bins:                                 9         12          -                      
        % Hit:                                         25.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bin_half,b2>                               1          1          -    Covered              
            bin <bin_word,b0>                               1          1          -    Covered              
            bin <bin_byte,b0>                               1          1          -    Covered              
            bin <*,b3>                                      0          1          3    ZERO                 
            bin <*,b1>                                      0          1          3    ZERO                 
            bin <bin_word,b2>                               0          1          1    ZERO                 
            bin <bin_byte,b2>                               0          1          1    ZERO                 
            bin <bin_half,b0>                               0          1          1    ZERO                 
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::store_cg  
                                                       58.33%        100          -    Uncovered            
    covered/total bins:                                     8         19          -                      
    missing/total bins:                                    11         19          -                      
    % Hit:                                             42.10%        100          -                      
    Coverpoint cp_store_size                          100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                        1          1          -    Covered              
        bin bin_half                                        1          1          -    Covered              
        bin bin_word                                        1          1          -    Covered              
    Coverpoint cp_addr_align                           50.00%        100          -    Uncovered            
        covered/total bins:                                 2          4          -                      
        missing/total bins:                                 2          4          -                      
        % Hit:                                         50.00%        100          -                      
        bin b0                                              2          1          -    Covered              
        bin b1                                              0          1          -    ZERO                 
        bin b2                                              1          1          -    Covered              
        bin b3                                              0          1          -    ZERO                 
    Cross store_cross                                  25.00%        100          -    Uncovered            
        covered/total bins:                                 3         12          -                      
        missing/total bins:                                 9         12          -                      
        % Hit:                                         25.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <bin_half,b2>                               1          1          -    Covered              
            bin <bin_word,b0>                               1          1          -    Covered              
            bin <bin_byte,b0>                               1          1          -    Covered              
            bin <*,b3>                                      0          1          3    ZERO                 
            bin <*,b1>                                      0          1          3    ZERO                 
            bin <bin_word,b2>                               0          1          1    ZERO                 
            bin <bin_byte,b2>                               0          1          1    ZERO                 
            bin <bin_half,b0>                               0          1          1    ZERO                 
 TYPE /cpu_tb_pkg/cpu_coverage/branch_cg               64.58%        100          -    Uncovered            
    covered/total bins:                                    12         26          -                      
    missing/total bins:                                    14         26          -                      
    % Hit:                                             46.15%        100          -                      
    Coverpoint cp_taken                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin taken                                           3          1          -    Covered              
        bin not_taken                                       2          1          -    Covered              
    Coverpoint cp_f3                                   62.50%        100          -    Uncovered            
        covered/total bins:                                 5          8          -                      
        missing/total bins:                                 3          8          -                      
        % Hit:                                         62.50%        100          -                      
        bin all[0]                                          1          1          -    Covered              
        bin all[1]                                          1          1          -    Covered              
        bin all[2]                                          0          1          -    ZERO                 
        bin all[3]                                          0          1          -    ZERO                 
        bin all[4]                                          1          1          -    Covered              
        bin all[5]                                          1          1          -    Covered              
        bin all[6]                                          0          1          -    ZERO                 
        bin all[7]                                          1          1          -    Covered              
    Cross branch_cross                                 31.25%        100          -    Uncovered            
        covered/total bins:                                 5         16          -                      
        missing/total bins:                                11         16          -                      
        % Hit:                                         31.25%        100          -                      
        Auto, Default and User Defined Bins:
            bin <all[4],not_taken>                          1          1          -    Covered              
            bin <all[1],not_taken>                          1          1          -    Covered              
            bin <all[7],taken>                              1          1          -    Covered              
            bin <all[5],taken>                              1          1          -    Covered              
            bin <all[0],taken>                              1          1          -    Covered              
            bin <all[6],*>                                  0          1          2    ZERO                 
            bin <all[3],*>                                  0          1          2    ZERO                 
            bin <all[2],*>                                  0          1          2    ZERO                 
            bin <all[7],not_taken>                          0          1          1    ZERO                 
            bin <all[5],not_taken>                          0          1          1    ZERO                 
            bin <all[0],not_taken>                          0          1          1    ZERO                 
            bin <all[4],taken>                              0          1          1    ZERO                 
            bin <all[1],taken>                              0          1          1    ZERO                 
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::branch_cg  
                                                       64.58%        100          -    Uncovered            
    covered/total bins:                                    12         26          -                      
    missing/total bins:                                    14         26          -                      
    % Hit:                                             46.15%        100          -                      
    Coverpoint cp_taken                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin taken                                           3          1          -    Covered              
        bin not_taken                                       2          1          -    Covered              
    Coverpoint cp_f3                                   62.50%        100          -    Uncovered            
        covered/total bins:                                 5          8          -                      
        missing/total bins:                                 3          8          -                      
        % Hit:                                         62.50%        100          -                      
        bin all[0]                                          1          1          -    Covered              
        bin all[1]                                          1          1          -    Covered              
        bin all[2]                                          0          1          -    ZERO                 
        bin all[3]                                          0          1          -    ZERO                 
        bin all[4]                                          1          1          -    Covered              
        bin all[5]                                          1          1          -    Covered              
        bin all[6]                                          0          1          -    ZERO                 
        bin all[7]                                          1          1          -    Covered              
    Cross branch_cross                                 31.25%        100          -    Uncovered            
        covered/total bins:                                 5         16          -                      
        missing/total bins:                                11         16          -                      
        % Hit:                                         31.25%        100          -                      
        Auto, Default and User Defined Bins:
            bin <all[4],not_taken>                          1          1          -    Covered              
            bin <all[1],not_taken>                          1          1          -    Covered              
            bin <all[7],taken>                              1          1          -    Covered              
            bin <all[5],taken>                              1          1          -    Covered              
            bin <all[0],taken>                              1          1          -    Covered              
            bin <all[6],*>                                  0          1          2    ZERO                 
            bin <all[3],*>                                  0          1          2    ZERO                 
            bin <all[2],*>                                  0          1          2    ZERO                 
            bin <all[7],not_taken>                          0          1          1    ZERO                 
            bin <all[5],not_taken>                          0          1          1    ZERO                 
            bin <all[0],not_taken>                          0          1          1    ZERO                 
            bin <all[4],taken>                              0          1          1    ZERO                 
            bin <all[1],taken>                              0          1          1    ZERO                 
 TYPE /cpu_tb_pkg/cpu_coverage/mem_cg                 100.00%        100          -    Covered              
    covered/total bins:                                     9          9          -                      
    missing/total bins:                                     0          9          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_is_read                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         3          1          -    Covered              
        bin auto[1]                                         5          1          -    Covered              
    Coverpoint cp_is_write                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         5          1          -    Covered              
        bin auto[1]                                         3          1          -    Covered              
    Coverpoint cp_mem_size                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                        3          1          -    Covered              
        bin bin_half                                        3          1          -    Covered              
        bin bin_word                                        2          1          -    Covered              
    Coverpoint cp_sign                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         5          1          -    Covered              
        bin auto[1]                                         3          1          -    Covered              
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::mem_cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     9          9          -                      
    missing/total bins:                                     0          9          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_is_read                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         3          1          -    Covered              
        bin auto[1]                                         5          1          -    Covered              
    Coverpoint cp_is_write                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         5          1          -    Covered              
        bin auto[1]                                         3          1          -    Covered              
    Coverpoint cp_mem_size                            100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin bin_byte                                        3          1          -    Covered              
        bin bin_half                                        3          1          -    Covered              
        bin bin_word                                        2          1          -    Covered              
    Coverpoint cp_sign                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         5          1          -    Covered              
        bin auto[1]                                         3          1          -    Covered              
 TYPE /cpu_tb_pkg/cpu_coverage/pipe_cg                 80.55%        100          -    Uncovered            
    covered/total bins:                                    11         14          -                      
    missing/total bins:                                     3         14          -                      
    % Hit:                                             78.57%        100          -                      
    Coverpoint cp_fwdA                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin none                                      2057181          1          -    Covered              
        bin ex                                              2          1          -    Covered              
        bin mem                                             2          1          -    Covered              
    Coverpoint cp_fwdB                                 33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        bin none                                      2057185          1          -    Covered              
        bin ex                                              0          1          -    ZERO                 
        bin mem                                             0          1          -    ZERO                 
    Coverpoint cp_flush                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin none                                      2056797          1          -    Covered              
        bin any                                           388          1          -    Covered              
    Coverpoint cp_stall                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin stall                                     2057138          1          -    Covered              
        bin run                                            47          1          -    Covered              
    Coverpoint cp_pred                                 50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        bin taken                                           0          1          -    ZERO                 
        bin not_taken                                 2057185          1          -    Covered              
    Coverpoint cp_mispredict                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin miss                                            3          1          -    Covered              
        bin hit                                       2057182          1          -    Covered              
 Covergroup instance \/cpu_tb_pkg::cpu_coverage::pipe_cg  
                                                       80.55%        100          -    Uncovered            
    covered/total bins:                                    11         14          -                      
    missing/total bins:                                     3         14          -                      
    % Hit:                                             78.57%        100          -                      
    Coverpoint cp_fwdA                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin none                                      2057181          1          -    Covered              
        bin ex                                              2          1          -    Covered              
        bin mem                                             2          1          -    Covered              
    Coverpoint cp_fwdB                                 33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        bin none                                      2057185          1          -    Covered              
        bin ex                                              0          1          -    ZERO                 
        bin mem                                             0          1          -    ZERO                 
    Coverpoint cp_flush                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin none                                      2056797          1          -    Covered              
        bin any                                           388          1          -    Covered              
    Coverpoint cp_stall                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin stall                                     2057138          1          -    Covered              
        bin run                                            47          1          -    Covered              
    Coverpoint cp_pred                                 50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        bin taken                                           0          1          -    ZERO                 
        bin not_taken                                 2057185          1          -    Covered              
    Coverpoint cp_mispredict                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin miss                                            3          1          -    Covered              
        bin hit                                       2057182          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 78.12%  COVERGROUP TYPES: 6

Total Coverage By Instance (filtered view): 56.97%

