{"ast":null,"code":"var _jsxFileName = \"C:\\\\Users\\\\Jawwad Zaidi\\\\Downloads\\\\socquest-react-updated\\\\src\\\\pages\\\\Services.js\";\nimport React from 'react';\nimport { jsxDEV as _jsxDEV, Fragment as _Fragment } from \"react/jsx-dev-runtime\";\nexport default function Services() {\n  return /*#__PURE__*/_jsxDEV(_Fragment, {\n    children: [/*#__PURE__*/_jsxDEV(\"section\", {\n      children: /*#__PURE__*/_jsxDEV(\"div\", {\n        className: \"container\",\n        children: /*#__PURE__*/_jsxDEV(\"div\", {\n          style: {\n            backgroundColor: '#e6f2ff',\n            padding: '1.5rem',\n            borderRadius: '8px',\n            boxShadow: '0 2px 6px rgba(0, 0, 0, 0.05)',\n            marginBottom: '2rem'\n          },\n          children: [/*#__PURE__*/_jsxDEV(\"h2\", {\n            style: {\n              color: '#0e2743',\n              marginBottom: '1rem'\n            },\n            children: \"Design Services\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 18,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"p\", {\n            style: {\n              textAlign: 'justify'\n            },\n            children: \"SoCQuest\\xA0expertise lies in analog end to end solutions with a system level application. With Analog end solution perspective, we provide an extensive set of full\\u2011flow IC design services focused on supporting semiconductor and systems companies in the delivery of analog IPs for\\xA0SoC, ASIC or FPGA projects.\\xA0 These services range from a full turnkey solution that delivers a production ready design, to sub\\u2011system or IP block development, or having our engineers augment your existing design teams with specialist design, application or EDA tools expertise.\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 19,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"p\", {\n            style: {\n              textAlign: 'justify'\n            },\n            children: \"If you need design services or want to outsource a specific functional block, let us know. We have an experienced team that can help you to off\\u2011load.\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 27,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 9,\n          columnNumber: 11\n        }, this)\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 8,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 7,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(\"section\", {\n      className: \"services-section\",\n      children: /*#__PURE__*/_jsxDEV(\"div\", {\n        className: \"container\",\n        children: [/*#__PURE__*/_jsxDEV(\"h3\", {\n          children: \"Analog Design and Services\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 38,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"ul\", {\n          children: [/*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Amplifiers, Reference generation circuits\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 40,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Power Management units (LDO, Buck-Boost Regulators)\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 41,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Audio and Power Amplifiers\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 42,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"High speed serial links (Serializer/Deserializer)\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 43,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Data converters\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 44,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Clocking circuits , PLL and Clock Data Recovery (CDR) Calibration blocks\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 45,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 39,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"h4\", {\n          style: {\n            marginTop: '1.5rem',\n            color: '#0e2743',\n            fontSize: '1.2rem'\n          },\n          children: \"Analog and RF Layout\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 48,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"ul\", {\n          children: [/*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Layout services for Standard cells design enablement\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 50,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"General Purpose IOs\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 51,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"ESD layout designs for\\xA0HBM, CDM and\\xA0MM\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 52,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Layouts for\\xA0TSMC, SS, GF foundry nodes\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 53,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"DRC, LVS, PERC, DFM, Reliability like\\xA0EMIR, Aging\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 54,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 49,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"h4\", {\n          style: {\n            marginTop: '1.5rem',\n            color: '#0e2743',\n            fontSize: '1.2rem'\n          },\n          children: \"Analog Simulation Verification/Automation\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 57,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"ul\", {\n          children: [/*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Automation for full corner cases coverage for blocks/IP\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 61,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Mixed-signal simulations with analog and digital\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 62,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"PVT simulations\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 63,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Analog Behavioral modeling\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 64,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Hierarchical modeling for every cell to the lowest level of primitive cell using VerilogAMS, VerilogA, Verilog, VHDL, SystemVerilog\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 65,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Behavioral model at IP/System level for early access of the pin interface\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 69,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 60,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 37,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 36,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(\"section\", {\n      className: \"services-section\",\n      children: /*#__PURE__*/_jsxDEV(\"div\", {\n        className: \"container\",\n        children: [/*#__PURE__*/_jsxDEV(\"h3\", {\n          children: \"Digital Frontend and Backend\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 77,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"h4\", {\n          style: {\n            color: '#0e2743',\n            fontSize: '1.2rem'\n          },\n          children: \"RTL Design and Verification\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 79,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"ul\", {\n          children: [/*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Robust RTL designs for smaller SoCs\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 81,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Expertise in RTL designs across IPs, SoC and ASICs\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 82,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Optimal design with reduced area and power\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 83,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Digital Verification of the RTL, Test coverage\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 84,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 80,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"h4\", {\n          style: {\n            marginTop: '1.5rem',\n            color: '#0e2743',\n            fontSize: '1.2rem'\n          },\n          children: \"Implementation and Physical Design\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 87,\n          columnNumber: 11\n        }, this), /*#__PURE__*/_jsxDEV(\"ul\", {\n          children: [/*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Synthesizing the netlist\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 91,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Timing closures, STA\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 92,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"Placement and routing\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 93,\n            columnNumber: 13\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            children: \"DFT\"\n          }, void 0, false, {\n            fileName: _jsxFileName,\n            lineNumber: 94,\n            columnNumber: 13\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 90,\n          columnNumber: 11\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 76,\n        columnNumber: 9\n      }, this)\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 75,\n      columnNumber: 7\n    }, this)]\n  }, void 0, true);\n}\n_c = Services;\nvar _c;\n$RefreshReg$(_c, \"Services\");","map":{"version":3,"names":["React","jsxDEV","_jsxDEV","Fragment","_Fragment","Services","children","className","style","backgroundColor","padding","borderRadius","boxShadow","marginBottom","color","fileName","_jsxFileName","lineNumber","columnNumber","textAlign","marginTop","fontSize","_c","$RefreshReg$"],"sources":["C:/Users/Jawwad Zaidi/Downloads/socquest-react-updated/src/pages/Services.js"],"sourcesContent":["import React from 'react';\n\nexport default function Services() {\n  return (\n    <>\n      {/* DESIGN SERVICES BOX */}\n      <section>\n        <div className=\"container\">\n          <div\n            style={{\n              backgroundColor: '#e6f2ff',\n              padding: '1.5rem',\n              borderRadius: '8px',\n              boxShadow: '0 2px 6px rgba(0, 0, 0, 0.05)',\n              marginBottom: '2rem',\n            }}\n          >\n            <h2 style={{ color: '#0e2743', marginBottom: '1rem' }}>Design Services</h2>\n            <p style={{ textAlign: 'justify' }}>\n              SoCQuest expertise lies in analog end to end solutions with a system level application. With Analog end\n              solution perspective, we provide an extensive set of full‑flow IC design services focused on supporting\n              semiconductor and systems companies in the delivery of analog IPs for SoC, ASIC or FPGA projects.  These\n              services range from a full turnkey solution that delivers a production ready design, to sub‑system or IP\n              block development, or having our engineers augment your existing design teams with specialist design,\n              application or EDA tools expertise.\n            </p>\n            <p style={{ textAlign: 'justify' }}>\n              If you need design services or want to outsource a specific functional block, let us know. We have an\n              experienced team that can help you to off‑load.\n            </p>\n          </div>\n        </div>\n      </section>\n\n      {/* ANALOG SECTION */}\n      <section className=\"services-section\">\n        <div className=\"container\">\n          <h3>Analog Design and Services</h3>\n          <ul>\n            <li>Amplifiers, Reference generation circuits</li>\n            <li>Power Management units (LDO, Buck-Boost Regulators)</li>\n            <li>Audio and Power Amplifiers</li>\n            <li>High speed serial links (Serializer/Deserializer)</li>\n            <li>Data converters</li>\n            <li>Clocking circuits , PLL and Clock Data Recovery (CDR) Calibration blocks</li>\n          </ul>\n\n          <h4 style={{ marginTop: '1.5rem', color: '#0e2743', fontSize: '1.2rem' }}>Analog and RF Layout</h4>\n          <ul>\n            <li>Layout services for Standard cells design enablement</li>\n            <li>General Purpose IOs</li>\n            <li>ESD layout designs for HBM, CDM and MM</li>\n            <li>Layouts for TSMC, SS, GF foundry nodes</li>\n            <li>DRC, LVS, PERC, DFM, Reliability like EMIR, Aging</li>\n          </ul>\n\n          <h4 style={{ marginTop: '1.5rem', color: '#0e2743', fontSize: '1.2rem' }}>\n            Analog Simulation Verification/Automation\n          </h4>\n          <ul>\n            <li>Automation for full corner cases coverage for blocks/IP</li>\n            <li>Mixed-signal simulations with analog and digital</li>\n            <li>PVT simulations</li>\n            <li>Analog Behavioral modeling</li>\n            <li>\n              Hierarchical modeling for every cell to the lowest level of primitive cell using VerilogAMS, VerilogA,\n              Verilog, VHDL, SystemVerilog\n            </li>\n            <li>Behavioral model at IP/System level for early access of the pin interface</li>\n          </ul>\n        </div>\n      </section>\n\n      {/* DIGITAL SECTION */}\n      <section className=\"services-section\">\n        <div className=\"container\">\n          <h3>Digital Frontend and Backend</h3>\n\n          <h4 style={{ color: '#0e2743', fontSize: '1.2rem' }}>RTL Design and Verification</h4>\n          <ul>\n            <li>Robust RTL designs for smaller SoCs</li>\n            <li>Expertise in RTL designs across IPs, SoC and ASICs</li>\n            <li>Optimal design with reduced area and power</li>\n            <li>Digital Verification of the RTL, Test coverage</li>\n          </ul>\n\n          <h4 style={{ marginTop: '1.5rem', color: '#0e2743', fontSize: '1.2rem' }}>\n            Implementation and Physical Design\n          </h4>\n          <ul>\n            <li>Synthesizing the netlist</li>\n            <li>Timing closures, STA</li>\n            <li>Placement and routing</li>\n            <li>DFT</li>\n          </ul>\n        </div>\n      </section>\n    </>\n  );\n}\n"],"mappings":";AAAA,OAAOA,KAAK,MAAM,OAAO;AAAC,SAAAC,MAAA,IAAAC,OAAA,EAAAC,QAAA,IAAAC,SAAA;AAE1B,eAAe,SAASC,QAAQA,CAAA,EAAG;EACjC,oBACEH,OAAA,CAAAE,SAAA;IAAAE,QAAA,gBAEEJ,OAAA;MAAAI,QAAA,eACEJ,OAAA;QAAKK,SAAS,EAAC,WAAW;QAAAD,QAAA,eACxBJ,OAAA;UACEM,KAAK,EAAE;YACLC,eAAe,EAAE,SAAS;YAC1BC,OAAO,EAAE,QAAQ;YACjBC,YAAY,EAAE,KAAK;YACnBC,SAAS,EAAE,+BAA+B;YAC1CC,YAAY,EAAE;UAChB,CAAE;UAAAP,QAAA,gBAEFJ,OAAA;YAAIM,KAAK,EAAE;cAAEM,KAAK,EAAE,SAAS;cAAED,YAAY,EAAE;YAAO,CAAE;YAAAP,QAAA,EAAC;UAAe;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC3EhB,OAAA;YAAGM,KAAK,EAAE;cAAEW,SAAS,EAAE;YAAU,CAAE;YAAAb,QAAA,EAAC;UAOpC;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAG,CAAC,eACJhB,OAAA;YAAGM,KAAK,EAAE;cAAEW,SAAS,EAAE;YAAU,CAAE;YAAAb,QAAA,EAAC;UAGpC;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAG,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACD;MAAC;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACH;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACC,CAAC,eAGVhB,OAAA;MAASK,SAAS,EAAC,kBAAkB;MAAAD,QAAA,eACnCJ,OAAA;QAAKK,SAAS,EAAC,WAAW;QAAAD,QAAA,gBACxBJ,OAAA;UAAAI,QAAA,EAAI;QAA0B;UAAAS,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAI,CAAC,eACnChB,OAAA;UAAAI,QAAA,gBACEJ,OAAA;YAAAI,QAAA,EAAI;UAAyC;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAClDhB,OAAA;YAAAI,QAAA,EAAI;UAAmD;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC5DhB,OAAA;YAAAI,QAAA,EAAI;UAA0B;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACnChB,OAAA;YAAAI,QAAA,EAAI;UAAiD;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC1DhB,OAAA;YAAAI,QAAA,EAAI;UAAe;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACxBhB,OAAA;YAAAI,QAAA,EAAI;UAAwE;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAC/E,CAAC,eAELhB,OAAA;UAAIM,KAAK,EAAE;YAAEY,SAAS,EAAE,QAAQ;YAAEN,KAAK,EAAE,SAAS;YAAEO,QAAQ,EAAE;UAAS,CAAE;UAAAf,QAAA,EAAC;QAAoB;UAAAS,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAI,CAAC,eACnGhB,OAAA;UAAAI,QAAA,gBACEJ,OAAA;YAAAI,QAAA,EAAI;UAAoD;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC7DhB,OAAA;YAAAI,QAAA,EAAI;UAAmB;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC5BhB,OAAA;YAAAI,QAAA,EAAI;UAAsC;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC/ChB,OAAA;YAAAI,QAAA,EAAI;UAAsC;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC/ChB,OAAA;YAAAI,QAAA,EAAI;UAAiD;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACxD,CAAC,eAELhB,OAAA;UAAIM,KAAK,EAAE;YAAEY,SAAS,EAAE,QAAQ;YAAEN,KAAK,EAAE,SAAS;YAAEO,QAAQ,EAAE;UAAS,CAAE;UAAAf,QAAA,EAAC;QAE1E;UAAAS,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAI,CAAC,eACLhB,OAAA;UAAAI,QAAA,gBACEJ,OAAA;YAAAI,QAAA,EAAI;UAAuD;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAChEhB,OAAA;YAAAI,QAAA,EAAI;UAAgD;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACzDhB,OAAA;YAAAI,QAAA,EAAI;UAAe;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACxBhB,OAAA;YAAAI,QAAA,EAAI;UAA0B;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACnChB,OAAA;YAAAI,QAAA,EAAI;UAGJ;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACLhB,OAAA;YAAAI,QAAA,EAAI;UAAyE;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAChF,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACF;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACC,CAAC,eAGVhB,OAAA;MAASK,SAAS,EAAC,kBAAkB;MAAAD,QAAA,eACnCJ,OAAA;QAAKK,SAAS,EAAC,WAAW;QAAAD,QAAA,gBACxBJ,OAAA;UAAAI,QAAA,EAAI;QAA4B;UAAAS,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAI,CAAC,eAErChB,OAAA;UAAIM,KAAK,EAAE;YAAEM,KAAK,EAAE,SAAS;YAAEO,QAAQ,EAAE;UAAS,CAAE;UAAAf,QAAA,EAAC;QAA2B;UAAAS,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAI,CAAC,eACrFhB,OAAA;UAAAI,QAAA,gBACEJ,OAAA;YAAAI,QAAA,EAAI;UAAmC;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC5ChB,OAAA;YAAAI,QAAA,EAAI;UAAkD;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC3DhB,OAAA;YAAAI,QAAA,EAAI;UAA0C;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACnDhB,OAAA;YAAAI,QAAA,EAAI;UAA8C;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACrD,CAAC,eAELhB,OAAA;UAAIM,KAAK,EAAE;YAAEY,SAAS,EAAE,QAAQ;YAAEN,KAAK,EAAE,SAAS;YAAEO,QAAQ,EAAE;UAAS,CAAE;UAAAf,QAAA,EAAC;QAE1E;UAAAS,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAI,CAAC,eACLhB,OAAA;UAAAI,QAAA,gBACEJ,OAAA;YAAAI,QAAA,EAAI;UAAwB;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACjChB,OAAA;YAAAI,QAAA,EAAI;UAAoB;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC7BhB,OAAA;YAAAI,QAAA,EAAI;UAAqB;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eAC9BhB,OAAA;YAAAI,QAAA,EAAI;UAAG;YAAAS,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OACV,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACF;IAAC;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACC,CAAC;EAAA,eACV,CAAC;AAEP;AAACI,EAAA,GAjGuBjB,QAAQ;AAAA,IAAAiB,EAAA;AAAAC,YAAA,CAAAD,EAAA","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}