/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A0 */
#define A0__0__INTTYPE CYREG_PICU15_INTTYPE4
#define A0__0__MASK 0x10u
#define A0__0__PC CYREG_IO_PC_PRT15_PC4
#define A0__0__PORT 15u
#define A0__0__SHIFT 4u
#define A0__AG CYREG_PRT15_AG
#define A0__AMUX CYREG_PRT15_AMUX
#define A0__BIE CYREG_PRT15_BIE
#define A0__BIT_MASK CYREG_PRT15_BIT_MASK
#define A0__BYP CYREG_PRT15_BYP
#define A0__CTL CYREG_PRT15_CTL
#define A0__DM0 CYREG_PRT15_DM0
#define A0__DM1 CYREG_PRT15_DM1
#define A0__DM2 CYREG_PRT15_DM2
#define A0__DR CYREG_PRT15_DR
#define A0__INP_DIS CYREG_PRT15_INP_DIS
#define A0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define A0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A0__LCD_EN CYREG_PRT15_LCD_EN
#define A0__MASK 0x10u
#define A0__PORT 15u
#define A0__PRT CYREG_PRT15_PRT
#define A0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A0__PS CYREG_PRT15_PS
#define A0__SHIFT 4u
#define A0__SLW CYREG_PRT15_SLW

/* A1 */
#define A1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define A1__0__MASK 0x10u
#define A1__0__PC CYREG_PRT2_PC4
#define A1__0__PORT 2u
#define A1__0__SHIFT 4u
#define A1__AG CYREG_PRT2_AG
#define A1__AMUX CYREG_PRT2_AMUX
#define A1__BIE CYREG_PRT2_BIE
#define A1__BIT_MASK CYREG_PRT2_BIT_MASK
#define A1__BYP CYREG_PRT2_BYP
#define A1__CTL CYREG_PRT2_CTL
#define A1__DM0 CYREG_PRT2_DM0
#define A1__DM1 CYREG_PRT2_DM1
#define A1__DM2 CYREG_PRT2_DM2
#define A1__DR CYREG_PRT2_DR
#define A1__INP_DIS CYREG_PRT2_INP_DIS
#define A1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A1__LCD_EN CYREG_PRT2_LCD_EN
#define A1__MASK 0x10u
#define A1__PORT 2u
#define A1__PRT CYREG_PRT2_PRT
#define A1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A1__PS CYREG_PRT2_PS
#define A1__SHIFT 4u
#define A1__SLW CYREG_PRT2_SLW

/* A2 */
#define A2__0__INTTYPE CYREG_PICU0_INTTYPE5
#define A2__0__MASK 0x20u
#define A2__0__PC CYREG_PRT0_PC5
#define A2__0__PORT 0u
#define A2__0__SHIFT 5u
#define A2__AG CYREG_PRT0_AG
#define A2__AMUX CYREG_PRT0_AMUX
#define A2__BIE CYREG_PRT0_BIE
#define A2__BIT_MASK CYREG_PRT0_BIT_MASK
#define A2__BYP CYREG_PRT0_BYP
#define A2__CTL CYREG_PRT0_CTL
#define A2__DM0 CYREG_PRT0_DM0
#define A2__DM1 CYREG_PRT0_DM1
#define A2__DM2 CYREG_PRT0_DM2
#define A2__DR CYREG_PRT0_DR
#define A2__INP_DIS CYREG_PRT0_INP_DIS
#define A2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A2__LCD_EN CYREG_PRT0_LCD_EN
#define A2__MASK 0x20u
#define A2__PORT 0u
#define A2__PRT CYREG_PRT0_PRT
#define A2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A2__PS CYREG_PRT0_PS
#define A2__SHIFT 5u
#define A2__SLW CYREG_PRT0_SLW

/* A3 */
#define A3__0__INTTYPE CYREG_PICU2_INTTYPE7
#define A3__0__MASK 0x80u
#define A3__0__PC CYREG_PRT2_PC7
#define A3__0__PORT 2u
#define A3__0__SHIFT 7u
#define A3__AG CYREG_PRT2_AG
#define A3__AMUX CYREG_PRT2_AMUX
#define A3__BIE CYREG_PRT2_BIE
#define A3__BIT_MASK CYREG_PRT2_BIT_MASK
#define A3__BYP CYREG_PRT2_BYP
#define A3__CTL CYREG_PRT2_CTL
#define A3__DM0 CYREG_PRT2_DM0
#define A3__DM1 CYREG_PRT2_DM1
#define A3__DM2 CYREG_PRT2_DM2
#define A3__DR CYREG_PRT2_DR
#define A3__INP_DIS CYREG_PRT2_INP_DIS
#define A3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A3__LCD_EN CYREG_PRT2_LCD_EN
#define A3__MASK 0x80u
#define A3__PORT 2u
#define A3__PRT CYREG_PRT2_PRT
#define A3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A3__PS CYREG_PRT2_PS
#define A3__SHIFT 7u
#define A3__SLW CYREG_PRT2_SLW

/* A4 */
#define A4__0__INTTYPE CYREG_PICU2_INTTYPE3
#define A4__0__MASK 0x08u
#define A4__0__PC CYREG_PRT2_PC3
#define A4__0__PORT 2u
#define A4__0__SHIFT 3u
#define A4__AG CYREG_PRT2_AG
#define A4__AMUX CYREG_PRT2_AMUX
#define A4__BIE CYREG_PRT2_BIE
#define A4__BIT_MASK CYREG_PRT2_BIT_MASK
#define A4__BYP CYREG_PRT2_BYP
#define A4__CTL CYREG_PRT2_CTL
#define A4__DM0 CYREG_PRT2_DM0
#define A4__DM1 CYREG_PRT2_DM1
#define A4__DM2 CYREG_PRT2_DM2
#define A4__DR CYREG_PRT2_DR
#define A4__INP_DIS CYREG_PRT2_INP_DIS
#define A4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A4__LCD_EN CYREG_PRT2_LCD_EN
#define A4__MASK 0x08u
#define A4__PORT 2u
#define A4__PRT CYREG_PRT2_PRT
#define A4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A4__PS CYREG_PRT2_PS
#define A4__SHIFT 3u
#define A4__SLW CYREG_PRT2_SLW

/* A5 */
#define A5__0__INTTYPE CYREG_PICU2_INTTYPE6
#define A5__0__MASK 0x40u
#define A5__0__PC CYREG_PRT2_PC6
#define A5__0__PORT 2u
#define A5__0__SHIFT 6u
#define A5__AG CYREG_PRT2_AG
#define A5__AMUX CYREG_PRT2_AMUX
#define A5__BIE CYREG_PRT2_BIE
#define A5__BIT_MASK CYREG_PRT2_BIT_MASK
#define A5__BYP CYREG_PRT2_BYP
#define A5__CTL CYREG_PRT2_CTL
#define A5__DM0 CYREG_PRT2_DM0
#define A5__DM1 CYREG_PRT2_DM1
#define A5__DM2 CYREG_PRT2_DM2
#define A5__DR CYREG_PRT2_DR
#define A5__INP_DIS CYREG_PRT2_INP_DIS
#define A5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A5__LCD_EN CYREG_PRT2_LCD_EN
#define A5__MASK 0x40u
#define A5__PORT 2u
#define A5__PRT CYREG_PRT2_PRT
#define A5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A5__PS CYREG_PRT2_PS
#define A5__SHIFT 6u
#define A5__SLW CYREG_PRT2_SLW

/* A6 */
#define A6__0__INTTYPE CYREG_PICU2_INTTYPE5
#define A6__0__MASK 0x20u
#define A6__0__PC CYREG_PRT2_PC5
#define A6__0__PORT 2u
#define A6__0__SHIFT 5u
#define A6__AG CYREG_PRT2_AG
#define A6__AMUX CYREG_PRT2_AMUX
#define A6__BIE CYREG_PRT2_BIE
#define A6__BIT_MASK CYREG_PRT2_BIT_MASK
#define A6__BYP CYREG_PRT2_BYP
#define A6__CTL CYREG_PRT2_CTL
#define A6__DM0 CYREG_PRT2_DM0
#define A6__DM1 CYREG_PRT2_DM1
#define A6__DM2 CYREG_PRT2_DM2
#define A6__DR CYREG_PRT2_DR
#define A6__INP_DIS CYREG_PRT2_INP_DIS
#define A6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A6__LCD_EN CYREG_PRT2_LCD_EN
#define A6__MASK 0x20u
#define A6__PORT 2u
#define A6__PRT CYREG_PRT2_PRT
#define A6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A6__PS CYREG_PRT2_PS
#define A6__SHIFT 5u
#define A6__SLW CYREG_PRT2_SLW

/* A7 */
#define A7__0__INTTYPE CYREG_PICU15_INTTYPE5
#define A7__0__MASK 0x20u
#define A7__0__PC CYREG_IO_PC_PRT15_PC5
#define A7__0__PORT 15u
#define A7__0__SHIFT 5u
#define A7__AG CYREG_PRT15_AG
#define A7__AMUX CYREG_PRT15_AMUX
#define A7__BIE CYREG_PRT15_BIE
#define A7__BIT_MASK CYREG_PRT15_BIT_MASK
#define A7__BYP CYREG_PRT15_BYP
#define A7__CTL CYREG_PRT15_CTL
#define A7__DM0 CYREG_PRT15_DM0
#define A7__DM1 CYREG_PRT15_DM1
#define A7__DM2 CYREG_PRT15_DM2
#define A7__DR CYREG_PRT15_DR
#define A7__INP_DIS CYREG_PRT15_INP_DIS
#define A7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define A7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A7__LCD_EN CYREG_PRT15_LCD_EN
#define A7__MASK 0x20u
#define A7__PORT 15u
#define A7__PRT CYREG_PRT15_PRT
#define A7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A7__PS CYREG_PRT15_PS
#define A7__SHIFT 5u
#define A7__SLW CYREG_PRT15_SLW

/* A8 */
#define A8__0__INTTYPE CYREG_PICU15_INTTYPE1
#define A8__0__MASK 0x02u
#define A8__0__PC CYREG_IO_PC_PRT15_PC1
#define A8__0__PORT 15u
#define A8__0__SHIFT 1u
#define A8__AG CYREG_PRT15_AG
#define A8__AMUX CYREG_PRT15_AMUX
#define A8__BIE CYREG_PRT15_BIE
#define A8__BIT_MASK CYREG_PRT15_BIT_MASK
#define A8__BYP CYREG_PRT15_BYP
#define A8__CTL CYREG_PRT15_CTL
#define A8__DM0 CYREG_PRT15_DM0
#define A8__DM1 CYREG_PRT15_DM1
#define A8__DM2 CYREG_PRT15_DM2
#define A8__DR CYREG_PRT15_DR
#define A8__INP_DIS CYREG_PRT15_INP_DIS
#define A8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define A8__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A8__LCD_EN CYREG_PRT15_LCD_EN
#define A8__MASK 0x02u
#define A8__PORT 15u
#define A8__PRT CYREG_PRT15_PRT
#define A8__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A8__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A8__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A8__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A8__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A8__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A8__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A8__PS CYREG_PRT15_PS
#define A8__SHIFT 1u
#define A8__SLW CYREG_PRT15_SLW

/* A9 */
#define A9__0__INTTYPE CYREG_PICU0_INTTYPE6
#define A9__0__MASK 0x40u
#define A9__0__PC CYREG_PRT0_PC6
#define A9__0__PORT 0u
#define A9__0__SHIFT 6u
#define A9__AG CYREG_PRT0_AG
#define A9__AMUX CYREG_PRT0_AMUX
#define A9__BIE CYREG_PRT0_BIE
#define A9__BIT_MASK CYREG_PRT0_BIT_MASK
#define A9__BYP CYREG_PRT0_BYP
#define A9__CTL CYREG_PRT0_CTL
#define A9__DM0 CYREG_PRT0_DM0
#define A9__DM1 CYREG_PRT0_DM1
#define A9__DM2 CYREG_PRT0_DM2
#define A9__DR CYREG_PRT0_DR
#define A9__INP_DIS CYREG_PRT0_INP_DIS
#define A9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A9__LCD_EN CYREG_PRT0_LCD_EN
#define A9__MASK 0x40u
#define A9__PORT 0u
#define A9__PRT CYREG_PRT0_PRT
#define A9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A9__PS CYREG_PRT0_PS
#define A9__SHIFT 6u
#define A9__SLW CYREG_PRT0_SLW

/* D0 */
#define D0__0__INTTYPE CYREG_PICU4_INTTYPE5
#define D0__0__MASK 0x20u
#define D0__0__PC CYREG_PRT4_PC5
#define D0__0__PORT 4u
#define D0__0__SHIFT 5u
#define D0__AG CYREG_PRT4_AG
#define D0__AMUX CYREG_PRT4_AMUX
#define D0__BIE CYREG_PRT4_BIE
#define D0__BIT_MASK CYREG_PRT4_BIT_MASK
#define D0__BYP CYREG_PRT4_BYP
#define D0__CTL CYREG_PRT4_CTL
#define D0__DM0 CYREG_PRT4_DM0
#define D0__DM1 CYREG_PRT4_DM1
#define D0__DM2 CYREG_PRT4_DM2
#define D0__DR CYREG_PRT4_DR
#define D0__INP_DIS CYREG_PRT4_INP_DIS
#define D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define D0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D0__LCD_EN CYREG_PRT4_LCD_EN
#define D0__MASK 0x20u
#define D0__PORT 4u
#define D0__PRT CYREG_PRT4_PRT
#define D0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D0__PS CYREG_PRT4_PS
#define D0__SHIFT 5u
#define D0__SLW CYREG_PRT4_SLW

/* D1 */
#define D1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define D1__0__MASK 0x02u
#define D1__0__PC CYREG_PRT2_PC1
#define D1__0__PORT 2u
#define D1__0__SHIFT 1u
#define D1__AG CYREG_PRT2_AG
#define D1__AMUX CYREG_PRT2_AMUX
#define D1__BIE CYREG_PRT2_BIE
#define D1__BIT_MASK CYREG_PRT2_BIT_MASK
#define D1__BYP CYREG_PRT2_BYP
#define D1__CTL CYREG_PRT2_CTL
#define D1__DM0 CYREG_PRT2_DM0
#define D1__DM1 CYREG_PRT2_DM1
#define D1__DM2 CYREG_PRT2_DM2
#define D1__DR CYREG_PRT2_DR
#define D1__INP_DIS CYREG_PRT2_INP_DIS
#define D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define D1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define D1__LCD_EN CYREG_PRT2_LCD_EN
#define D1__MASK 0x02u
#define D1__PORT 2u
#define D1__PRT CYREG_PRT2_PRT
#define D1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define D1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define D1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define D1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define D1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define D1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define D1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define D1__PS CYREG_PRT2_PS
#define D1__SHIFT 1u
#define D1__SLW CYREG_PRT2_SLW

/* D2 */
#define D2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define D2__0__MASK 0x10u
#define D2__0__PC CYREG_PRT1_PC4
#define D2__0__PORT 1u
#define D2__0__SHIFT 4u
#define D2__AG CYREG_PRT1_AG
#define D2__AMUX CYREG_PRT1_AMUX
#define D2__BIE CYREG_PRT1_BIE
#define D2__BIT_MASK CYREG_PRT1_BIT_MASK
#define D2__BYP CYREG_PRT1_BYP
#define D2__CTL CYREG_PRT1_CTL
#define D2__DM0 CYREG_PRT1_DM0
#define D2__DM1 CYREG_PRT1_DM1
#define D2__DM2 CYREG_PRT1_DM2
#define D2__DR CYREG_PRT1_DR
#define D2__INP_DIS CYREG_PRT1_INP_DIS
#define D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define D2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define D2__LCD_EN CYREG_PRT1_LCD_EN
#define D2__MASK 0x10u
#define D2__PORT 1u
#define D2__PRT CYREG_PRT1_PRT
#define D2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define D2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define D2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define D2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define D2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define D2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define D2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define D2__PS CYREG_PRT1_PS
#define D2__SHIFT 4u
#define D2__SLW CYREG_PRT1_SLW

/* D3 */
#define D3__0__INTTYPE CYREG_PICU1_INTTYPE7
#define D3__0__MASK 0x80u
#define D3__0__PC CYREG_PRT1_PC7
#define D3__0__PORT 1u
#define D3__0__SHIFT 7u
#define D3__AG CYREG_PRT1_AG
#define D3__AMUX CYREG_PRT1_AMUX
#define D3__BIE CYREG_PRT1_BIE
#define D3__BIT_MASK CYREG_PRT1_BIT_MASK
#define D3__BYP CYREG_PRT1_BYP
#define D3__CTL CYREG_PRT1_CTL
#define D3__DM0 CYREG_PRT1_DM0
#define D3__DM1 CYREG_PRT1_DM1
#define D3__DM2 CYREG_PRT1_DM2
#define D3__DR CYREG_PRT1_DR
#define D3__INP_DIS CYREG_PRT1_INP_DIS
#define D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define D3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define D3__LCD_EN CYREG_PRT1_LCD_EN
#define D3__MASK 0x80u
#define D3__PORT 1u
#define D3__PRT CYREG_PRT1_PRT
#define D3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define D3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define D3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define D3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define D3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define D3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define D3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define D3__PS CYREG_PRT1_PS
#define D3__SHIFT 7u
#define D3__SLW CYREG_PRT1_SLW

/* D4 */
#define D4__0__INTTYPE CYREG_PICU1_INTTYPE2
#define D4__0__MASK 0x04u
#define D4__0__PC CYREG_PRT1_PC2
#define D4__0__PORT 1u
#define D4__0__SHIFT 2u
#define D4__AG CYREG_PRT1_AG
#define D4__AMUX CYREG_PRT1_AMUX
#define D4__BIE CYREG_PRT1_BIE
#define D4__BIT_MASK CYREG_PRT1_BIT_MASK
#define D4__BYP CYREG_PRT1_BYP
#define D4__CTL CYREG_PRT1_CTL
#define D4__DM0 CYREG_PRT1_DM0
#define D4__DM1 CYREG_PRT1_DM1
#define D4__DM2 CYREG_PRT1_DM2
#define D4__DR CYREG_PRT1_DR
#define D4__INP_DIS CYREG_PRT1_INP_DIS
#define D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define D4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define D4__LCD_EN CYREG_PRT1_LCD_EN
#define D4__MASK 0x04u
#define D4__PORT 1u
#define D4__PRT CYREG_PRT1_PRT
#define D4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define D4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define D4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define D4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define D4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define D4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define D4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define D4__PS CYREG_PRT1_PS
#define D4__SHIFT 2u
#define D4__SLW CYREG_PRT1_SLW

/* D5 */
#define D5__0__INTTYPE CYREG_PICU1_INTTYPE5
#define D5__0__MASK 0x20u
#define D5__0__PC CYREG_PRT1_PC5
#define D5__0__PORT 1u
#define D5__0__SHIFT 5u
#define D5__AG CYREG_PRT1_AG
#define D5__AMUX CYREG_PRT1_AMUX
#define D5__BIE CYREG_PRT1_BIE
#define D5__BIT_MASK CYREG_PRT1_BIT_MASK
#define D5__BYP CYREG_PRT1_BYP
#define D5__CTL CYREG_PRT1_CTL
#define D5__DM0 CYREG_PRT1_DM0
#define D5__DM1 CYREG_PRT1_DM1
#define D5__DM2 CYREG_PRT1_DM2
#define D5__DR CYREG_PRT1_DR
#define D5__INP_DIS CYREG_PRT1_INP_DIS
#define D5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define D5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define D5__LCD_EN CYREG_PRT1_LCD_EN
#define D5__MASK 0x20u
#define D5__PORT 1u
#define D5__PRT CYREG_PRT1_PRT
#define D5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define D5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define D5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define D5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define D5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define D5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define D5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define D5__PS CYREG_PRT1_PS
#define D5__SHIFT 5u
#define D5__SLW CYREG_PRT1_SLW

/* D6 */
#define D6__0__INTTYPE CYREG_PICU5_INTTYPE4
#define D6__0__MASK 0x10u
#define D6__0__PC CYREG_PRT5_PC4
#define D6__0__PORT 5u
#define D6__0__SHIFT 4u
#define D6__AG CYREG_PRT5_AG
#define D6__AMUX CYREG_PRT5_AMUX
#define D6__BIE CYREG_PRT5_BIE
#define D6__BIT_MASK CYREG_PRT5_BIT_MASK
#define D6__BYP CYREG_PRT5_BYP
#define D6__CTL CYREG_PRT5_CTL
#define D6__DM0 CYREG_PRT5_DM0
#define D6__DM1 CYREG_PRT5_DM1
#define D6__DM2 CYREG_PRT5_DM2
#define D6__DR CYREG_PRT5_DR
#define D6__INP_DIS CYREG_PRT5_INP_DIS
#define D6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define D6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define D6__LCD_EN CYREG_PRT5_LCD_EN
#define D6__MASK 0x10u
#define D6__PORT 5u
#define D6__PRT CYREG_PRT5_PRT
#define D6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define D6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define D6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define D6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define D6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define D6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define D6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define D6__PS CYREG_PRT5_PS
#define D6__SHIFT 4u
#define D6__SLW CYREG_PRT5_SLW

/* D7 */
#define D7__0__INTTYPE CYREG_PICU12_INTTYPE3
#define D7__0__MASK 0x08u
#define D7__0__PC CYREG_PRT12_PC3
#define D7__0__PORT 12u
#define D7__0__SHIFT 3u
#define D7__AG CYREG_PRT12_AG
#define D7__BIE CYREG_PRT12_BIE
#define D7__BIT_MASK CYREG_PRT12_BIT_MASK
#define D7__BYP CYREG_PRT12_BYP
#define D7__DM0 CYREG_PRT12_DM0
#define D7__DM1 CYREG_PRT12_DM1
#define D7__DM2 CYREG_PRT12_DM2
#define D7__DR CYREG_PRT12_DR
#define D7__INP_DIS CYREG_PRT12_INP_DIS
#define D7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D7__MASK 0x08u
#define D7__PORT 12u
#define D7__PRT CYREG_PRT12_PRT
#define D7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D7__PS CYREG_PRT12_PS
#define D7__SHIFT 3u
#define D7__SIO_CFG CYREG_PRT12_SIO_CFG
#define D7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D7__SLW CYREG_PRT12_SLW

/* A10 */
#define A10__0__INTTYPE CYREG_PICU0_INTTYPE3
#define A10__0__MASK 0x08u
#define A10__0__PC CYREG_PRT0_PC3
#define A10__0__PORT 0u
#define A10__0__SHIFT 3u
#define A10__AG CYREG_PRT0_AG
#define A10__AMUX CYREG_PRT0_AMUX
#define A10__BIE CYREG_PRT0_BIE
#define A10__BIT_MASK CYREG_PRT0_BIT_MASK
#define A10__BYP CYREG_PRT0_BYP
#define A10__CTL CYREG_PRT0_CTL
#define A10__DM0 CYREG_PRT0_DM0
#define A10__DM1 CYREG_PRT0_DM1
#define A10__DM2 CYREG_PRT0_DM2
#define A10__DR CYREG_PRT0_DR
#define A10__INP_DIS CYREG_PRT0_INP_DIS
#define A10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A10__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A10__LCD_EN CYREG_PRT0_LCD_EN
#define A10__MASK 0x08u
#define A10__PORT 0u
#define A10__PRT CYREG_PRT0_PRT
#define A10__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A10__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A10__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A10__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A10__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A10__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A10__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A10__PS CYREG_PRT0_PS
#define A10__SHIFT 3u
#define A10__SLW CYREG_PRT0_SLW

/* A11 */
#define A11__0__INTTYPE CYREG_PICU4_INTTYPE2
#define A11__0__MASK 0x04u
#define A11__0__PC CYREG_PRT4_PC2
#define A11__0__PORT 4u
#define A11__0__SHIFT 2u
#define A11__AG CYREG_PRT4_AG
#define A11__AMUX CYREG_PRT4_AMUX
#define A11__BIE CYREG_PRT4_BIE
#define A11__BIT_MASK CYREG_PRT4_BIT_MASK
#define A11__BYP CYREG_PRT4_BYP
#define A11__CTL CYREG_PRT4_CTL
#define A11__DM0 CYREG_PRT4_DM0
#define A11__DM1 CYREG_PRT4_DM1
#define A11__DM2 CYREG_PRT4_DM2
#define A11__DR CYREG_PRT4_DR
#define A11__INP_DIS CYREG_PRT4_INP_DIS
#define A11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define A11__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define A11__LCD_EN CYREG_PRT4_LCD_EN
#define A11__MASK 0x04u
#define A11__PORT 4u
#define A11__PRT CYREG_PRT4_PRT
#define A11__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define A11__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define A11__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define A11__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define A11__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define A11__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define A11__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define A11__PS CYREG_PRT4_PS
#define A11__SHIFT 2u
#define A11__SLW CYREG_PRT4_SLW

/* A12 */
#define A12__0__INTTYPE CYREG_PICU4_INTTYPE7
#define A12__0__MASK 0x80u
#define A12__0__PC CYREG_PRT4_PC7
#define A12__0__PORT 4u
#define A12__0__SHIFT 7u
#define A12__AG CYREG_PRT4_AG
#define A12__AMUX CYREG_PRT4_AMUX
#define A12__BIE CYREG_PRT4_BIE
#define A12__BIT_MASK CYREG_PRT4_BIT_MASK
#define A12__BYP CYREG_PRT4_BYP
#define A12__CTL CYREG_PRT4_CTL
#define A12__DM0 CYREG_PRT4_DM0
#define A12__DM1 CYREG_PRT4_DM1
#define A12__DM2 CYREG_PRT4_DM2
#define A12__DR CYREG_PRT4_DR
#define A12__INP_DIS CYREG_PRT4_INP_DIS
#define A12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define A12__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define A12__LCD_EN CYREG_PRT4_LCD_EN
#define A12__MASK 0x80u
#define A12__PORT 4u
#define A12__PRT CYREG_PRT4_PRT
#define A12__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define A12__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define A12__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define A12__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define A12__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define A12__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define A12__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define A12__PS CYREG_PRT4_PS
#define A12__SHIFT 7u
#define A12__SLW CYREG_PRT4_SLW

/* A13 */
#define A13__0__INTTYPE CYREG_PICU15_INTTYPE3
#define A13__0__MASK 0x08u
#define A13__0__PC CYREG_IO_PC_PRT15_PC3
#define A13__0__PORT 15u
#define A13__0__SHIFT 3u
#define A13__AG CYREG_PRT15_AG
#define A13__AMUX CYREG_PRT15_AMUX
#define A13__BIE CYREG_PRT15_BIE
#define A13__BIT_MASK CYREG_PRT15_BIT_MASK
#define A13__BYP CYREG_PRT15_BYP
#define A13__CTL CYREG_PRT15_CTL
#define A13__DM0 CYREG_PRT15_DM0
#define A13__DM1 CYREG_PRT15_DM1
#define A13__DM2 CYREG_PRT15_DM2
#define A13__DR CYREG_PRT15_DR
#define A13__INP_DIS CYREG_PRT15_INP_DIS
#define A13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define A13__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A13__LCD_EN CYREG_PRT15_LCD_EN
#define A13__MASK 0x08u
#define A13__PORT 15u
#define A13__PRT CYREG_PRT15_PRT
#define A13__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A13__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A13__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A13__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A13__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A13__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A13__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A13__PS CYREG_PRT15_PS
#define A13__SHIFT 3u
#define A13__SLW CYREG_PRT15_SLW

/* A14 */
#define A14__0__INTTYPE CYREG_PICU15_INTTYPE2
#define A14__0__MASK 0x04u
#define A14__0__PC CYREG_IO_PC_PRT15_PC2
#define A14__0__PORT 15u
#define A14__0__SHIFT 2u
#define A14__AG CYREG_PRT15_AG
#define A14__AMUX CYREG_PRT15_AMUX
#define A14__BIE CYREG_PRT15_BIE
#define A14__BIT_MASK CYREG_PRT15_BIT_MASK
#define A14__BYP CYREG_PRT15_BYP
#define A14__CTL CYREG_PRT15_CTL
#define A14__DM0 CYREG_PRT15_DM0
#define A14__DM1 CYREG_PRT15_DM1
#define A14__DM2 CYREG_PRT15_DM2
#define A14__DR CYREG_PRT15_DR
#define A14__INP_DIS CYREG_PRT15_INP_DIS
#define A14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define A14__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A14__LCD_EN CYREG_PRT15_LCD_EN
#define A14__MASK 0x04u
#define A14__PORT 15u
#define A14__PRT CYREG_PRT15_PRT
#define A14__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A14__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A14__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A14__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A14__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A14__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A14__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A14__PS CYREG_PRT15_PS
#define A14__SHIFT 2u
#define A14__SLW CYREG_PRT15_SLW

/* A15 */
#define A15__0__INTTYPE CYREG_PICU3_INTTYPE7
#define A15__0__MASK 0x80u
#define A15__0__PC CYREG_PRT3_PC7
#define A15__0__PORT 3u
#define A15__0__SHIFT 7u
#define A15__AG CYREG_PRT3_AG
#define A15__AMUX CYREG_PRT3_AMUX
#define A15__BIE CYREG_PRT3_BIE
#define A15__BIT_MASK CYREG_PRT3_BIT_MASK
#define A15__BYP CYREG_PRT3_BYP
#define A15__CTL CYREG_PRT3_CTL
#define A15__DM0 CYREG_PRT3_DM0
#define A15__DM1 CYREG_PRT3_DM1
#define A15__DM2 CYREG_PRT3_DM2
#define A15__DR CYREG_PRT3_DR
#define A15__INP_DIS CYREG_PRT3_INP_DIS
#define A15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define A15__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define A15__LCD_EN CYREG_PRT3_LCD_EN
#define A15__MASK 0x80u
#define A15__PORT 3u
#define A15__PRT CYREG_PRT3_PRT
#define A15__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define A15__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define A15__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define A15__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define A15__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define A15__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define A15__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define A15__PS CYREG_PRT3_PS
#define A15__SHIFT 7u
#define A15__SLW CYREG_PRT3_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU0_INTTYPE7
#define LED__0__MASK 0x80u
#define LED__0__PC CYREG_PRT0_PC7
#define LED__0__PORT 0u
#define LED__0__SHIFT 7u
#define LED__AG CYREG_PRT0_AG
#define LED__AMUX CYREG_PRT0_AMUX
#define LED__BIE CYREG_PRT0_BIE
#define LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED__BYP CYREG_PRT0_BYP
#define LED__CTL CYREG_PRT0_CTL
#define LED__DM0 CYREG_PRT0_DM0
#define LED__DM1 CYREG_PRT0_DM1
#define LED__DM2 CYREG_PRT0_DM2
#define LED__DR CYREG_PRT0_DR
#define LED__INP_DIS CYREG_PRT0_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT0_LCD_EN
#define LED__MASK 0x80u
#define LED__PORT 0u
#define LED__PRT CYREG_PRT0_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 7u
#define LED__SLW CYREG_PRT0_SLW

/* M1_n */
#define M1_n__0__INTTYPE CYREG_PICU3_INTTYPE1
#define M1_n__0__MASK 0x02u
#define M1_n__0__PC CYREG_PRT3_PC1
#define M1_n__0__PORT 3u
#define M1_n__0__SHIFT 1u
#define M1_n__AG CYREG_PRT3_AG
#define M1_n__AMUX CYREG_PRT3_AMUX
#define M1_n__BIE CYREG_PRT3_BIE
#define M1_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define M1_n__BYP CYREG_PRT3_BYP
#define M1_n__CTL CYREG_PRT3_CTL
#define M1_n__DM0 CYREG_PRT3_DM0
#define M1_n__DM1 CYREG_PRT3_DM1
#define M1_n__DM2 CYREG_PRT3_DM2
#define M1_n__DR CYREG_PRT3_DR
#define M1_n__INP_DIS CYREG_PRT3_INP_DIS
#define M1_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M1_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M1_n__LCD_EN CYREG_PRT3_LCD_EN
#define M1_n__MASK 0x02u
#define M1_n__PORT 3u
#define M1_n__PRT CYREG_PRT3_PRT
#define M1_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M1_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M1_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M1_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M1_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M1_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M1_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M1_n__PS CYREG_PRT3_PS
#define M1_n__SHIFT 1u
#define M1_n__SLW CYREG_PRT3_SLW

/* IRQ_n */
#define IRQ_n__0__INTTYPE CYREG_PICU5_INTTYPE2
#define IRQ_n__0__MASK 0x04u
#define IRQ_n__0__PC CYREG_PRT5_PC2
#define IRQ_n__0__PORT 5u
#define IRQ_n__0__SHIFT 2u
#define IRQ_n__AG CYREG_PRT5_AG
#define IRQ_n__AMUX CYREG_PRT5_AMUX
#define IRQ_n__BIE CYREG_PRT5_BIE
#define IRQ_n__BIT_MASK CYREG_PRT5_BIT_MASK
#define IRQ_n__BYP CYREG_PRT5_BYP
#define IRQ_n__CTL CYREG_PRT5_CTL
#define IRQ_n__DM0 CYREG_PRT5_DM0
#define IRQ_n__DM1 CYREG_PRT5_DM1
#define IRQ_n__DM2 CYREG_PRT5_DM2
#define IRQ_n__DR CYREG_PRT5_DR
#define IRQ_n__INP_DIS CYREG_PRT5_INP_DIS
#define IRQ_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IRQ_n__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IRQ_n__LCD_EN CYREG_PRT5_LCD_EN
#define IRQ_n__MASK 0x04u
#define IRQ_n__PORT 5u
#define IRQ_n__PRT CYREG_PRT5_PRT
#define IRQ_n__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IRQ_n__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IRQ_n__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IRQ_n__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IRQ_n__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IRQ_n__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IRQ_n__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IRQ_n__PS CYREG_PRT5_PS
#define IRQ_n__SHIFT 2u
#define IRQ_n__SLW CYREG_PRT5_SLW

/* NMI_n */
#define NMI_n__0__INTTYPE CYREG_PICU6_INTTYPE0
#define NMI_n__0__MASK 0x01u
#define NMI_n__0__PC CYREG_PRT6_PC0
#define NMI_n__0__PORT 6u
#define NMI_n__0__SHIFT 0u
#define NMI_n__AG CYREG_PRT6_AG
#define NMI_n__AMUX CYREG_PRT6_AMUX
#define NMI_n__BIE CYREG_PRT6_BIE
#define NMI_n__BIT_MASK CYREG_PRT6_BIT_MASK
#define NMI_n__BYP CYREG_PRT6_BYP
#define NMI_n__CTL CYREG_PRT6_CTL
#define NMI_n__DM0 CYREG_PRT6_DM0
#define NMI_n__DM1 CYREG_PRT6_DM1
#define NMI_n__DM2 CYREG_PRT6_DM2
#define NMI_n__DR CYREG_PRT6_DR
#define NMI_n__INP_DIS CYREG_PRT6_INP_DIS
#define NMI_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define NMI_n__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define NMI_n__LCD_EN CYREG_PRT6_LCD_EN
#define NMI_n__MASK 0x01u
#define NMI_n__PORT 6u
#define NMI_n__PRT CYREG_PRT6_PRT
#define NMI_n__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define NMI_n__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define NMI_n__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define NMI_n__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define NMI_n__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define NMI_n__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define NMI_n__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define NMI_n__PS CYREG_PRT6_PS
#define NMI_n__SHIFT 0u
#define NMI_n__SLW CYREG_PRT6_SLW

/* HALT_n */
#define HALT_n__0__INTTYPE CYREG_PICU1_INTTYPE6
#define HALT_n__0__MASK 0x40u
#define HALT_n__0__PC CYREG_PRT1_PC6
#define HALT_n__0__PORT 1u
#define HALT_n__0__SHIFT 6u
#define HALT_n__AG CYREG_PRT1_AG
#define HALT_n__AMUX CYREG_PRT1_AMUX
#define HALT_n__BIE CYREG_PRT1_BIE
#define HALT_n__BIT_MASK CYREG_PRT1_BIT_MASK
#define HALT_n__BYP CYREG_PRT1_BYP
#define HALT_n__CTL CYREG_PRT1_CTL
#define HALT_n__DM0 CYREG_PRT1_DM0
#define HALT_n__DM1 CYREG_PRT1_DM1
#define HALT_n__DM2 CYREG_PRT1_DM2
#define HALT_n__DR CYREG_PRT1_DR
#define HALT_n__INP_DIS CYREG_PRT1_INP_DIS
#define HALT_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define HALT_n__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define HALT_n__LCD_EN CYREG_PRT1_LCD_EN
#define HALT_n__MASK 0x40u
#define HALT_n__PORT 1u
#define HALT_n__PRT CYREG_PRT1_PRT
#define HALT_n__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define HALT_n__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define HALT_n__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define HALT_n__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define HALT_n__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define HALT_n__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define HALT_n__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define HALT_n__PS CYREG_PRT1_PS
#define HALT_n__SHIFT 6u
#define HALT_n__SLW CYREG_PRT1_SLW

/* IORQ_n */
#define IORQ_n__0__INTTYPE CYREG_PICU4_INTTYPE6
#define IORQ_n__0__MASK 0x40u
#define IORQ_n__0__PC CYREG_PRT4_PC6
#define IORQ_n__0__PORT 4u
#define IORQ_n__0__SHIFT 6u
#define IORQ_n__AG CYREG_PRT4_AG
#define IORQ_n__AMUX CYREG_PRT4_AMUX
#define IORQ_n__BIE CYREG_PRT4_BIE
#define IORQ_n__BIT_MASK CYREG_PRT4_BIT_MASK
#define IORQ_n__BYP CYREG_PRT4_BYP
#define IORQ_n__CTL CYREG_PRT4_CTL
#define IORQ_n__DM0 CYREG_PRT4_DM0
#define IORQ_n__DM1 CYREG_PRT4_DM1
#define IORQ_n__DM2 CYREG_PRT4_DM2
#define IORQ_n__DR CYREG_PRT4_DR
#define IORQ_n__INP_DIS CYREG_PRT4_INP_DIS
#define IORQ_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define IORQ_n__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define IORQ_n__LCD_EN CYREG_PRT4_LCD_EN
#define IORQ_n__MASK 0x40u
#define IORQ_n__PORT 4u
#define IORQ_n__PRT CYREG_PRT4_PRT
#define IORQ_n__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define IORQ_n__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define IORQ_n__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define IORQ_n__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define IORQ_n__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define IORQ_n__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define IORQ_n__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define IORQ_n__PS CYREG_PRT4_PS
#define IORQ_n__SHIFT 6u
#define IORQ_n__SLW CYREG_PRT4_SLW

/* MREQ_n */
#define MREQ_n__0__INTTYPE CYREG_PICU0_INTTYPE4
#define MREQ_n__0__MASK 0x10u
#define MREQ_n__0__PC CYREG_PRT0_PC4
#define MREQ_n__0__PORT 0u
#define MREQ_n__0__SHIFT 4u
#define MREQ_n__AG CYREG_PRT0_AG
#define MREQ_n__AMUX CYREG_PRT0_AMUX
#define MREQ_n__BIE CYREG_PRT0_BIE
#define MREQ_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define MREQ_n__BYP CYREG_PRT0_BYP
#define MREQ_n__CTL CYREG_PRT0_CTL
#define MREQ_n__DM0 CYREG_PRT0_DM0
#define MREQ_n__DM1 CYREG_PRT0_DM1
#define MREQ_n__DM2 CYREG_PRT0_DM2
#define MREQ_n__DR CYREG_PRT0_DR
#define MREQ_n__INP_DIS CYREG_PRT0_INP_DIS
#define MREQ_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MREQ_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MREQ_n__LCD_EN CYREG_PRT0_LCD_EN
#define MREQ_n__MASK 0x10u
#define MREQ_n__PORT 0u
#define MREQ_n__PRT CYREG_PRT0_PRT
#define MREQ_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MREQ_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MREQ_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MREQ_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MREQ_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MREQ_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MREQ_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MREQ_n__PS CYREG_PRT0_PS
#define MREQ_n__SHIFT 4u
#define MREQ_n__SLW CYREG_PRT0_SLW

/* WAIT_n */
#define WAIT_n__0__INTTYPE CYREG_PICU5_INTTYPE5
#define WAIT_n__0__MASK 0x20u
#define WAIT_n__0__PC CYREG_PRT5_PC5
#define WAIT_n__0__PORT 5u
#define WAIT_n__0__SHIFT 5u
#define WAIT_n__AG CYREG_PRT5_AG
#define WAIT_n__AMUX CYREG_PRT5_AMUX
#define WAIT_n__BIE CYREG_PRT5_BIE
#define WAIT_n__BIT_MASK CYREG_PRT5_BIT_MASK
#define WAIT_n__BYP CYREG_PRT5_BYP
#define WAIT_n__CTL CYREG_PRT5_CTL
#define WAIT_n__DM0 CYREG_PRT5_DM0
#define WAIT_n__DM1 CYREG_PRT5_DM1
#define WAIT_n__DM2 CYREG_PRT5_DM2
#define WAIT_n__DR CYREG_PRT5_DR
#define WAIT_n__INP_DIS CYREG_PRT5_INP_DIS
#define WAIT_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define WAIT_n__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define WAIT_n__LCD_EN CYREG_PRT5_LCD_EN
#define WAIT_n__MASK 0x20u
#define WAIT_n__PORT 5u
#define WAIT_n__PRT CYREG_PRT5_PRT
#define WAIT_n__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define WAIT_n__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define WAIT_n__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define WAIT_n__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define WAIT_n__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define WAIT_n__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define WAIT_n__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define WAIT_n__PS CYREG_PRT5_PS
#define WAIT_n__SHIFT 5u
#define WAIT_n__SLW CYREG_PRT5_SLW

/* BUSRQ_n */
#define BUSRQ_n__0__INTTYPE CYREG_PICU5_INTTYPE1
#define BUSRQ_n__0__MASK 0x02u
#define BUSRQ_n__0__PC CYREG_PRT5_PC1
#define BUSRQ_n__0__PORT 5u
#define BUSRQ_n__0__SHIFT 1u
#define BUSRQ_n__AG CYREG_PRT5_AG
#define BUSRQ_n__AMUX CYREG_PRT5_AMUX
#define BUSRQ_n__BIE CYREG_PRT5_BIE
#define BUSRQ_n__BIT_MASK CYREG_PRT5_BIT_MASK
#define BUSRQ_n__BYP CYREG_PRT5_BYP
#define BUSRQ_n__CTL CYREG_PRT5_CTL
#define BUSRQ_n__DM0 CYREG_PRT5_DM0
#define BUSRQ_n__DM1 CYREG_PRT5_DM1
#define BUSRQ_n__DM2 CYREG_PRT5_DM2
#define BUSRQ_n__DR CYREG_PRT5_DR
#define BUSRQ_n__INP_DIS CYREG_PRT5_INP_DIS
#define BUSRQ_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BUSRQ_n__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BUSRQ_n__LCD_EN CYREG_PRT5_LCD_EN
#define BUSRQ_n__MASK 0x02u
#define BUSRQ_n__PORT 5u
#define BUSRQ_n__PRT CYREG_PRT5_PRT
#define BUSRQ_n__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BUSRQ_n__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BUSRQ_n__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BUSRQ_n__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BUSRQ_n__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BUSRQ_n__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BUSRQ_n__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BUSRQ_n__PS CYREG_PRT5_PS
#define BUSRQ_n__SHIFT 1u
#define BUSRQ_n__SLW CYREG_PRT5_SLW

/* CPURD_n */
#define CPURD_n__0__INTTYPE CYREG_PICU0_INTTYPE2
#define CPURD_n__0__MASK 0x04u
#define CPURD_n__0__PC CYREG_PRT0_PC2
#define CPURD_n__0__PORT 0u
#define CPURD_n__0__SHIFT 2u
#define CPURD_n__AG CYREG_PRT0_AG
#define CPURD_n__AMUX CYREG_PRT0_AMUX
#define CPURD_n__BIE CYREG_PRT0_BIE
#define CPURD_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define CPURD_n__BYP CYREG_PRT0_BYP
#define CPURD_n__CTL CYREG_PRT0_CTL
#define CPURD_n__DM0 CYREG_PRT0_DM0
#define CPURD_n__DM1 CYREG_PRT0_DM1
#define CPURD_n__DM2 CYREG_PRT0_DM2
#define CPURD_n__DR CYREG_PRT0_DR
#define CPURD_n__INP_DIS CYREG_PRT0_INP_DIS
#define CPURD_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CPURD_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CPURD_n__LCD_EN CYREG_PRT0_LCD_EN
#define CPURD_n__MASK 0x04u
#define CPURD_n__PORT 0u
#define CPURD_n__PRT CYREG_PRT0_PRT
#define CPURD_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CPURD_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CPURD_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CPURD_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CPURD_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CPURD_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CPURD_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CPURD_n__PS CYREG_PRT0_PS
#define CPURD_n__SHIFT 2u
#define CPURD_n__SLW CYREG_PRT0_SLW

/* CPUWR_n */
#define CPUWR_n__0__INTTYPE CYREG_PICU3_INTTYPE5
#define CPUWR_n__0__MASK 0x20u
#define CPUWR_n__0__PC CYREG_PRT3_PC5
#define CPUWR_n__0__PORT 3u
#define CPUWR_n__0__SHIFT 5u
#define CPUWR_n__AG CYREG_PRT3_AG
#define CPUWR_n__AMUX CYREG_PRT3_AMUX
#define CPUWR_n__BIE CYREG_PRT3_BIE
#define CPUWR_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define CPUWR_n__BYP CYREG_PRT3_BYP
#define CPUWR_n__CTL CYREG_PRT3_CTL
#define CPUWR_n__DM0 CYREG_PRT3_DM0
#define CPUWR_n__DM1 CYREG_PRT3_DM1
#define CPUWR_n__DM2 CYREG_PRT3_DM2
#define CPUWR_n__DR CYREG_PRT3_DR
#define CPUWR_n__INP_DIS CYREG_PRT3_INP_DIS
#define CPUWR_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CPUWR_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CPUWR_n__LCD_EN CYREG_PRT3_LCD_EN
#define CPUWR_n__MASK 0x20u
#define CPUWR_n__PORT 3u
#define CPUWR_n__PRT CYREG_PRT3_PRT
#define CPUWR_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CPUWR_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CPUWR_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CPUWR_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CPUWR_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CPUWR_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CPUWR_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CPUWR_n__PS CYREG_PRT3_PS
#define CPUWR_n__SHIFT 5u
#define CPUWR_n__SLW CYREG_PRT3_SLW

/* CPU_CLK */
#define CPU_CLK__0__INTTYPE CYREG_PICU5_INTTYPE7
#define CPU_CLK__0__MASK 0x80u
#define CPU_CLK__0__PC CYREG_PRT5_PC7
#define CPU_CLK__0__PORT 5u
#define CPU_CLK__0__SHIFT 7u
#define CPU_CLK__AG CYREG_PRT5_AG
#define CPU_CLK__AMUX CYREG_PRT5_AMUX
#define CPU_CLK__BIE CYREG_PRT5_BIE
#define CPU_CLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPU_CLK__BYP CYREG_PRT5_BYP
#define CPU_CLK__CTL CYREG_PRT5_CTL
#define CPU_CLK__DM0 CYREG_PRT5_DM0
#define CPU_CLK__DM1 CYREG_PRT5_DM1
#define CPU_CLK__DM2 CYREG_PRT5_DM2
#define CPU_CLK__DR CYREG_PRT5_DR
#define CPU_CLK__INP_DIS CYREG_PRT5_INP_DIS
#define CPU_CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPU_CLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPU_CLK__LCD_EN CYREG_PRT5_LCD_EN
#define CPU_CLK__MASK 0x80u
#define CPU_CLK__PORT 5u
#define CPU_CLK__PRT CYREG_PRT5_PRT
#define CPU_CLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPU_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPU_CLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPU_CLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPU_CLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPU_CLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPU_CLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPU_CLK__PS CYREG_PRT5_PS
#define CPU_CLK__SHIFT 7u
#define CPU_CLK__SLW CYREG_PRT5_SLW

/* MEMRD_n */
#define MEMRD_n__0__INTTYPE CYREG_PICU15_INTTYPE0
#define MEMRD_n__0__MASK 0x01u
#define MEMRD_n__0__PC CYREG_IO_PC_PRT15_PC0
#define MEMRD_n__0__PORT 15u
#define MEMRD_n__0__SHIFT 0u
#define MEMRD_n__AG CYREG_PRT15_AG
#define MEMRD_n__AMUX CYREG_PRT15_AMUX
#define MEMRD_n__BIE CYREG_PRT15_BIE
#define MEMRD_n__BIT_MASK CYREG_PRT15_BIT_MASK
#define MEMRD_n__BYP CYREG_PRT15_BYP
#define MEMRD_n__CTL CYREG_PRT15_CTL
#define MEMRD_n__DM0 CYREG_PRT15_DM0
#define MEMRD_n__DM1 CYREG_PRT15_DM1
#define MEMRD_n__DM2 CYREG_PRT15_DM2
#define MEMRD_n__DR CYREG_PRT15_DR
#define MEMRD_n__INP_DIS CYREG_PRT15_INP_DIS
#define MEMRD_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MEMRD_n__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MEMRD_n__LCD_EN CYREG_PRT15_LCD_EN
#define MEMRD_n__MASK 0x01u
#define MEMRD_n__PORT 15u
#define MEMRD_n__PRT CYREG_PRT15_PRT
#define MEMRD_n__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MEMRD_n__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MEMRD_n__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MEMRD_n__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MEMRD_n__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MEMRD_n__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MEMRD_n__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MEMRD_n__PS CYREG_PRT15_PS
#define MEMRD_n__SHIFT 0u
#define MEMRD_n__SLW CYREG_PRT15_SLW

/* MEMWR_n */
#define MEMWR_n__0__INTTYPE CYREG_PICU5_INTTYPE6
#define MEMWR_n__0__MASK 0x40u
#define MEMWR_n__0__PC CYREG_PRT5_PC6
#define MEMWR_n__0__PORT 5u
#define MEMWR_n__0__SHIFT 6u
#define MEMWR_n__AG CYREG_PRT5_AG
#define MEMWR_n__AMUX CYREG_PRT5_AMUX
#define MEMWR_n__BIE CYREG_PRT5_BIE
#define MEMWR_n__BIT_MASK CYREG_PRT5_BIT_MASK
#define MEMWR_n__BYP CYREG_PRT5_BYP
#define MEMWR_n__CTL CYREG_PRT5_CTL
#define MEMWR_n__DM0 CYREG_PRT5_DM0
#define MEMWR_n__DM1 CYREG_PRT5_DM1
#define MEMWR_n__DM2 CYREG_PRT5_DM2
#define MEMWR_n__DR CYREG_PRT5_DR
#define MEMWR_n__INP_DIS CYREG_PRT5_INP_DIS
#define MEMWR_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MEMWR_n__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MEMWR_n__LCD_EN CYREG_PRT5_LCD_EN
#define MEMWR_n__MASK 0x40u
#define MEMWR_n__PORT 5u
#define MEMWR_n__PRT CYREG_PRT5_PRT
#define MEMWR_n__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MEMWR_n__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MEMWR_n__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MEMWR_n__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MEMWR_n__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MEMWR_n__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MEMWR_n__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MEMWR_n__PS CYREG_PRT5_PS
#define MEMWR_n__SHIFT 6u
#define MEMWR_n__SLW CYREG_PRT5_SLW

/* SRAMA13 */
#define SRAMA13__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SRAMA13__0__MASK 0x04u
#define SRAMA13__0__PC CYREG_PRT2_PC2
#define SRAMA13__0__PORT 2u
#define SRAMA13__0__SHIFT 2u
#define SRAMA13__AG CYREG_PRT2_AG
#define SRAMA13__AMUX CYREG_PRT2_AMUX
#define SRAMA13__BIE CYREG_PRT2_BIE
#define SRAMA13__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRAMA13__BYP CYREG_PRT2_BYP
#define SRAMA13__CTL CYREG_PRT2_CTL
#define SRAMA13__DM0 CYREG_PRT2_DM0
#define SRAMA13__DM1 CYREG_PRT2_DM1
#define SRAMA13__DM2 CYREG_PRT2_DM2
#define SRAMA13__DR CYREG_PRT2_DR
#define SRAMA13__INP_DIS CYREG_PRT2_INP_DIS
#define SRAMA13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRAMA13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRAMA13__LCD_EN CYREG_PRT2_LCD_EN
#define SRAMA13__MASK 0x04u
#define SRAMA13__PORT 2u
#define SRAMA13__PRT CYREG_PRT2_PRT
#define SRAMA13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRAMA13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRAMA13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRAMA13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRAMA13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRAMA13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRAMA13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRAMA13__PS CYREG_PRT2_PS
#define SRAMA13__SHIFT 2u
#define SRAMA13__SLW CYREG_PRT2_SLW

/* SRAMA14 */
#define SRAMA14__0__INTTYPE CYREG_PICU4_INTTYPE3
#define SRAMA14__0__MASK 0x08u
#define SRAMA14__0__PC CYREG_PRT4_PC3
#define SRAMA14__0__PORT 4u
#define SRAMA14__0__SHIFT 3u
#define SRAMA14__AG CYREG_PRT4_AG
#define SRAMA14__AMUX CYREG_PRT4_AMUX
#define SRAMA14__BIE CYREG_PRT4_BIE
#define SRAMA14__BIT_MASK CYREG_PRT4_BIT_MASK
#define SRAMA14__BYP CYREG_PRT4_BYP
#define SRAMA14__CTL CYREG_PRT4_CTL
#define SRAMA14__DM0 CYREG_PRT4_DM0
#define SRAMA14__DM1 CYREG_PRT4_DM1
#define SRAMA14__DM2 CYREG_PRT4_DM2
#define SRAMA14__DR CYREG_PRT4_DR
#define SRAMA14__INP_DIS CYREG_PRT4_INP_DIS
#define SRAMA14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SRAMA14__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SRAMA14__LCD_EN CYREG_PRT4_LCD_EN
#define SRAMA14__MASK 0x08u
#define SRAMA14__PORT 4u
#define SRAMA14__PRT CYREG_PRT4_PRT
#define SRAMA14__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SRAMA14__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SRAMA14__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SRAMA14__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SRAMA14__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SRAMA14__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SRAMA14__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SRAMA14__PS CYREG_PRT4_PS
#define SRAMA14__SHIFT 3u
#define SRAMA14__SLW CYREG_PRT4_SLW

/* SRAMA15 */
#define SRAMA15__0__INTTYPE CYREG_PICU0_INTTYPE1
#define SRAMA15__0__MASK 0x02u
#define SRAMA15__0__PC CYREG_PRT0_PC1
#define SRAMA15__0__PORT 0u
#define SRAMA15__0__SHIFT 1u
#define SRAMA15__AG CYREG_PRT0_AG
#define SRAMA15__AMUX CYREG_PRT0_AMUX
#define SRAMA15__BIE CYREG_PRT0_BIE
#define SRAMA15__BIT_MASK CYREG_PRT0_BIT_MASK
#define SRAMA15__BYP CYREG_PRT0_BYP
#define SRAMA15__CTL CYREG_PRT0_CTL
#define SRAMA15__DM0 CYREG_PRT0_DM0
#define SRAMA15__DM1 CYREG_PRT0_DM1
#define SRAMA15__DM2 CYREG_PRT0_DM2
#define SRAMA15__DR CYREG_PRT0_DR
#define SRAMA15__INP_DIS CYREG_PRT0_INP_DIS
#define SRAMA15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SRAMA15__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SRAMA15__LCD_EN CYREG_PRT0_LCD_EN
#define SRAMA15__MASK 0x02u
#define SRAMA15__PORT 0u
#define SRAMA15__PRT CYREG_PRT0_PRT
#define SRAMA15__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SRAMA15__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SRAMA15__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SRAMA15__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SRAMA15__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SRAMA15__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SRAMA15__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SRAMA15__PS CYREG_PRT0_PS
#define SRAMA15__SHIFT 1u
#define SRAMA15__SLW CYREG_PRT0_SLW

/* SRAMA16 */
#define SRAMA16__0__INTTYPE CYREG_PICU3_INTTYPE3
#define SRAMA16__0__MASK 0x08u
#define SRAMA16__0__PC CYREG_PRT3_PC3
#define SRAMA16__0__PORT 3u
#define SRAMA16__0__SHIFT 3u
#define SRAMA16__AG CYREG_PRT3_AG
#define SRAMA16__AMUX CYREG_PRT3_AMUX
#define SRAMA16__BIE CYREG_PRT3_BIE
#define SRAMA16__BIT_MASK CYREG_PRT3_BIT_MASK
#define SRAMA16__BYP CYREG_PRT3_BYP
#define SRAMA16__CTL CYREG_PRT3_CTL
#define SRAMA16__DM0 CYREG_PRT3_DM0
#define SRAMA16__DM1 CYREG_PRT3_DM1
#define SRAMA16__DM2 CYREG_PRT3_DM2
#define SRAMA16__DR CYREG_PRT3_DR
#define SRAMA16__INP_DIS CYREG_PRT3_INP_DIS
#define SRAMA16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SRAMA16__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SRAMA16__LCD_EN CYREG_PRT3_LCD_EN
#define SRAMA16__MASK 0x08u
#define SRAMA16__PORT 3u
#define SRAMA16__PRT CYREG_PRT3_PRT
#define SRAMA16__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SRAMA16__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SRAMA16__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SRAMA16__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SRAMA16__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SRAMA16__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SRAMA16__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SRAMA16__PS CYREG_PRT3_PS
#define SRAMA16__SHIFT 3u
#define SRAMA16__SLW CYREG_PRT3_SLW

/* SRAMA17 */
#define SRAMA17__0__INTTYPE CYREG_PICU4_INTTYPE0
#define SRAMA17__0__MASK 0x01u
#define SRAMA17__0__PC CYREG_PRT4_PC0
#define SRAMA17__0__PORT 4u
#define SRAMA17__0__SHIFT 0u
#define SRAMA17__AG CYREG_PRT4_AG
#define SRAMA17__AMUX CYREG_PRT4_AMUX
#define SRAMA17__BIE CYREG_PRT4_BIE
#define SRAMA17__BIT_MASK CYREG_PRT4_BIT_MASK
#define SRAMA17__BYP CYREG_PRT4_BYP
#define SRAMA17__CTL CYREG_PRT4_CTL
#define SRAMA17__DM0 CYREG_PRT4_DM0
#define SRAMA17__DM1 CYREG_PRT4_DM1
#define SRAMA17__DM2 CYREG_PRT4_DM2
#define SRAMA17__DR CYREG_PRT4_DR
#define SRAMA17__INP_DIS CYREG_PRT4_INP_DIS
#define SRAMA17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SRAMA17__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SRAMA17__LCD_EN CYREG_PRT4_LCD_EN
#define SRAMA17__MASK 0x01u
#define SRAMA17__PORT 4u
#define SRAMA17__PRT CYREG_PRT4_PRT
#define SRAMA17__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SRAMA17__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SRAMA17__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SRAMA17__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SRAMA17__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SRAMA17__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SRAMA17__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SRAMA17__PS CYREG_PRT4_PS
#define SRAMA17__SHIFT 0u
#define SRAMA17__SLW CYREG_PRT4_SLW

/* SRAMA18 */
#define SRAMA18__0__INTTYPE CYREG_PICU5_INTTYPE3
#define SRAMA18__0__MASK 0x08u
#define SRAMA18__0__PC CYREG_PRT5_PC3
#define SRAMA18__0__PORT 5u
#define SRAMA18__0__SHIFT 3u
#define SRAMA18__AG CYREG_PRT5_AG
#define SRAMA18__AMUX CYREG_PRT5_AMUX
#define SRAMA18__BIE CYREG_PRT5_BIE
#define SRAMA18__BIT_MASK CYREG_PRT5_BIT_MASK
#define SRAMA18__BYP CYREG_PRT5_BYP
#define SRAMA18__CTL CYREG_PRT5_CTL
#define SRAMA18__DM0 CYREG_PRT5_DM0
#define SRAMA18__DM1 CYREG_PRT5_DM1
#define SRAMA18__DM2 CYREG_PRT5_DM2
#define SRAMA18__DR CYREG_PRT5_DR
#define SRAMA18__INP_DIS CYREG_PRT5_INP_DIS
#define SRAMA18__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SRAMA18__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SRAMA18__LCD_EN CYREG_PRT5_LCD_EN
#define SRAMA18__MASK 0x08u
#define SRAMA18__PORT 5u
#define SRAMA18__PRT CYREG_PRT5_PRT
#define SRAMA18__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SRAMA18__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SRAMA18__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SRAMA18__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SRAMA18__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SRAMA18__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SRAMA18__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SRAMA18__PS CYREG_PRT5_PS
#define SRAMA18__SHIFT 3u
#define SRAMA18__SLW CYREG_PRT5_SLW

/* BANK_REG */
#define BANK_REG_Sync_ctrl_reg__0__MASK 0x01u
#define BANK_REG_Sync_ctrl_reg__0__POS 0
#define BANK_REG_Sync_ctrl_reg__1__MASK 0x02u
#define BANK_REG_Sync_ctrl_reg__1__POS 1
#define BANK_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define BANK_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define BANK_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define BANK_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define BANK_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define BANK_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define BANK_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define BANK_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define BANK_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define BANK_REG_Sync_ctrl_reg__2__MASK 0x04u
#define BANK_REG_Sync_ctrl_reg__2__POS 2
#define BANK_REG_Sync_ctrl_reg__3__MASK 0x08u
#define BANK_REG_Sync_ctrl_reg__3__POS 3
#define BANK_REG_Sync_ctrl_reg__4__MASK 0x10u
#define BANK_REG_Sync_ctrl_reg__4__POS 4
#define BANK_REG_Sync_ctrl_reg__5__MASK 0x20u
#define BANK_REG_Sync_ctrl_reg__5__POS 5
#define BANK_REG_Sync_ctrl_reg__6__MASK 0x40u
#define BANK_REG_Sync_ctrl_reg__6__POS 6
#define BANK_REG_Sync_ctrl_reg__7__MASK 0x80u
#define BANK_REG_Sync_ctrl_reg__7__POS 7
#define BANK_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define BANK_REG_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define BANK_REG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define BANK_REG_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define BANK_REG_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define BANK_REG_Sync_ctrl_reg__MASK 0xFFu
#define BANK_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define BANK_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define BANK_REG_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* CPURST_n */
#define CPURST_n__0__INTTYPE CYREG_PICU12_INTTYPE2
#define CPURST_n__0__MASK 0x04u
#define CPURST_n__0__PC CYREG_PRT12_PC2
#define CPURST_n__0__PORT 12u
#define CPURST_n__0__SHIFT 2u
#define CPURST_n__AG CYREG_PRT12_AG
#define CPURST_n__BIE CYREG_PRT12_BIE
#define CPURST_n__BIT_MASK CYREG_PRT12_BIT_MASK
#define CPURST_n__BYP CYREG_PRT12_BYP
#define CPURST_n__DM0 CYREG_PRT12_DM0
#define CPURST_n__DM1 CYREG_PRT12_DM1
#define CPURST_n__DM2 CYREG_PRT12_DM2
#define CPURST_n__DR CYREG_PRT12_DR
#define CPURST_n__INP_DIS CYREG_PRT12_INP_DIS
#define CPURST_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CPURST_n__MASK 0x04u
#define CPURST_n__PORT 12u
#define CPURST_n__PRT CYREG_PRT12_PRT
#define CPURST_n__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CPURST_n__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CPURST_n__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CPURST_n__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CPURST_n__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CPURST_n__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CPURST_n__PS CYREG_PRT12_PS
#define CPURST_n__SHIFT 2u
#define CPURST_n__SIO_CFG CYREG_PRT12_SIO_CFG
#define CPURST_n__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CPURST_n__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CPURST_n__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CPURST_n__SLW CYREG_PRT12_SLW

/* DMA_A0_7 */
#define DMA_A0_7_Sync_ctrl_reg__0__MASK 0x01u
#define DMA_A0_7_Sync_ctrl_reg__0__POS 0
#define DMA_A0_7_Sync_ctrl_reg__1__MASK 0x02u
#define DMA_A0_7_Sync_ctrl_reg__1__POS 1
#define DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define DMA_A0_7_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define DMA_A0_7_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define DMA_A0_7_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define DMA_A0_7_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define DMA_A0_7_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define DMA_A0_7_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define DMA_A0_7_Sync_ctrl_reg__2__MASK 0x04u
#define DMA_A0_7_Sync_ctrl_reg__2__POS 2
#define DMA_A0_7_Sync_ctrl_reg__3__MASK 0x08u
#define DMA_A0_7_Sync_ctrl_reg__3__POS 3
#define DMA_A0_7_Sync_ctrl_reg__4__MASK 0x10u
#define DMA_A0_7_Sync_ctrl_reg__4__POS 4
#define DMA_A0_7_Sync_ctrl_reg__5__MASK 0x20u
#define DMA_A0_7_Sync_ctrl_reg__5__POS 5
#define DMA_A0_7_Sync_ctrl_reg__6__MASK 0x40u
#define DMA_A0_7_Sync_ctrl_reg__6__POS 6
#define DMA_A0_7_Sync_ctrl_reg__7__MASK 0x80u
#define DMA_A0_7_Sync_ctrl_reg__7__POS 7
#define DMA_A0_7_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define DMA_A0_7_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define DMA_A0_7_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define DMA_A0_7_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define DMA_A0_7_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define DMA_A0_7_Sync_ctrl_reg__MASK 0xFFu
#define DMA_A0_7_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define DMA_A0_7_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define DMA_A0_7_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* MAIN_CLK */
#define MAIN_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define MAIN_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define MAIN_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define MAIN_CLK__CFG2_SRC_SEL_MASK 0x07u
#define MAIN_CLK__INDEX 0x01u
#define MAIN_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define MAIN_CLK__PM_ACT_MSK 0x02u
#define MAIN_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define MAIN_CLK__PM_STBY_MSK 0x02u
#define MAIN_CLK_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define MAIN_CLK_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define MAIN_CLK_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define MAIN_CLK_1__CFG2_SRC_SEL_MASK 0x07u
#define MAIN_CLK_1__INDEX 0x00u
#define MAIN_CLK_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define MAIN_CLK_1__PM_ACT_MSK 0x01u
#define MAIN_CLK_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define MAIN_CLK_1__PM_STBY_MSK 0x01u

/* MEM_CTRL */
#define MEM_CTRL_Sync_ctrl_reg__0__MASK 0x01u
#define MEM_CTRL_Sync_ctrl_reg__0__POS 0
#define MEM_CTRL_Sync_ctrl_reg__1__MASK 0x02u
#define MEM_CTRL_Sync_ctrl_reg__1__POS 1
#define MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define MEM_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define MEM_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define MEM_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define MEM_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define MEM_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define MEM_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define MEM_CTRL_Sync_ctrl_reg__2__MASK 0x04u
#define MEM_CTRL_Sync_ctrl_reg__2__POS 2
#define MEM_CTRL_Sync_ctrl_reg__3__MASK 0x08u
#define MEM_CTRL_Sync_ctrl_reg__3__POS 3
#define MEM_CTRL_Sync_ctrl_reg__4__MASK 0x10u
#define MEM_CTRL_Sync_ctrl_reg__4__POS 4
#define MEM_CTRL_Sync_ctrl_reg__5__MASK 0x20u
#define MEM_CTRL_Sync_ctrl_reg__5__POS 5
#define MEM_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define MEM_CTRL_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define MEM_CTRL_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define MEM_CTRL_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define MEM_CTRL_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define MEM_CTRL_Sync_ctrl_reg__MASK 0x3Fu
#define MEM_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define MEM_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define MEM_CTRL_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* DMA_A8_15 */
#define DMA_A8_15_Sync_ctrl_reg__0__MASK 0x01u
#define DMA_A8_15_Sync_ctrl_reg__0__POS 0
#define DMA_A8_15_Sync_ctrl_reg__1__MASK 0x02u
#define DMA_A8_15_Sync_ctrl_reg__1__POS 1
#define DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define DMA_A8_15_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define DMA_A8_15_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define DMA_A8_15_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define DMA_A8_15_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define DMA_A8_15_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define DMA_A8_15_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define DMA_A8_15_Sync_ctrl_reg__2__MASK 0x04u
#define DMA_A8_15_Sync_ctrl_reg__2__POS 2
#define DMA_A8_15_Sync_ctrl_reg__3__MASK 0x08u
#define DMA_A8_15_Sync_ctrl_reg__3__POS 3
#define DMA_A8_15_Sync_ctrl_reg__4__MASK 0x10u
#define DMA_A8_15_Sync_ctrl_reg__4__POS 4
#define DMA_A8_15_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define DMA_A8_15_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define DMA_A8_15_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define DMA_A8_15_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define DMA_A8_15_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define DMA_A8_15_Sync_ctrl_reg__MASK 0x1Fu
#define DMA_A8_15_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define DMA_A8_15_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define DMA_A8_15_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* SRAMCS1_n */
#define SRAMCS1_n__0__INTTYPE CYREG_PICU0_INTTYPE0
#define SRAMCS1_n__0__MASK 0x01u
#define SRAMCS1_n__0__PC CYREG_PRT0_PC0
#define SRAMCS1_n__0__PORT 0u
#define SRAMCS1_n__0__SHIFT 0u
#define SRAMCS1_n__AG CYREG_PRT0_AG
#define SRAMCS1_n__AMUX CYREG_PRT0_AMUX
#define SRAMCS1_n__BIE CYREG_PRT0_BIE
#define SRAMCS1_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define SRAMCS1_n__BYP CYREG_PRT0_BYP
#define SRAMCS1_n__CTL CYREG_PRT0_CTL
#define SRAMCS1_n__DM0 CYREG_PRT0_DM0
#define SRAMCS1_n__DM1 CYREG_PRT0_DM1
#define SRAMCS1_n__DM2 CYREG_PRT0_DM2
#define SRAMCS1_n__DR CYREG_PRT0_DR
#define SRAMCS1_n__INP_DIS CYREG_PRT0_INP_DIS
#define SRAMCS1_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SRAMCS1_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SRAMCS1_n__LCD_EN CYREG_PRT0_LCD_EN
#define SRAMCS1_n__MASK 0x01u
#define SRAMCS1_n__PORT 0u
#define SRAMCS1_n__PRT CYREG_PRT0_PRT
#define SRAMCS1_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SRAMCS1_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SRAMCS1_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SRAMCS1_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SRAMCS1_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SRAMCS1_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SRAMCS1_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SRAMCS1_n__PS CYREG_PRT0_PS
#define SRAMCS1_n__SHIFT 0u
#define SRAMCS1_n__SLW CYREG_PRT0_SLW

/* Status_Reg_2 */
#define Status_Reg_2_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_2_sts_sts_reg__0__POS 0
#define Status_Reg_2_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_2_sts_sts_reg__1__POS 1
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Status_Reg_2_sts_sts_reg__MASK 0x03u
#define Status_Reg_2_sts_sts_reg__MASK_REG CYREG_B0_UDB08_MSK
#define Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define Status_Reg_2_sts_sts_reg__STATUS_REG CYREG_B0_UDB08_ST

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_2_Sync_ctrl_reg__1__POS 1
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_2_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_2_Sync_ctrl_reg__2__POS 2
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x07u
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* UART_Data_P2Z */
#define UART_Data_P2Z_Sync_ctrl_reg__0__MASK 0x01u
#define UART_Data_P2Z_Sync_ctrl_reg__0__POS 0
#define UART_Data_P2Z_Sync_ctrl_reg__1__MASK 0x02u
#define UART_Data_P2Z_Sync_ctrl_reg__1__POS 1
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_Data_P2Z_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_Data_P2Z_Sync_ctrl_reg__2__MASK 0x04u
#define UART_Data_P2Z_Sync_ctrl_reg__2__POS 2
#define UART_Data_P2Z_Sync_ctrl_reg__3__MASK 0x08u
#define UART_Data_P2Z_Sync_ctrl_reg__3__POS 3
#define UART_Data_P2Z_Sync_ctrl_reg__4__MASK 0x10u
#define UART_Data_P2Z_Sync_ctrl_reg__4__POS 4
#define UART_Data_P2Z_Sync_ctrl_reg__5__MASK 0x20u
#define UART_Data_P2Z_Sync_ctrl_reg__5__POS 5
#define UART_Data_P2Z_Sync_ctrl_reg__6__MASK 0x40u
#define UART_Data_P2Z_Sync_ctrl_reg__6__POS 6
#define UART_Data_P2Z_Sync_ctrl_reg__7__MASK 0x80u
#define UART_Data_P2Z_Sync_ctrl_reg__7__POS 7
#define UART_Data_P2Z_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_Data_P2Z_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define UART_Data_P2Z_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_Data_P2Z_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define UART_Data_P2Z_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_Data_P2Z_Sync_ctrl_reg__MASK 0xFFu
#define UART_Data_P2Z_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_Data_P2Z_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_Data_P2Z_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* UART_Data_Z2P */
#define UART_Data_Z2P_sts_sts_reg__0__MASK 0x01u
#define UART_Data_Z2P_sts_sts_reg__0__POS 0
#define UART_Data_Z2P_sts_sts_reg__1__MASK 0x02u
#define UART_Data_Z2P_sts_sts_reg__1__POS 1
#define UART_Data_Z2P_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_Data_Z2P_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_Data_Z2P_sts_sts_reg__2__MASK 0x04u
#define UART_Data_Z2P_sts_sts_reg__2__POS 2
#define UART_Data_Z2P_sts_sts_reg__3__MASK 0x08u
#define UART_Data_Z2P_sts_sts_reg__3__POS 3
#define UART_Data_Z2P_sts_sts_reg__4__MASK 0x10u
#define UART_Data_Z2P_sts_sts_reg__4__POS 4
#define UART_Data_Z2P_sts_sts_reg__5__MASK 0x20u
#define UART_Data_Z2P_sts_sts_reg__5__POS 5
#define UART_Data_Z2P_sts_sts_reg__6__MASK 0x40u
#define UART_Data_Z2P_sts_sts_reg__6__POS 6
#define UART_Data_Z2P_sts_sts_reg__7__MASK 0x80u
#define UART_Data_Z2P_sts_sts_reg__7__POS 7
#define UART_Data_Z2P_sts_sts_reg__MASK 0xFFu
#define UART_Data_Z2P_sts_sts_reg__MASK_REG CYREG_B0_UDB09_MSK
#define UART_Data_Z2P_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_Data_Z2P_sts_sts_reg__STATUS_REG CYREG_B0_UDB09_ST

/* Z80_IO_Address */
#define Z80_IO_Address_sts_sts_reg__0__MASK 0x01u
#define Z80_IO_Address_sts_sts_reg__0__POS 0
#define Z80_IO_Address_sts_sts_reg__1__MASK 0x02u
#define Z80_IO_Address_sts_sts_reg__1__POS 1
#define Z80_IO_Address_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Z80_IO_Address_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define Z80_IO_Address_sts_sts_reg__2__MASK 0x04u
#define Z80_IO_Address_sts_sts_reg__2__POS 2
#define Z80_IO_Address_sts_sts_reg__3__MASK 0x08u
#define Z80_IO_Address_sts_sts_reg__3__POS 3
#define Z80_IO_Address_sts_sts_reg__4__MASK 0x10u
#define Z80_IO_Address_sts_sts_reg__4__POS 4
#define Z80_IO_Address_sts_sts_reg__5__MASK 0x20u
#define Z80_IO_Address_sts_sts_reg__5__POS 5
#define Z80_IO_Address_sts_sts_reg__6__MASK 0x40u
#define Z80_IO_Address_sts_sts_reg__6__POS 6
#define Z80_IO_Address_sts_sts_reg__7__MASK 0x80u
#define Z80_IO_Address_sts_sts_reg__7__POS 7
#define Z80_IO_Address_sts_sts_reg__MASK 0xFFu
#define Z80_IO_Address_sts_sts_reg__MASK_REG CYREG_B0_UDB04_MSK
#define Z80_IO_Address_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Z80_IO_Address_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Z80_IO_Address_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Z80_IO_Address_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define Z80_IO_Address_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define Z80_IO_Address_sts_sts_reg__STATUS_REG CYREG_B0_UDB04_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "DG_3Chip_PSoC"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
