
LAB_1_CREATE_TASK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a10  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004ba0  08004ba0  00005ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c60  08004c60  00006060  2**0
                  CONTENTS
  4 .ARM          00000008  08004c60  08004c60  00005c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c68  08004c68  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c68  08004c68  00005c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c6c  08004c6c  00005c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004c70  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006060  2**0
                  CONTENTS
 10 .bss          00004b9c  20000060  20000060  00006060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004bfc  20004bfc  00006060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013e9a  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cff  00000000  00000000  00019f2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001198  00000000  00000000  0001cc30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d8c  00000000  00000000  0001ddc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002d40  00000000  00000000  0001eb54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012eab  00000000  00000000  00021894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2c79  00000000  00000000  0003473f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001073b8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004cac  00000000  00000000  001073fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0010c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b88 	.word	0x08004b88

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08004b88 	.word	0x08004b88

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c4:	f000 fa3e 	bl	8000944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c8:	f000 f832 	bl	8000530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004cc:	f000 f89a 	bl	8000604 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004d0:	f001 fcc2 	bl	8001e58 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80004d4:	4a0d      	ldr	r2, [pc, #52]	@ (800050c <main+0x4c>)
 80004d6:	2100      	movs	r1, #0
 80004d8:	480d      	ldr	r0, [pc, #52]	@ (8000510 <main+0x50>)
 80004da:	f001 fd07 	bl	8001eec <osThreadNew>
 80004de:	4603      	mov	r3, r0
 80004e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000514 <main+0x54>)
 80004e2:	6013      	str	r3, [r2, #0]

  /* creation of LED1_Task */
  LED1_TaskHandle = osThreadNew(StartLED1_Task, NULL, &LED1_Task_attributes);
 80004e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000518 <main+0x58>)
 80004e6:	2100      	movs	r1, #0
 80004e8:	480c      	ldr	r0, [pc, #48]	@ (800051c <main+0x5c>)
 80004ea:	f001 fcff 	bl	8001eec <osThreadNew>
 80004ee:	4603      	mov	r3, r0
 80004f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000520 <main+0x60>)
 80004f2:	6013      	str	r3, [r2, #0]

  /* creation of LED2_Task */
  LED2_TaskHandle = osThreadNew(StartLED2_Task, NULL, &LED2_Task_attributes);
 80004f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000524 <main+0x64>)
 80004f6:	2100      	movs	r1, #0
 80004f8:	480b      	ldr	r0, [pc, #44]	@ (8000528 <main+0x68>)
 80004fa:	f001 fcf7 	bl	8001eec <osThreadNew>
 80004fe:	4603      	mov	r3, r0
 8000500:	4a0a      	ldr	r2, [pc, #40]	@ (800052c <main+0x6c>)
 8000502:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000504:	f001 fccc 	bl	8001ea0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000508:	bf00      	nop
 800050a:	e7fd      	b.n	8000508 <main+0x48>
 800050c:	08004bdc 	.word	0x08004bdc
 8000510:	080006a9 	.word	0x080006a9
 8000514:	2000007c 	.word	0x2000007c
 8000518:	08004c00 	.word	0x08004c00
 800051c:	080006b9 	.word	0x080006b9
 8000520:	20000080 	.word	0x20000080
 8000524:	08004c24 	.word	0x08004c24
 8000528:	080006d9 	.word	0x080006d9
 800052c:	20000084 	.word	0x20000084

08000530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b094      	sub	sp, #80	@ 0x50
 8000534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000536:	f107 0320 	add.w	r3, r7, #32
 800053a:	2230      	movs	r2, #48	@ 0x30
 800053c:	2100      	movs	r1, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f004 fa3a 	bl	80049b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000544:	f107 030c 	add.w	r3, r7, #12
 8000548:	2200      	movs	r2, #0
 800054a:	601a      	str	r2, [r3, #0]
 800054c:	605a      	str	r2, [r3, #4]
 800054e:	609a      	str	r2, [r3, #8]
 8000550:	60da      	str	r2, [r3, #12]
 8000552:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000554:	2300      	movs	r3, #0
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	4b28      	ldr	r3, [pc, #160]	@ (80005fc <SystemClock_Config+0xcc>)
 800055a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800055c:	4a27      	ldr	r2, [pc, #156]	@ (80005fc <SystemClock_Config+0xcc>)
 800055e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000562:	6413      	str	r3, [r2, #64]	@ 0x40
 8000564:	4b25      	ldr	r3, [pc, #148]	@ (80005fc <SystemClock_Config+0xcc>)
 8000566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800056c:	60bb      	str	r3, [r7, #8]
 800056e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000570:	2300      	movs	r3, #0
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	4b22      	ldr	r3, [pc, #136]	@ (8000600 <SystemClock_Config+0xd0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a21      	ldr	r2, [pc, #132]	@ (8000600 <SystemClock_Config+0xd0>)
 800057a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800057e:	6013      	str	r3, [r2, #0]
 8000580:	4b1f      	ldr	r3, [pc, #124]	@ (8000600 <SystemClock_Config+0xd0>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000588:	607b      	str	r3, [r7, #4]
 800058a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800058c:	2301      	movs	r3, #1
 800058e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000590:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000594:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000596:	2302      	movs	r3, #2
 8000598:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800059a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800059e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005a0:	2308      	movs	r3, #8
 80005a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005a4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005aa:	2302      	movs	r3, #2
 80005ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ae:	2307      	movs	r3, #7
 80005b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b2:	f107 0320 	add.w	r3, r7, #32
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 fcb8 	bl	8000f2c <HAL_RCC_OscConfig>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005c2:	f000 f8b7 	bl	8000734 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c6:	230f      	movs	r3, #15
 80005c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ca:	2302      	movs	r3, #2
 80005cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ce:	2300      	movs	r3, #0
 80005d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005d2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005de:	f107 030c 	add.w	r3, r7, #12
 80005e2:	2105      	movs	r1, #5
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 ff19 	bl	800141c <HAL_RCC_ClockConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005f0:	f000 f8a0 	bl	8000734 <Error_Handler>
  }
}
 80005f4:	bf00      	nop
 80005f6:	3750      	adds	r7, #80	@ 0x50
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40023800 	.word	0x40023800
 8000600:	40007000 	.word	0x40007000

08000604 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b088      	sub	sp, #32
 8000608:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800060a:	f107 030c 	add.w	r3, r7, #12
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]
 8000612:	605a      	str	r2, [r3, #4]
 8000614:	609a      	str	r2, [r3, #8]
 8000616:	60da      	str	r2, [r3, #12]
 8000618:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800061a:	2300      	movs	r3, #0
 800061c:	60bb      	str	r3, [r7, #8]
 800061e:	4b20      	ldr	r3, [pc, #128]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000622:	4a1f      	ldr	r2, [pc, #124]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 8000624:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000628:	6313      	str	r3, [r2, #48]	@ 0x30
 800062a:	4b1d      	ldr	r3, [pc, #116]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000632:	60bb      	str	r3, [r7, #8]
 8000634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	4b19      	ldr	r3, [pc, #100]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	4a18      	ldr	r2, [pc, #96]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 8000640:	f043 0308 	orr.w	r3, r3, #8
 8000644:	6313      	str	r3, [r2, #48]	@ 0x30
 8000646:	4b16      	ldr	r3, [pc, #88]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	f003 0308 	and.w	r3, r3, #8
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	4b12      	ldr	r3, [pc, #72]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	4a11      	ldr	r2, [pc, #68]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6313      	str	r3, [r2, #48]	@ 0x30
 8000662:	4b0f      	ldr	r3, [pc, #60]	@ (80006a0 <MX_GPIO_Init+0x9c>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	603b      	str	r3, [r7, #0]
 800066c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000674:	480b      	ldr	r0, [pc, #44]	@ (80006a4 <MX_GPIO_Init+0xa0>)
 8000676:	f000 fc25 	bl	8000ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 800067a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800067e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000680:	2301      	movs	r3, #1
 8000682:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	2300      	movs	r3, #0
 8000686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	4619      	mov	r1, r3
 8000692:	4804      	ldr	r0, [pc, #16]	@ (80006a4 <MX_GPIO_Init+0xa0>)
 8000694:	f000 fa7a 	bl	8000b8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000698:	bf00      	nop
 800069a:	3720      	adds	r7, #32
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40023800 	.word	0x40023800
 80006a4:	40020c00 	.word	0x40020c00

080006a8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f001 fcad 	bl	8002010 <osDelay>
 80006b6:	e7fb      	b.n	80006b0 <StartDefaultTask+0x8>

080006b8 <StartLED1_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLED1_Task */
void StartLED1_Task(void *argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLED1_Task */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80006c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006c4:	4803      	ldr	r0, [pc, #12]	@ (80006d4 <StartLED1_Task+0x1c>)
 80006c6:	f000 fc16 	bl	8000ef6 <HAL_GPIO_TogglePin>
    osDelay(100);
 80006ca:	2064      	movs	r0, #100	@ 0x64
 80006cc:	f001 fca0 	bl	8002010 <osDelay>
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80006d0:	bf00      	nop
 80006d2:	e7f5      	b.n	80006c0 <StartLED1_Task+0x8>
 80006d4:	40020c00 	.word	0x40020c00

080006d8 <StartLED2_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLED2_Task */
void StartLED2_Task(void *argument)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLED2_Task */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80006e0:	2201      	movs	r2, #1
 80006e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006e6:	4809      	ldr	r0, [pc, #36]	@ (800070c <StartLED2_Task+0x34>)
 80006e8:	f000 fbec 	bl	8000ec4 <HAL_GPIO_WritePin>
	osDelay(500);
 80006ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006f0:	f001 fc8e 	bl	8002010 <osDelay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80006f4:	2200      	movs	r2, #0
 80006f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006fa:	4804      	ldr	r0, [pc, #16]	@ (800070c <StartLED2_Task+0x34>)
 80006fc:	f000 fbe2 	bl	8000ec4 <HAL_GPIO_WritePin>
	osDelay(500);
 8000700:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000704:	f001 fc84 	bl	8002010 <osDelay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000708:	bf00      	nop
 800070a:	e7e9      	b.n	80006e0 <StartLED2_Task+0x8>
 800070c:	40020c00 	.word	0x40020c00

08000710 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a04      	ldr	r2, [pc, #16]	@ (8000730 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d101      	bne.n	8000726 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000722:	f000 f931 	bl	8000988 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40010000 	.word	0x40010000

08000734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000738:	b672      	cpsid	i
}
 800073a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <Error_Handler+0x8>

08000740 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <HAL_MspInit+0x54>)
 800074c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800074e:	4a11      	ldr	r2, [pc, #68]	@ (8000794 <HAL_MspInit+0x54>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6453      	str	r3, [r2, #68]	@ 0x44
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <HAL_MspInit+0x54>)
 8000758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800075a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	603b      	str	r3, [r7, #0]
 8000766:	4b0b      	ldr	r3, [pc, #44]	@ (8000794 <HAL_MspInit+0x54>)
 8000768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800076a:	4a0a      	ldr	r2, [pc, #40]	@ (8000794 <HAL_MspInit+0x54>)
 800076c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000770:	6413      	str	r3, [r2, #64]	@ 0x40
 8000772:	4b08      	ldr	r3, [pc, #32]	@ (8000794 <HAL_MspInit+0x54>)
 8000774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	210f      	movs	r1, #15
 8000782:	f06f 0001 	mvn.w	r0, #1
 8000786:	f000 f9d7 	bl	8000b38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078a:	bf00      	nop
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40023800 	.word	0x40023800

08000798 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08c      	sub	sp, #48	@ 0x30
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80007a0:	2300      	movs	r3, #0
 80007a2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80007a4:	2300      	movs	r3, #0
 80007a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80007a8:	2300      	movs	r3, #0
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	4b2f      	ldr	r3, [pc, #188]	@ (800086c <HAL_InitTick+0xd4>)
 80007ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007b0:	4a2e      	ldr	r2, [pc, #184]	@ (800086c <HAL_InitTick+0xd4>)
 80007b2:	f043 0301 	orr.w	r3, r3, #1
 80007b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80007b8:	4b2c      	ldr	r3, [pc, #176]	@ (800086c <HAL_InitTick+0xd4>)
 80007ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007bc:	f003 0301 	and.w	r3, r3, #1
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007c4:	f107 020c 	add.w	r2, r7, #12
 80007c8:	f107 0310 	add.w	r3, r7, #16
 80007cc:	4611      	mov	r1, r2
 80007ce:	4618      	mov	r0, r3
 80007d0:	f001 f830 	bl	8001834 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80007d4:	f001 f81a 	bl	800180c <HAL_RCC_GetPCLK2Freq>
 80007d8:	4603      	mov	r3, r0
 80007da:	005b      	lsls	r3, r3, #1
 80007dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80007de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007e0:	4a23      	ldr	r2, [pc, #140]	@ (8000870 <HAL_InitTick+0xd8>)
 80007e2:	fba2 2303 	umull	r2, r3, r2, r3
 80007e6:	0c9b      	lsrs	r3, r3, #18
 80007e8:	3b01      	subs	r3, #1
 80007ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80007ec:	4b21      	ldr	r3, [pc, #132]	@ (8000874 <HAL_InitTick+0xdc>)
 80007ee:	4a22      	ldr	r2, [pc, #136]	@ (8000878 <HAL_InitTick+0xe0>)
 80007f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80007f2:	4b20      	ldr	r3, [pc, #128]	@ (8000874 <HAL_InitTick+0xdc>)
 80007f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80007f8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80007fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000874 <HAL_InitTick+0xdc>)
 80007fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007fe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000800:	4b1c      	ldr	r3, [pc, #112]	@ (8000874 <HAL_InitTick+0xdc>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000806:	4b1b      	ldr	r3, [pc, #108]	@ (8000874 <HAL_InitTick+0xdc>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800080c:	4b19      	ldr	r3, [pc, #100]	@ (8000874 <HAL_InitTick+0xdc>)
 800080e:	2200      	movs	r2, #0
 8000810:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000812:	4818      	ldr	r0, [pc, #96]	@ (8000874 <HAL_InitTick+0xdc>)
 8000814:	f001 f840 	bl	8001898 <HAL_TIM_Base_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800081e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000822:	2b00      	cmp	r3, #0
 8000824:	d11b      	bne.n	800085e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000826:	4813      	ldr	r0, [pc, #76]	@ (8000874 <HAL_InitTick+0xdc>)
 8000828:	f001 f890 	bl	800194c <HAL_TIM_Base_Start_IT>
 800082c:	4603      	mov	r3, r0
 800082e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000832:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000836:	2b00      	cmp	r3, #0
 8000838:	d111      	bne.n	800085e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800083a:	2019      	movs	r0, #25
 800083c:	f000 f998 	bl	8000b70 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2b0f      	cmp	r3, #15
 8000844:	d808      	bhi.n	8000858 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000846:	2200      	movs	r2, #0
 8000848:	6879      	ldr	r1, [r7, #4]
 800084a:	2019      	movs	r0, #25
 800084c:	f000 f974 	bl	8000b38 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000850:	4a0a      	ldr	r2, [pc, #40]	@ (800087c <HAL_InitTick+0xe4>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6013      	str	r3, [r2, #0]
 8000856:	e002      	b.n	800085e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000858:	2301      	movs	r3, #1
 800085a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800085e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000862:	4618      	mov	r0, r3
 8000864:	3730      	adds	r7, #48	@ 0x30
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800
 8000870:	431bde83 	.word	0x431bde83
 8000874:	20000088 	.word	0x20000088
 8000878:	40010000 	.word	0x40010000
 800087c:	20000004 	.word	0x20000004

08000880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <NMI_Handler+0x4>

08000888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <HardFault_Handler+0x4>

08000890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <MemManage_Handler+0x4>

08000898 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <BusFault_Handler+0x4>

080008a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <UsageFault_Handler+0x4>

080008a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ac:	bf00      	nop
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
	...

080008b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80008bc:	4802      	ldr	r0, [pc, #8]	@ (80008c8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80008be:	f001 f8b5 	bl	8001a2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000088 	.word	0x20000088

080008cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008d0:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <SystemInit+0x20>)
 80008d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008d6:	4a05      	ldr	r2, [pc, #20]	@ (80008ec <SystemInit+0x20>)
 80008d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80008f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000928 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80008f4:	f7ff ffea 	bl	80008cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80008f8:	480c      	ldr	r0, [pc, #48]	@ (800092c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008fa:	490d      	ldr	r1, [pc, #52]	@ (8000930 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000934 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000900:	e002      	b.n	8000908 <LoopCopyDataInit>

08000902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000906:	3304      	adds	r3, #4

08000908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800090a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800090c:	d3f9      	bcc.n	8000902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800090e:	4a0a      	ldr	r2, [pc, #40]	@ (8000938 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000910:	4c0a      	ldr	r4, [pc, #40]	@ (800093c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000914:	e001      	b.n	800091a <LoopFillZerobss>

08000916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000918:	3204      	adds	r2, #4

0800091a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800091a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800091c:	d3fb      	bcc.n	8000916 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800091e:	f004 f8a9 	bl	8004a74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000922:	f7ff fdcd 	bl	80004c0 <main>
  bx  lr    
 8000926:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000928:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800092c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000930:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000934:	08004c70 	.word	0x08004c70
  ldr r2, =_sbss
 8000938:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800093c:	20004bfc 	.word	0x20004bfc

08000940 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000940:	e7fe      	b.n	8000940 <ADC_IRQHandler>
	...

08000944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000948:	4b0e      	ldr	r3, [pc, #56]	@ (8000984 <HAL_Init+0x40>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a0d      	ldr	r2, [pc, #52]	@ (8000984 <HAL_Init+0x40>)
 800094e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000952:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000954:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <HAL_Init+0x40>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a0a      	ldr	r2, [pc, #40]	@ (8000984 <HAL_Init+0x40>)
 800095a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800095e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000960:	4b08      	ldr	r3, [pc, #32]	@ (8000984 <HAL_Init+0x40>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a07      	ldr	r2, [pc, #28]	@ (8000984 <HAL_Init+0x40>)
 8000966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800096a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800096c:	2003      	movs	r0, #3
 800096e:	f000 f8d8 	bl	8000b22 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000972:	200f      	movs	r0, #15
 8000974:	f7ff ff10 	bl	8000798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000978:	f7ff fee2 	bl	8000740 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40023c00 	.word	0x40023c00

08000988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800098c:	4b06      	ldr	r3, [pc, #24]	@ (80009a8 <HAL_IncTick+0x20>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	461a      	mov	r2, r3
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <HAL_IncTick+0x24>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4413      	add	r3, r2
 8000998:	4a04      	ldr	r2, [pc, #16]	@ (80009ac <HAL_IncTick+0x24>)
 800099a:	6013      	str	r3, [r2, #0]
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	20000008 	.word	0x20000008
 80009ac:	200000d0 	.word	0x200000d0

080009b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  return uwTick;
 80009b4:	4b03      	ldr	r3, [pc, #12]	@ (80009c4 <HAL_GetTick+0x14>)
 80009b6:	681b      	ldr	r3, [r3, #0]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	200000d0 	.word	0x200000d0

080009c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f003 0307 	and.w	r3, r3, #7
 80009d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <__NVIC_SetPriorityGrouping+0x44>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009de:	68ba      	ldr	r2, [r7, #8]
 80009e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009e4:	4013      	ands	r3, r2
 80009e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009fa:	4a04      	ldr	r2, [pc, #16]	@ (8000a0c <__NVIC_SetPriorityGrouping+0x44>)
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	60d3      	str	r3, [r2, #12]
}
 8000a00:	bf00      	nop
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <__NVIC_GetPriorityGrouping+0x18>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	0a1b      	lsrs	r3, r3, #8
 8000a1a:	f003 0307 	and.w	r3, r3, #7
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	db0b      	blt.n	8000a56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	f003 021f 	and.w	r2, r3, #31
 8000a44:	4907      	ldr	r1, [pc, #28]	@ (8000a64 <__NVIC_EnableIRQ+0x38>)
 8000a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4a:	095b      	lsrs	r3, r3, #5
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a56:	bf00      	nop
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	e000e100 	.word	0xe000e100

08000a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	6039      	str	r1, [r7, #0]
 8000a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	db0a      	blt.n	8000a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	490c      	ldr	r1, [pc, #48]	@ (8000ab4 <__NVIC_SetPriority+0x4c>)
 8000a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a86:	0112      	lsls	r2, r2, #4
 8000a88:	b2d2      	uxtb	r2, r2
 8000a8a:	440b      	add	r3, r1
 8000a8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a90:	e00a      	b.n	8000aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	4908      	ldr	r1, [pc, #32]	@ (8000ab8 <__NVIC_SetPriority+0x50>)
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	f003 030f 	and.w	r3, r3, #15
 8000a9e:	3b04      	subs	r3, #4
 8000aa0:	0112      	lsls	r2, r2, #4
 8000aa2:	b2d2      	uxtb	r2, r2
 8000aa4:	440b      	add	r3, r1
 8000aa6:	761a      	strb	r2, [r3, #24]
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	e000e100 	.word	0xe000e100
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b089      	sub	sp, #36	@ 0x24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	60b9      	str	r1, [r7, #8]
 8000ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	f1c3 0307 	rsb	r3, r3, #7
 8000ad6:	2b04      	cmp	r3, #4
 8000ad8:	bf28      	it	cs
 8000ada:	2304      	movcs	r3, #4
 8000adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	3304      	adds	r3, #4
 8000ae2:	2b06      	cmp	r3, #6
 8000ae4:	d902      	bls.n	8000aec <NVIC_EncodePriority+0x30>
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	3b03      	subs	r3, #3
 8000aea:	e000      	b.n	8000aee <NVIC_EncodePriority+0x32>
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000af0:	f04f 32ff 	mov.w	r2, #4294967295
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	43da      	mvns	r2, r3
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	401a      	ands	r2, r3
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b04:	f04f 31ff 	mov.w	r1, #4294967295
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0e:	43d9      	mvns	r1, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b14:	4313      	orrs	r3, r2
         );
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3724      	adds	r7, #36	@ 0x24
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	b082      	sub	sp, #8
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f7ff ff4c 	bl	80009c8 <__NVIC_SetPriorityGrouping>
}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
 8000b44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b46:	2300      	movs	r3, #0
 8000b48:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b4a:	f7ff ff61 	bl	8000a10 <__NVIC_GetPriorityGrouping>
 8000b4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b50:	687a      	ldr	r2, [r7, #4]
 8000b52:	68b9      	ldr	r1, [r7, #8]
 8000b54:	6978      	ldr	r0, [r7, #20]
 8000b56:	f7ff ffb1 	bl	8000abc <NVIC_EncodePriority>
 8000b5a:	4602      	mov	r2, r0
 8000b5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b60:	4611      	mov	r1, r2
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ff80 	bl	8000a68 <__NVIC_SetPriority>
}
 8000b68:	bf00      	nop
 8000b6a:	3718      	adds	r7, #24
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff ff54 	bl	8000a2c <__NVIC_EnableIRQ>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b089      	sub	sp, #36	@ 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	61fb      	str	r3, [r7, #28]
 8000ba6:	e16b      	b.n	8000e80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ba8:	2201      	movs	r2, #1
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	697a      	ldr	r2, [r7, #20]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bbc:	693a      	ldr	r2, [r7, #16]
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	f040 815a 	bne.w	8000e7a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f003 0303 	and.w	r3, r3, #3
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d005      	beq.n	8000bde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d130      	bne.n	8000c40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	689b      	ldr	r3, [r3, #8]
 8000be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	005b      	lsls	r3, r3, #1
 8000be8:	2203      	movs	r2, #3
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	43db      	mvns	r3, r3
 8000bf0:	69ba      	ldr	r2, [r7, #24]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	68da      	ldr	r2, [r3, #12]
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000c02:	69ba      	ldr	r2, [r7, #24]
 8000c04:	4313      	orrs	r3, r2
 8000c06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	69ba      	ldr	r2, [r7, #24]
 8000c0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c14:	2201      	movs	r2, #1
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	43db      	mvns	r3, r3
 8000c1e:	69ba      	ldr	r2, [r7, #24]
 8000c20:	4013      	ands	r3, r2
 8000c22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	091b      	lsrs	r3, r3, #4
 8000c2a:	f003 0201 	and.w	r2, r3, #1
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	69ba      	ldr	r2, [r7, #24]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	69ba      	ldr	r2, [r7, #24]
 8000c3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f003 0303 	and.w	r3, r3, #3
 8000c48:	2b03      	cmp	r3, #3
 8000c4a:	d017      	beq.n	8000c7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2203      	movs	r2, #3
 8000c58:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	69ba      	ldr	r2, [r7, #24]
 8000c60:	4013      	ands	r3, r2
 8000c62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	689a      	ldr	r2, [r3, #8]
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	69ba      	ldr	r2, [r7, #24]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	69ba      	ldr	r2, [r7, #24]
 8000c7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	f003 0303 	and.w	r3, r3, #3
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	d123      	bne.n	8000cd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	08da      	lsrs	r2, r3, #3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3208      	adds	r2, #8
 8000c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	f003 0307 	and.w	r3, r3, #7
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	220f      	movs	r2, #15
 8000ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca4:	43db      	mvns	r3, r3
 8000ca6:	69ba      	ldr	r2, [r7, #24]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	691a      	ldr	r2, [r3, #16]
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbc:	69ba      	ldr	r2, [r7, #24]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	08da      	lsrs	r2, r3, #3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	3208      	adds	r2, #8
 8000cca:	69b9      	ldr	r1, [r7, #24]
 8000ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	2203      	movs	r2, #3
 8000cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce0:	43db      	mvns	r3, r3
 8000ce2:	69ba      	ldr	r2, [r7, #24]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 0203 	and.w	r2, r3, #3
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf8:	69ba      	ldr	r2, [r7, #24]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	69ba      	ldr	r2, [r7, #24]
 8000d02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	f000 80b4 	beq.w	8000e7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	4b60      	ldr	r3, [pc, #384]	@ (8000e98 <HAL_GPIO_Init+0x30c>)
 8000d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d1a:	4a5f      	ldr	r2, [pc, #380]	@ (8000e98 <HAL_GPIO_Init+0x30c>)
 8000d1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d22:	4b5d      	ldr	r3, [pc, #372]	@ (8000e98 <HAL_GPIO_Init+0x30c>)
 8000d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d2e:	4a5b      	ldr	r2, [pc, #364]	@ (8000e9c <HAL_GPIO_Init+0x310>)
 8000d30:	69fb      	ldr	r3, [r7, #28]
 8000d32:	089b      	lsrs	r3, r3, #2
 8000d34:	3302      	adds	r3, #2
 8000d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d3c:	69fb      	ldr	r3, [r7, #28]
 8000d3e:	f003 0303 	and.w	r3, r3, #3
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	220f      	movs	r2, #15
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43db      	mvns	r3, r3
 8000d4c:	69ba      	ldr	r2, [r7, #24]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a52      	ldr	r2, [pc, #328]	@ (8000ea0 <HAL_GPIO_Init+0x314>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d02b      	beq.n	8000db2 <HAL_GPIO_Init+0x226>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4a51      	ldr	r2, [pc, #324]	@ (8000ea4 <HAL_GPIO_Init+0x318>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d025      	beq.n	8000dae <HAL_GPIO_Init+0x222>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a50      	ldr	r2, [pc, #320]	@ (8000ea8 <HAL_GPIO_Init+0x31c>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d01f      	beq.n	8000daa <HAL_GPIO_Init+0x21e>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a4f      	ldr	r2, [pc, #316]	@ (8000eac <HAL_GPIO_Init+0x320>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d019      	beq.n	8000da6 <HAL_GPIO_Init+0x21a>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4a4e      	ldr	r2, [pc, #312]	@ (8000eb0 <HAL_GPIO_Init+0x324>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d013      	beq.n	8000da2 <HAL_GPIO_Init+0x216>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4a4d      	ldr	r2, [pc, #308]	@ (8000eb4 <HAL_GPIO_Init+0x328>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d00d      	beq.n	8000d9e <HAL_GPIO_Init+0x212>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a4c      	ldr	r2, [pc, #304]	@ (8000eb8 <HAL_GPIO_Init+0x32c>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d007      	beq.n	8000d9a <HAL_GPIO_Init+0x20e>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a4b      	ldr	r2, [pc, #300]	@ (8000ebc <HAL_GPIO_Init+0x330>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d101      	bne.n	8000d96 <HAL_GPIO_Init+0x20a>
 8000d92:	2307      	movs	r3, #7
 8000d94:	e00e      	b.n	8000db4 <HAL_GPIO_Init+0x228>
 8000d96:	2308      	movs	r3, #8
 8000d98:	e00c      	b.n	8000db4 <HAL_GPIO_Init+0x228>
 8000d9a:	2306      	movs	r3, #6
 8000d9c:	e00a      	b.n	8000db4 <HAL_GPIO_Init+0x228>
 8000d9e:	2305      	movs	r3, #5
 8000da0:	e008      	b.n	8000db4 <HAL_GPIO_Init+0x228>
 8000da2:	2304      	movs	r3, #4
 8000da4:	e006      	b.n	8000db4 <HAL_GPIO_Init+0x228>
 8000da6:	2303      	movs	r3, #3
 8000da8:	e004      	b.n	8000db4 <HAL_GPIO_Init+0x228>
 8000daa:	2302      	movs	r3, #2
 8000dac:	e002      	b.n	8000db4 <HAL_GPIO_Init+0x228>
 8000dae:	2301      	movs	r3, #1
 8000db0:	e000      	b.n	8000db4 <HAL_GPIO_Init+0x228>
 8000db2:	2300      	movs	r3, #0
 8000db4:	69fa      	ldr	r2, [r7, #28]
 8000db6:	f002 0203 	and.w	r2, r2, #3
 8000dba:	0092      	lsls	r2, r2, #2
 8000dbc:	4093      	lsls	r3, r2
 8000dbe:	69ba      	ldr	r2, [r7, #24]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000dc4:	4935      	ldr	r1, [pc, #212]	@ (8000e9c <HAL_GPIO_Init+0x310>)
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	089b      	lsrs	r3, r3, #2
 8000dca:	3302      	adds	r3, #2
 8000dcc:	69ba      	ldr	r2, [r7, #24]
 8000dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000dd2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ec0 <HAL_GPIO_Init+0x334>)
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	43db      	mvns	r3, r3
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	4013      	ands	r3, r2
 8000de0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d003      	beq.n	8000df6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000dee:	69ba      	ldr	r2, [r7, #24]
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000df6:	4a32      	ldr	r2, [pc, #200]	@ (8000ec0 <HAL_GPIO_Init+0x334>)
 8000df8:	69bb      	ldr	r3, [r7, #24]
 8000dfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000dfc:	4b30      	ldr	r3, [pc, #192]	@ (8000ec0 <HAL_GPIO_Init+0x334>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	43db      	mvns	r3, r3
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d003      	beq.n	8000e20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000e18:	69ba      	ldr	r2, [r7, #24]
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e20:	4a27      	ldr	r2, [pc, #156]	@ (8000ec0 <HAL_GPIO_Init+0x334>)
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e26:	4b26      	ldr	r3, [pc, #152]	@ (8000ec0 <HAL_GPIO_Init+0x334>)
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4013      	ands	r3, r2
 8000e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e4a:	4a1d      	ldr	r2, [pc, #116]	@ (8000ec0 <HAL_GPIO_Init+0x334>)
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e50:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec0 <HAL_GPIO_Init+0x334>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d003      	beq.n	8000e74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e74:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <HAL_GPIO_Init+0x334>)
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	61fb      	str	r3, [r7, #28]
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	2b0f      	cmp	r3, #15
 8000e84:	f67f ae90 	bls.w	8000ba8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
 8000e8c:	3724      	adds	r7, #36	@ 0x24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	40013800 	.word	0x40013800
 8000ea0:	40020000 	.word	0x40020000
 8000ea4:	40020400 	.word	0x40020400
 8000ea8:	40020800 	.word	0x40020800
 8000eac:	40020c00 	.word	0x40020c00
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	40021400 	.word	0x40021400
 8000eb8:	40021800 	.word	0x40021800
 8000ebc:	40021c00 	.word	0x40021c00
 8000ec0:	40013c00 	.word	0x40013c00

08000ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	807b      	strh	r3, [r7, #2]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ed4:	787b      	ldrb	r3, [r7, #1]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d003      	beq.n	8000ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000eda:	887a      	ldrh	r2, [r7, #2]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000ee0:	e003      	b.n	8000eea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000ee2:	887b      	ldrh	r3, [r7, #2]
 8000ee4:	041a      	lsls	r2, r3, #16
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	619a      	str	r2, [r3, #24]
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b085      	sub	sp, #20
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
 8000efe:	460b      	mov	r3, r1
 8000f00:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f08:	887a      	ldrh	r2, [r7, #2]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	041a      	lsls	r2, r3, #16
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	43d9      	mvns	r1, r3
 8000f14:	887b      	ldrh	r3, [r7, #2]
 8000f16:	400b      	ands	r3, r1
 8000f18:	431a      	orrs	r2, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	619a      	str	r2, [r3, #24]
}
 8000f1e:	bf00      	nop
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d101      	bne.n	8000f3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e267      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d075      	beq.n	8001036 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000f4a:	4b88      	ldr	r3, [pc, #544]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	f003 030c 	and.w	r3, r3, #12
 8000f52:	2b04      	cmp	r3, #4
 8000f54:	d00c      	beq.n	8000f70 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f56:	4b85      	ldr	r3, [pc, #532]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000f5e:	2b08      	cmp	r3, #8
 8000f60:	d112      	bne.n	8000f88 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f62:	4b82      	ldr	r3, [pc, #520]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000f6e:	d10b      	bne.n	8000f88 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f70:	4b7e      	ldr	r3, [pc, #504]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d05b      	beq.n	8001034 <HAL_RCC_OscConfig+0x108>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d157      	bne.n	8001034 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e242      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f90:	d106      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x74>
 8000f92:	4b76      	ldr	r3, [pc, #472]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a75      	ldr	r2, [pc, #468]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f9c:	6013      	str	r3, [r2, #0]
 8000f9e:	e01d      	b.n	8000fdc <HAL_RCC_OscConfig+0xb0>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000fa8:	d10c      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x98>
 8000faa:	4b70      	ldr	r3, [pc, #448]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a6f      	ldr	r2, [pc, #444]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000fb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fb4:	6013      	str	r3, [r2, #0]
 8000fb6:	4b6d      	ldr	r3, [pc, #436]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a6c      	ldr	r2, [pc, #432]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000fbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fc0:	6013      	str	r3, [r2, #0]
 8000fc2:	e00b      	b.n	8000fdc <HAL_RCC_OscConfig+0xb0>
 8000fc4:	4b69      	ldr	r3, [pc, #420]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a68      	ldr	r2, [pc, #416]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000fca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fce:	6013      	str	r3, [r2, #0]
 8000fd0:	4b66      	ldr	r3, [pc, #408]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a65      	ldr	r2, [pc, #404]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8000fd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d013      	beq.n	800100c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe4:	f7ff fce4 	bl	80009b0 <HAL_GetTick>
 8000fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fea:	e008      	b.n	8000ffe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fec:	f7ff fce0 	bl	80009b0 <HAL_GetTick>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b64      	cmp	r3, #100	@ 0x64
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e207      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ffe:	4b5b      	ldr	r3, [pc, #364]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001006:	2b00      	cmp	r3, #0
 8001008:	d0f0      	beq.n	8000fec <HAL_RCC_OscConfig+0xc0>
 800100a:	e014      	b.n	8001036 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100c:	f7ff fcd0 	bl	80009b0 <HAL_GetTick>
 8001010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001012:	e008      	b.n	8001026 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001014:	f7ff fccc 	bl	80009b0 <HAL_GetTick>
 8001018:	4602      	mov	r2, r0
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b64      	cmp	r3, #100	@ 0x64
 8001020:	d901      	bls.n	8001026 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e1f3      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001026:	4b51      	ldr	r3, [pc, #324]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f0      	bne.n	8001014 <HAL_RCC_OscConfig+0xe8>
 8001032:	e000      	b.n	8001036 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001034:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	2b00      	cmp	r3, #0
 8001040:	d063      	beq.n	800110a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001042:	4b4a      	ldr	r3, [pc, #296]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	f003 030c 	and.w	r3, r3, #12
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00b      	beq.n	8001066 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800104e:	4b47      	ldr	r3, [pc, #284]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001056:	2b08      	cmp	r3, #8
 8001058:	d11c      	bne.n	8001094 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800105a:	4b44      	ldr	r3, [pc, #272]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d116      	bne.n	8001094 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001066:	4b41      	ldr	r3, [pc, #260]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	2b00      	cmp	r3, #0
 8001070:	d005      	beq.n	800107e <HAL_RCC_OscConfig+0x152>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d001      	beq.n	800107e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	e1c7      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800107e:	4b3b      	ldr	r3, [pc, #236]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	691b      	ldr	r3, [r3, #16]
 800108a:	00db      	lsls	r3, r3, #3
 800108c:	4937      	ldr	r1, [pc, #220]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 800108e:	4313      	orrs	r3, r2
 8001090:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001092:	e03a      	b.n	800110a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d020      	beq.n	80010de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800109c:	4b34      	ldr	r3, [pc, #208]	@ (8001170 <HAL_RCC_OscConfig+0x244>)
 800109e:	2201      	movs	r2, #1
 80010a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a2:	f7ff fc85 	bl	80009b0 <HAL_GetTick>
 80010a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a8:	e008      	b.n	80010bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010aa:	f7ff fc81 	bl	80009b0 <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d901      	bls.n	80010bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	e1a8      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010bc:	4b2b      	ldr	r3, [pc, #172]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 0302 	and.w	r3, r3, #2
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d0f0      	beq.n	80010aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c8:	4b28      	ldr	r3, [pc, #160]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	4925      	ldr	r1, [pc, #148]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 80010d8:	4313      	orrs	r3, r2
 80010da:	600b      	str	r3, [r1, #0]
 80010dc:	e015      	b.n	800110a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010de:	4b24      	ldr	r3, [pc, #144]	@ (8001170 <HAL_RCC_OscConfig+0x244>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e4:	f7ff fc64 	bl	80009b0 <HAL_GetTick>
 80010e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ea:	e008      	b.n	80010fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010ec:	f7ff fc60 	bl	80009b0 <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e187      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010fe:	4b1b      	ldr	r3, [pc, #108]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0302 	and.w	r3, r3, #2
 8001106:	2b00      	cmp	r3, #0
 8001108:	d1f0      	bne.n	80010ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 0308 	and.w	r3, r3, #8
 8001112:	2b00      	cmp	r3, #0
 8001114:	d036      	beq.n	8001184 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d016      	beq.n	800114c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800111e:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <HAL_RCC_OscConfig+0x248>)
 8001120:	2201      	movs	r2, #1
 8001122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001124:	f7ff fc44 	bl	80009b0 <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800112c:	f7ff fc40 	bl	80009b0 <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b02      	cmp	r3, #2
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e167      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800113e:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <HAL_RCC_OscConfig+0x240>)
 8001140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0f0      	beq.n	800112c <HAL_RCC_OscConfig+0x200>
 800114a:	e01b      	b.n	8001184 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800114c:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <HAL_RCC_OscConfig+0x248>)
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001152:	f7ff fc2d 	bl	80009b0 <HAL_GetTick>
 8001156:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001158:	e00e      	b.n	8001178 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800115a:	f7ff fc29 	bl	80009b0 <HAL_GetTick>
 800115e:	4602      	mov	r2, r0
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	2b02      	cmp	r3, #2
 8001166:	d907      	bls.n	8001178 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001168:	2303      	movs	r3, #3
 800116a:	e150      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
 800116c:	40023800 	.word	0x40023800
 8001170:	42470000 	.word	0x42470000
 8001174:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001178:	4b88      	ldr	r3, [pc, #544]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 800117a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800117c:	f003 0302 	and.w	r3, r3, #2
 8001180:	2b00      	cmp	r3, #0
 8001182:	d1ea      	bne.n	800115a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 0304 	and.w	r3, r3, #4
 800118c:	2b00      	cmp	r3, #0
 800118e:	f000 8097 	beq.w	80012c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001192:	2300      	movs	r3, #0
 8001194:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001196:	4b81      	ldr	r3, [pc, #516]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10f      	bne.n	80011c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	4b7d      	ldr	r3, [pc, #500]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 80011a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011aa:	4a7c      	ldr	r2, [pc, #496]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 80011ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b2:	4b7a      	ldr	r3, [pc, #488]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011be:	2301      	movs	r3, #1
 80011c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c2:	4b77      	ldr	r3, [pc, #476]	@ (80013a0 <HAL_RCC_OscConfig+0x474>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d118      	bne.n	8001200 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011ce:	4b74      	ldr	r3, [pc, #464]	@ (80013a0 <HAL_RCC_OscConfig+0x474>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a73      	ldr	r2, [pc, #460]	@ (80013a0 <HAL_RCC_OscConfig+0x474>)
 80011d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011da:	f7ff fbe9 	bl	80009b0 <HAL_GetTick>
 80011de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e0:	e008      	b.n	80011f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011e2:	f7ff fbe5 	bl	80009b0 <HAL_GetTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e10c      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f4:	4b6a      	ldr	r3, [pc, #424]	@ (80013a0 <HAL_RCC_OscConfig+0x474>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d0f0      	beq.n	80011e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d106      	bne.n	8001216 <HAL_RCC_OscConfig+0x2ea>
 8001208:	4b64      	ldr	r3, [pc, #400]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 800120a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800120c:	4a63      	ldr	r2, [pc, #396]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	6713      	str	r3, [r2, #112]	@ 0x70
 8001214:	e01c      	b.n	8001250 <HAL_RCC_OscConfig+0x324>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	2b05      	cmp	r3, #5
 800121c:	d10c      	bne.n	8001238 <HAL_RCC_OscConfig+0x30c>
 800121e:	4b5f      	ldr	r3, [pc, #380]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001222:	4a5e      	ldr	r2, [pc, #376]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001224:	f043 0304 	orr.w	r3, r3, #4
 8001228:	6713      	str	r3, [r2, #112]	@ 0x70
 800122a:	4b5c      	ldr	r3, [pc, #368]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 800122c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800122e:	4a5b      	ldr	r2, [pc, #364]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	6713      	str	r3, [r2, #112]	@ 0x70
 8001236:	e00b      	b.n	8001250 <HAL_RCC_OscConfig+0x324>
 8001238:	4b58      	ldr	r3, [pc, #352]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 800123a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800123c:	4a57      	ldr	r2, [pc, #348]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 800123e:	f023 0301 	bic.w	r3, r3, #1
 8001242:	6713      	str	r3, [r2, #112]	@ 0x70
 8001244:	4b55      	ldr	r3, [pc, #340]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001248:	4a54      	ldr	r2, [pc, #336]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 800124a:	f023 0304 	bic.w	r3, r3, #4
 800124e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d015      	beq.n	8001284 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001258:	f7ff fbaa 	bl	80009b0 <HAL_GetTick>
 800125c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800125e:	e00a      	b.n	8001276 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001260:	f7ff fba6 	bl	80009b0 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800126e:	4293      	cmp	r3, r2
 8001270:	d901      	bls.n	8001276 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e0cb      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001276:	4b49      	ldr	r3, [pc, #292]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	2b00      	cmp	r3, #0
 8001280:	d0ee      	beq.n	8001260 <HAL_RCC_OscConfig+0x334>
 8001282:	e014      	b.n	80012ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001284:	f7ff fb94 	bl	80009b0 <HAL_GetTick>
 8001288:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800128a:	e00a      	b.n	80012a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800128c:	f7ff fb90 	bl	80009b0 <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800129a:	4293      	cmp	r3, r2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e0b5      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a2:	4b3e      	ldr	r3, [pc, #248]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 80012a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1ee      	bne.n	800128c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80012ae:	7dfb      	ldrb	r3, [r7, #23]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d105      	bne.n	80012c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012b4:	4b39      	ldr	r3, [pc, #228]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 80012b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b8:	4a38      	ldr	r2, [pc, #224]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 80012ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f000 80a1 	beq.w	800140c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80012ca:	4b34      	ldr	r3, [pc, #208]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f003 030c 	and.w	r3, r3, #12
 80012d2:	2b08      	cmp	r3, #8
 80012d4:	d05c      	beq.n	8001390 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d141      	bne.n	8001362 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012de:	4b31      	ldr	r3, [pc, #196]	@ (80013a4 <HAL_RCC_OscConfig+0x478>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e4:	f7ff fb64 	bl	80009b0 <HAL_GetTick>
 80012e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012ea:	e008      	b.n	80012fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012ec:	f7ff fb60 	bl	80009b0 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e087      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012fe:	4b27      	ldr	r3, [pc, #156]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f0      	bne.n	80012ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	69da      	ldr	r2, [r3, #28]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6a1b      	ldr	r3, [r3, #32]
 8001312:	431a      	orrs	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001318:	019b      	lsls	r3, r3, #6
 800131a:	431a      	orrs	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001320:	085b      	lsrs	r3, r3, #1
 8001322:	3b01      	subs	r3, #1
 8001324:	041b      	lsls	r3, r3, #16
 8001326:	431a      	orrs	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800132c:	061b      	lsls	r3, r3, #24
 800132e:	491b      	ldr	r1, [pc, #108]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001330:	4313      	orrs	r3, r2
 8001332:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001334:	4b1b      	ldr	r3, [pc, #108]	@ (80013a4 <HAL_RCC_OscConfig+0x478>)
 8001336:	2201      	movs	r2, #1
 8001338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133a:	f7ff fb39 	bl	80009b0 <HAL_GetTick>
 800133e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001340:	e008      	b.n	8001354 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001342:	f7ff fb35 	bl	80009b0 <HAL_GetTick>
 8001346:	4602      	mov	r2, r0
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d901      	bls.n	8001354 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e05c      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d0f0      	beq.n	8001342 <HAL_RCC_OscConfig+0x416>
 8001360:	e054      	b.n	800140c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001362:	4b10      	ldr	r3, [pc, #64]	@ (80013a4 <HAL_RCC_OscConfig+0x478>)
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001368:	f7ff fb22 	bl	80009b0 <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001370:	f7ff fb1e 	bl	80009b0 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b02      	cmp	r3, #2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e045      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001382:	4b06      	ldr	r3, [pc, #24]	@ (800139c <HAL_RCC_OscConfig+0x470>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f0      	bne.n	8001370 <HAL_RCC_OscConfig+0x444>
 800138e:	e03d      	b.n	800140c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d107      	bne.n	80013a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e038      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
 800139c:	40023800 	.word	0x40023800
 80013a0:	40007000 	.word	0x40007000
 80013a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80013a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001418 <HAL_RCC_OscConfig+0x4ec>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d028      	beq.n	8001408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d121      	bne.n	8001408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d11a      	bne.n	8001408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80013d8:	4013      	ands	r3, r2
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80013de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d111      	bne.n	8001408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ee:	085b      	lsrs	r3, r3, #1
 80013f0:	3b01      	subs	r3, #1
 80013f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d107      	bne.n	8001408 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001402:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001404:	429a      	cmp	r2, r3
 8001406:	d001      	beq.n	800140c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e000      	b.n	800140e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3718      	adds	r7, #24
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40023800 	.word	0x40023800

0800141c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e0cc      	b.n	80015ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001430:	4b68      	ldr	r3, [pc, #416]	@ (80015d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	429a      	cmp	r2, r3
 800143c:	d90c      	bls.n	8001458 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143e:	4b65      	ldr	r3, [pc, #404]	@ (80015d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001440:	683a      	ldr	r2, [r7, #0]
 8001442:	b2d2      	uxtb	r2, r2
 8001444:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001446:	4b63      	ldr	r3, [pc, #396]	@ (80015d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	429a      	cmp	r2, r3
 8001452:	d001      	beq.n	8001458 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e0b8      	b.n	80015ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d020      	beq.n	80014a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	2b00      	cmp	r3, #0
 800146e:	d005      	beq.n	800147c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001470:	4b59      	ldr	r3, [pc, #356]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	4a58      	ldr	r2, [pc, #352]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001476:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800147a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0308 	and.w	r3, r3, #8
 8001484:	2b00      	cmp	r3, #0
 8001486:	d005      	beq.n	8001494 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001488:	4b53      	ldr	r3, [pc, #332]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	4a52      	ldr	r2, [pc, #328]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 800148e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001492:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001494:	4b50      	ldr	r3, [pc, #320]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	494d      	ldr	r1, [pc, #308]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 80014a2:	4313      	orrs	r3, r2
 80014a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d044      	beq.n	800153c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d107      	bne.n	80014ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ba:	4b47      	ldr	r3, [pc, #284]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d119      	bne.n	80014fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e07f      	b.n	80015ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d003      	beq.n	80014da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014d6:	2b03      	cmp	r3, #3
 80014d8:	d107      	bne.n	80014ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014da:	4b3f      	ldr	r3, [pc, #252]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d109      	bne.n	80014fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e06f      	b.n	80015ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ea:	4b3b      	ldr	r3, [pc, #236]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d101      	bne.n	80014fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e067      	b.n	80015ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014fa:	4b37      	ldr	r3, [pc, #220]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f023 0203 	bic.w	r2, r3, #3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	4934      	ldr	r1, [pc, #208]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001508:	4313      	orrs	r3, r2
 800150a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800150c:	f7ff fa50 	bl	80009b0 <HAL_GetTick>
 8001510:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001512:	e00a      	b.n	800152a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001514:	f7ff fa4c 	bl	80009b0 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001522:	4293      	cmp	r3, r2
 8001524:	d901      	bls.n	800152a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e04f      	b.n	80015ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152a:	4b2b      	ldr	r3, [pc, #172]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f003 020c 	and.w	r2, r3, #12
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	429a      	cmp	r2, r3
 800153a:	d1eb      	bne.n	8001514 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800153c:	4b25      	ldr	r3, [pc, #148]	@ (80015d4 <HAL_RCC_ClockConfig+0x1b8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0307 	and.w	r3, r3, #7
 8001544:	683a      	ldr	r2, [r7, #0]
 8001546:	429a      	cmp	r2, r3
 8001548:	d20c      	bcs.n	8001564 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800154a:	4b22      	ldr	r3, [pc, #136]	@ (80015d4 <HAL_RCC_ClockConfig+0x1b8>)
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001552:	4b20      	ldr	r3, [pc, #128]	@ (80015d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e032      	b.n	80015ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	2b00      	cmp	r3, #0
 800156e:	d008      	beq.n	8001582 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001570:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	4916      	ldr	r1, [pc, #88]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 800157e:	4313      	orrs	r3, r2
 8001580:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	2b00      	cmp	r3, #0
 800158c:	d009      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	490e      	ldr	r1, [pc, #56]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015a2:	f000 f821 	bl	80015e8 <HAL_RCC_GetSysClockFreq>
 80015a6:	4602      	mov	r2, r0
 80015a8:	4b0b      	ldr	r3, [pc, #44]	@ (80015d8 <HAL_RCC_ClockConfig+0x1bc>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	091b      	lsrs	r3, r3, #4
 80015ae:	f003 030f 	and.w	r3, r3, #15
 80015b2:	490a      	ldr	r1, [pc, #40]	@ (80015dc <HAL_RCC_ClockConfig+0x1c0>)
 80015b4:	5ccb      	ldrb	r3, [r1, r3]
 80015b6:	fa22 f303 	lsr.w	r3, r2, r3
 80015ba:	4a09      	ldr	r2, [pc, #36]	@ (80015e0 <HAL_RCC_ClockConfig+0x1c4>)
 80015bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80015be:	4b09      	ldr	r3, [pc, #36]	@ (80015e4 <HAL_RCC_ClockConfig+0x1c8>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff f8e8 	bl	8000798 <HAL_InitTick>

  return HAL_OK;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40023c00 	.word	0x40023c00
 80015d8:	40023800 	.word	0x40023800
 80015dc:	08004c48 	.word	0x08004c48
 80015e0:	20000000 	.word	0x20000000
 80015e4:	20000004 	.word	0x20000004

080015e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015ec:	b094      	sub	sp, #80	@ 0x50
 80015ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80015f0:	2300      	movs	r3, #0
 80015f2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80015f8:	2300      	movs	r3, #0
 80015fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001600:	4b79      	ldr	r3, [pc, #484]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f003 030c 	and.w	r3, r3, #12
 8001608:	2b08      	cmp	r3, #8
 800160a:	d00d      	beq.n	8001628 <HAL_RCC_GetSysClockFreq+0x40>
 800160c:	2b08      	cmp	r3, #8
 800160e:	f200 80e1 	bhi.w	80017d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001612:	2b00      	cmp	r3, #0
 8001614:	d002      	beq.n	800161c <HAL_RCC_GetSysClockFreq+0x34>
 8001616:	2b04      	cmp	r3, #4
 8001618:	d003      	beq.n	8001622 <HAL_RCC_GetSysClockFreq+0x3a>
 800161a:	e0db      	b.n	80017d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800161c:	4b73      	ldr	r3, [pc, #460]	@ (80017ec <HAL_RCC_GetSysClockFreq+0x204>)
 800161e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001620:	e0db      	b.n	80017da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001622:	4b73      	ldr	r3, [pc, #460]	@ (80017f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001624:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001626:	e0d8      	b.n	80017da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001628:	4b6f      	ldr	r3, [pc, #444]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001630:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001632:	4b6d      	ldr	r3, [pc, #436]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d063      	beq.n	8001706 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800163e:	4b6a      	ldr	r3, [pc, #424]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	099b      	lsrs	r3, r3, #6
 8001644:	2200      	movs	r2, #0
 8001646:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001648:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800164a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800164c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001650:	633b      	str	r3, [r7, #48]	@ 0x30
 8001652:	2300      	movs	r3, #0
 8001654:	637b      	str	r3, [r7, #52]	@ 0x34
 8001656:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800165a:	4622      	mov	r2, r4
 800165c:	462b      	mov	r3, r5
 800165e:	f04f 0000 	mov.w	r0, #0
 8001662:	f04f 0100 	mov.w	r1, #0
 8001666:	0159      	lsls	r1, r3, #5
 8001668:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800166c:	0150      	lsls	r0, r2, #5
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4621      	mov	r1, r4
 8001674:	1a51      	subs	r1, r2, r1
 8001676:	6139      	str	r1, [r7, #16]
 8001678:	4629      	mov	r1, r5
 800167a:	eb63 0301 	sbc.w	r3, r3, r1
 800167e:	617b      	str	r3, [r7, #20]
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	f04f 0300 	mov.w	r3, #0
 8001688:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800168c:	4659      	mov	r1, fp
 800168e:	018b      	lsls	r3, r1, #6
 8001690:	4651      	mov	r1, sl
 8001692:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001696:	4651      	mov	r1, sl
 8001698:	018a      	lsls	r2, r1, #6
 800169a:	4651      	mov	r1, sl
 800169c:	ebb2 0801 	subs.w	r8, r2, r1
 80016a0:	4659      	mov	r1, fp
 80016a2:	eb63 0901 	sbc.w	r9, r3, r1
 80016a6:	f04f 0200 	mov.w	r2, #0
 80016aa:	f04f 0300 	mov.w	r3, #0
 80016ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80016ba:	4690      	mov	r8, r2
 80016bc:	4699      	mov	r9, r3
 80016be:	4623      	mov	r3, r4
 80016c0:	eb18 0303 	adds.w	r3, r8, r3
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	462b      	mov	r3, r5
 80016c8:	eb49 0303 	adc.w	r3, r9, r3
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	f04f 0300 	mov.w	r3, #0
 80016d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80016da:	4629      	mov	r1, r5
 80016dc:	024b      	lsls	r3, r1, #9
 80016de:	4621      	mov	r1, r4
 80016e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016e4:	4621      	mov	r1, r4
 80016e6:	024a      	lsls	r2, r1, #9
 80016e8:	4610      	mov	r0, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80016ee:	2200      	movs	r2, #0
 80016f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80016f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80016f8:	f7fe fd6a 	bl	80001d0 <__aeabi_uldivmod>
 80016fc:	4602      	mov	r2, r0
 80016fe:	460b      	mov	r3, r1
 8001700:	4613      	mov	r3, r2
 8001702:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001704:	e058      	b.n	80017b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001706:	4b38      	ldr	r3, [pc, #224]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	099b      	lsrs	r3, r3, #6
 800170c:	2200      	movs	r2, #0
 800170e:	4618      	mov	r0, r3
 8001710:	4611      	mov	r1, r2
 8001712:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001716:	623b      	str	r3, [r7, #32]
 8001718:	2300      	movs	r3, #0
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
 800171c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001720:	4642      	mov	r2, r8
 8001722:	464b      	mov	r3, r9
 8001724:	f04f 0000 	mov.w	r0, #0
 8001728:	f04f 0100 	mov.w	r1, #0
 800172c:	0159      	lsls	r1, r3, #5
 800172e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001732:	0150      	lsls	r0, r2, #5
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4641      	mov	r1, r8
 800173a:	ebb2 0a01 	subs.w	sl, r2, r1
 800173e:	4649      	mov	r1, r9
 8001740:	eb63 0b01 	sbc.w	fp, r3, r1
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	f04f 0300 	mov.w	r3, #0
 800174c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001750:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001754:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001758:	ebb2 040a 	subs.w	r4, r2, sl
 800175c:	eb63 050b 	sbc.w	r5, r3, fp
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	00eb      	lsls	r3, r5, #3
 800176a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800176e:	00e2      	lsls	r2, r4, #3
 8001770:	4614      	mov	r4, r2
 8001772:	461d      	mov	r5, r3
 8001774:	4643      	mov	r3, r8
 8001776:	18e3      	adds	r3, r4, r3
 8001778:	603b      	str	r3, [r7, #0]
 800177a:	464b      	mov	r3, r9
 800177c:	eb45 0303 	adc.w	r3, r5, r3
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	f04f 0200 	mov.w	r2, #0
 8001786:	f04f 0300 	mov.w	r3, #0
 800178a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800178e:	4629      	mov	r1, r5
 8001790:	028b      	lsls	r3, r1, #10
 8001792:	4621      	mov	r1, r4
 8001794:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001798:	4621      	mov	r1, r4
 800179a:	028a      	lsls	r2, r1, #10
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017a2:	2200      	movs	r2, #0
 80017a4:	61bb      	str	r3, [r7, #24]
 80017a6:	61fa      	str	r2, [r7, #28]
 80017a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017ac:	f7fe fd10 	bl	80001d0 <__aeabi_uldivmod>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4613      	mov	r3, r2
 80017b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80017b8:	4b0b      	ldr	r3, [pc, #44]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	0c1b      	lsrs	r3, r3, #16
 80017be:	f003 0303 	and.w	r3, r3, #3
 80017c2:	3301      	adds	r3, #1
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80017c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80017ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80017d2:	e002      	b.n	80017da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017d4:	4b05      	ldr	r3, [pc, #20]	@ (80017ec <HAL_RCC_GetSysClockFreq+0x204>)
 80017d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80017d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3750      	adds	r7, #80	@ 0x50
 80017e0:	46bd      	mov	sp, r7
 80017e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017e6:	bf00      	nop
 80017e8:	40023800 	.word	0x40023800
 80017ec:	00f42400 	.word	0x00f42400
 80017f0:	007a1200 	.word	0x007a1200

080017f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017f8:	4b03      	ldr	r3, [pc, #12]	@ (8001808 <HAL_RCC_GetHCLKFreq+0x14>)
 80017fa:	681b      	ldr	r3, [r3, #0]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	20000000 	.word	0x20000000

0800180c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001810:	f7ff fff0 	bl	80017f4 <HAL_RCC_GetHCLKFreq>
 8001814:	4602      	mov	r2, r0
 8001816:	4b05      	ldr	r3, [pc, #20]	@ (800182c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	0b5b      	lsrs	r3, r3, #13
 800181c:	f003 0307 	and.w	r3, r3, #7
 8001820:	4903      	ldr	r1, [pc, #12]	@ (8001830 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001822:	5ccb      	ldrb	r3, [r1, r3]
 8001824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001828:	4618      	mov	r0, r3
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40023800 	.word	0x40023800
 8001830:	08004c58 	.word	0x08004c58

08001834 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	220f      	movs	r2, #15
 8001842:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001844:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <HAL_RCC_GetClockConfig+0x5c>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f003 0203 	and.w	r2, r3, #3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001850:	4b0f      	ldr	r3, [pc, #60]	@ (8001890 <HAL_RCC_GetClockConfig+0x5c>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800185c:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <HAL_RCC_GetClockConfig+0x5c>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001868:	4b09      	ldr	r3, [pc, #36]	@ (8001890 <HAL_RCC_GetClockConfig+0x5c>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	08db      	lsrs	r3, r3, #3
 800186e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001876:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <HAL_RCC_GetClockConfig+0x60>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0207 	and.w	r2, r3, #7
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	601a      	str	r2, [r3, #0]
}
 8001882:	bf00      	nop
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	40023800 	.word	0x40023800
 8001894:	40023c00 	.word	0x40023c00

08001898 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e041      	b.n	800192e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d106      	bne.n	80018c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f000 f839 	bl	8001936 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2202      	movs	r2, #2
 80018c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	3304      	adds	r3, #4
 80018d4:	4619      	mov	r1, r3
 80018d6:	4610      	mov	r0, r2
 80018d8:	f000 f9c0 	bl	8001c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2201      	movs	r2, #1
 80018e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2201      	movs	r2, #1
 80018f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2201      	movs	r2, #1
 80018f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2201      	movs	r2, #1
 8001900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2201      	movs	r2, #1
 8001908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2201      	movs	r2, #1
 8001910:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2201      	movs	r2, #1
 8001918:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2201      	movs	r2, #1
 8001920:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2201      	movs	r2, #1
 8001928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
	...

0800194c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800195a:	b2db      	uxtb	r3, r3
 800195c:	2b01      	cmp	r3, #1
 800195e:	d001      	beq.n	8001964 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e04e      	b.n	8001a02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2202      	movs	r2, #2
 8001968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	68da      	ldr	r2, [r3, #12]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f042 0201 	orr.w	r2, r2, #1
 800197a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a23      	ldr	r2, [pc, #140]	@ (8001a10 <HAL_TIM_Base_Start_IT+0xc4>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d022      	beq.n	80019cc <HAL_TIM_Base_Start_IT+0x80>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800198e:	d01d      	beq.n	80019cc <HAL_TIM_Base_Start_IT+0x80>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a1f      	ldr	r2, [pc, #124]	@ (8001a14 <HAL_TIM_Base_Start_IT+0xc8>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d018      	beq.n	80019cc <HAL_TIM_Base_Start_IT+0x80>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a1e      	ldr	r2, [pc, #120]	@ (8001a18 <HAL_TIM_Base_Start_IT+0xcc>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d013      	beq.n	80019cc <HAL_TIM_Base_Start_IT+0x80>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a1c <HAL_TIM_Base_Start_IT+0xd0>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d00e      	beq.n	80019cc <HAL_TIM_Base_Start_IT+0x80>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001a20 <HAL_TIM_Base_Start_IT+0xd4>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d009      	beq.n	80019cc <HAL_TIM_Base_Start_IT+0x80>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a19      	ldr	r2, [pc, #100]	@ (8001a24 <HAL_TIM_Base_Start_IT+0xd8>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d004      	beq.n	80019cc <HAL_TIM_Base_Start_IT+0x80>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a18      	ldr	r2, [pc, #96]	@ (8001a28 <HAL_TIM_Base_Start_IT+0xdc>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d111      	bne.n	80019f0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d010      	beq.n	8001a00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f042 0201 	orr.w	r2, r2, #1
 80019ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019ee:	e007      	b.n	8001a00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 0201 	orr.w	r2, r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	40010000 	.word	0x40010000
 8001a14:	40000400 	.word	0x40000400
 8001a18:	40000800 	.word	0x40000800
 8001a1c:	40000c00 	.word	0x40000c00
 8001a20:	40010400 	.word	0x40010400
 8001a24:	40014000 	.word	0x40014000
 8001a28:	40001800 	.word	0x40001800

08001a2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d020      	beq.n	8001a90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d01b      	beq.n	8001a90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f06f 0202 	mvn.w	r2, #2
 8001a60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2201      	movs	r2, #1
 8001a66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	699b      	ldr	r3, [r3, #24]
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d003      	beq.n	8001a7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f8d2 	bl	8001c20 <HAL_TIM_IC_CaptureCallback>
 8001a7c:	e005      	b.n	8001a8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f000 f8c4 	bl	8001c0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f8d5 	bl	8001c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d020      	beq.n	8001adc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d01b      	beq.n	8001adc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f06f 0204 	mvn.w	r2, #4
 8001aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d003      	beq.n	8001aca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 f8ac 	bl	8001c20 <HAL_TIM_IC_CaptureCallback>
 8001ac8:	e005      	b.n	8001ad6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 f89e 	bl	8001c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f000 f8af 	bl	8001c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	f003 0308 	and.w	r3, r3, #8
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d020      	beq.n	8001b28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f003 0308 	and.w	r3, r3, #8
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d01b      	beq.n	8001b28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f06f 0208 	mvn.w	r2, #8
 8001af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2204      	movs	r2, #4
 8001afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	f003 0303 	and.w	r3, r3, #3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d003      	beq.n	8001b16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 f886 	bl	8001c20 <HAL_TIM_IC_CaptureCallback>
 8001b14:	e005      	b.n	8001b22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f000 f878 	bl	8001c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f889 	bl	8001c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d020      	beq.n	8001b74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f003 0310 	and.w	r3, r3, #16
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d01b      	beq.n	8001b74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f06f 0210 	mvn.w	r2, #16
 8001b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2208      	movs	r2, #8
 8001b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d003      	beq.n	8001b62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f000 f860 	bl	8001c20 <HAL_TIM_IC_CaptureCallback>
 8001b60:	e005      	b.n	8001b6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f852 	bl	8001c0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f863 	bl	8001c34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d00c      	beq.n	8001b98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d007      	beq.n	8001b98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f06f 0201 	mvn.w	r2, #1
 8001b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7fe fdbc 	bl	8000710 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d00c      	beq.n	8001bbc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d007      	beq.n	8001bbc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 f900 	bl	8001dbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d00c      	beq.n	8001be0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d007      	beq.n	8001be0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f834 	bl	8001c48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	f003 0320 	and.w	r3, r3, #32
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d00c      	beq.n	8001c04 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f003 0320 	and.w	r3, r3, #32
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d007      	beq.n	8001c04 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f06f 0220 	mvn.w	r2, #32
 8001bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 f8d2 	bl	8001da8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c04:	bf00      	nop
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c50:	bf00      	nop
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4a43      	ldr	r2, [pc, #268]	@ (8001d7c <TIM_Base_SetConfig+0x120>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d013      	beq.n	8001c9c <TIM_Base_SetConfig+0x40>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c7a:	d00f      	beq.n	8001c9c <TIM_Base_SetConfig+0x40>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4a40      	ldr	r2, [pc, #256]	@ (8001d80 <TIM_Base_SetConfig+0x124>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d00b      	beq.n	8001c9c <TIM_Base_SetConfig+0x40>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4a3f      	ldr	r2, [pc, #252]	@ (8001d84 <TIM_Base_SetConfig+0x128>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d007      	beq.n	8001c9c <TIM_Base_SetConfig+0x40>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a3e      	ldr	r2, [pc, #248]	@ (8001d88 <TIM_Base_SetConfig+0x12c>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d003      	beq.n	8001c9c <TIM_Base_SetConfig+0x40>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a3d      	ldr	r2, [pc, #244]	@ (8001d8c <TIM_Base_SetConfig+0x130>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d108      	bne.n	8001cae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ca2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a32      	ldr	r2, [pc, #200]	@ (8001d7c <TIM_Base_SetConfig+0x120>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d02b      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cbc:	d027      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a2f      	ldr	r2, [pc, #188]	@ (8001d80 <TIM_Base_SetConfig+0x124>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d023      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001d84 <TIM_Base_SetConfig+0x128>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d01f      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8001d88 <TIM_Base_SetConfig+0x12c>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d01b      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a2c      	ldr	r2, [pc, #176]	@ (8001d8c <TIM_Base_SetConfig+0x130>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d017      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a2b      	ldr	r2, [pc, #172]	@ (8001d90 <TIM_Base_SetConfig+0x134>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d013      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8001d94 <TIM_Base_SetConfig+0x138>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d00f      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a29      	ldr	r2, [pc, #164]	@ (8001d98 <TIM_Base_SetConfig+0x13c>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d00b      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a28      	ldr	r2, [pc, #160]	@ (8001d9c <TIM_Base_SetConfig+0x140>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d007      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a27      	ldr	r2, [pc, #156]	@ (8001da0 <TIM_Base_SetConfig+0x144>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d003      	beq.n	8001d0e <TIM_Base_SetConfig+0xb2>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a26      	ldr	r2, [pc, #152]	@ (8001da4 <TIM_Base_SetConfig+0x148>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d108      	bne.n	8001d20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a0e      	ldr	r2, [pc, #56]	@ (8001d7c <TIM_Base_SetConfig+0x120>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d003      	beq.n	8001d4e <TIM_Base_SetConfig+0xf2>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a10      	ldr	r2, [pc, #64]	@ (8001d8c <TIM_Base_SetConfig+0x130>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d103      	bne.n	8001d56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	691a      	ldr	r2, [r3, #16]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f043 0204 	orr.w	r2, r3, #4
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2201      	movs	r2, #1
 8001d66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	601a      	str	r2, [r3, #0]
}
 8001d6e:	bf00      	nop
 8001d70:	3714      	adds	r7, #20
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40010000 	.word	0x40010000
 8001d80:	40000400 	.word	0x40000400
 8001d84:	40000800 	.word	0x40000800
 8001d88:	40000c00 	.word	0x40000c00
 8001d8c:	40010400 	.word	0x40010400
 8001d90:	40014000 	.word	0x40014000
 8001d94:	40014400 	.word	0x40014400
 8001d98:	40014800 	.word	0x40014800
 8001d9c:	40001800 	.word	0x40001800
 8001da0:	40001c00 	.word	0x40001c00
 8001da4:	40002000 	.word	0x40002000

08001da8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <__NVIC_SetPriority>:
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	6039      	str	r1, [r7, #0]
 8001dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	db0a      	blt.n	8001dfa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	490c      	ldr	r1, [pc, #48]	@ (8001e1c <__NVIC_SetPriority+0x4c>)
 8001dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dee:	0112      	lsls	r2, r2, #4
 8001df0:	b2d2      	uxtb	r2, r2
 8001df2:	440b      	add	r3, r1
 8001df4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001df8:	e00a      	b.n	8001e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	4908      	ldr	r1, [pc, #32]	@ (8001e20 <__NVIC_SetPriority+0x50>)
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	f003 030f 	and.w	r3, r3, #15
 8001e06:	3b04      	subs	r3, #4
 8001e08:	0112      	lsls	r2, r2, #4
 8001e0a:	b2d2      	uxtb	r2, r2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	761a      	strb	r2, [r3, #24]
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	e000e100 	.word	0xe000e100
 8001e20:	e000ed00 	.word	0xe000ed00

08001e24 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001e28:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <SysTick_Handler+0x1c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001e2c:	f001 fd46 	bl	80038bc <xTaskGetSchedulerState>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d001      	beq.n	8001e3a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001e36:	f002 fb3f 	bl	80044b8 <xPortSysTickHandler>
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	e000e010 	.word	0xe000e010

08001e44 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001e48:	2100      	movs	r1, #0
 8001e4a:	f06f 0004 	mvn.w	r0, #4
 8001e4e:	f7ff ffbf 	bl	8001dd0 <__NVIC_SetPriority>
#endif
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
	...

08001e58 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e5e:	f3ef 8305 	mrs	r3, IPSR
 8001e62:	603b      	str	r3, [r7, #0]
  return(result);
 8001e64:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001e6a:	f06f 0305 	mvn.w	r3, #5
 8001e6e:	607b      	str	r3, [r7, #4]
 8001e70:	e00c      	b.n	8001e8c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001e72:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <osKernelInitialize+0x44>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d105      	bne.n	8001e86 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001e7a:	4b08      	ldr	r3, [pc, #32]	@ (8001e9c <osKernelInitialize+0x44>)
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001e80:	2300      	movs	r3, #0
 8001e82:	607b      	str	r3, [r7, #4]
 8001e84:	e002      	b.n	8001e8c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001e86:	f04f 33ff 	mov.w	r3, #4294967295
 8001e8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001e8c:	687b      	ldr	r3, [r7, #4]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	200000d4 	.word	0x200000d4

08001ea0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ea6:	f3ef 8305 	mrs	r3, IPSR
 8001eaa:	603b      	str	r3, [r7, #0]
  return(result);
 8001eac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <osKernelStart+0x1a>
    stat = osErrorISR;
 8001eb2:	f06f 0305 	mvn.w	r3, #5
 8001eb6:	607b      	str	r3, [r7, #4]
 8001eb8:	e010      	b.n	8001edc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001eba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <osKernelStart+0x48>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d109      	bne.n	8001ed6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001ec2:	f7ff ffbf 	bl	8001e44 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001ec6:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <osKernelStart+0x48>)
 8001ec8:	2202      	movs	r2, #2
 8001eca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001ecc:	f001 f892 	bl	8002ff4 <vTaskStartScheduler>
      stat = osOK;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	607b      	str	r3, [r7, #4]
 8001ed4:	e002      	b.n	8001edc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001edc:	687b      	ldr	r3, [r7, #4]
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200000d4 	.word	0x200000d4

08001eec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08e      	sub	sp, #56	@ 0x38
 8001ef0:	af04      	add	r7, sp, #16
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001efc:	f3ef 8305 	mrs	r3, IPSR
 8001f00:	617b      	str	r3, [r7, #20]
  return(result);
 8001f02:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d17e      	bne.n	8002006 <osThreadNew+0x11a>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d07b      	beq.n	8002006 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001f12:	2318      	movs	r3, #24
 8001f14:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d045      	beq.n	8001fb2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d002      	beq.n	8001f34 <osThreadNew+0x48>
        name = attr->name;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d002      	beq.n	8001f42 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d008      	beq.n	8001f5a <osThreadNew+0x6e>
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	2b38      	cmp	r3, #56	@ 0x38
 8001f4c:	d805      	bhi.n	8001f5a <osThreadNew+0x6e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <osThreadNew+0x72>
        return (NULL);
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e054      	b.n	8002008 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	695b      	ldr	r3, [r3, #20]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	695b      	ldr	r3, [r3, #20]
 8001f6a:	089b      	lsrs	r3, r3, #2
 8001f6c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d00e      	beq.n	8001f94 <osThreadNew+0xa8>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	2ba7      	cmp	r3, #167	@ 0xa7
 8001f7c:	d90a      	bls.n	8001f94 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d006      	beq.n	8001f94 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d002      	beq.n	8001f94 <osThreadNew+0xa8>
        mem = 1;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	61bb      	str	r3, [r7, #24]
 8001f92:	e010      	b.n	8001fb6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10c      	bne.n	8001fb6 <osThreadNew+0xca>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d108      	bne.n	8001fb6 <osThreadNew+0xca>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d104      	bne.n	8001fb6 <osThreadNew+0xca>
          mem = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	61bb      	str	r3, [r7, #24]
 8001fb0:	e001      	b.n	8001fb6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d110      	bne.n	8001fde <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001fc4:	9202      	str	r2, [sp, #8]
 8001fc6:	9301      	str	r3, [sp, #4]
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	6a3a      	ldr	r2, [r7, #32]
 8001fd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f000 fe1a 	bl	8002c0c <xTaskCreateStatic>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	e013      	b.n	8002006 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d110      	bne.n	8002006 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	f107 0310 	add.w	r3, r7, #16
 8001fec:	9301      	str	r3, [sp, #4]
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ff6:	68f8      	ldr	r0, [r7, #12]
 8001ff8:	f000 fe68 	bl	8002ccc <xTaskCreate>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d001      	beq.n	8002006 <osThreadNew+0x11a>
            hTask = NULL;
 8002002:	2300      	movs	r3, #0
 8002004:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002006:	693b      	ldr	r3, [r7, #16]
}
 8002008:	4618      	mov	r0, r3
 800200a:	3728      	adds	r7, #40	@ 0x28
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002018:	f3ef 8305 	mrs	r3, IPSR
 800201c:	60bb      	str	r3, [r7, #8]
  return(result);
 800201e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002020:	2b00      	cmp	r3, #0
 8002022:	d003      	beq.n	800202c <osDelay+0x1c>
    stat = osErrorISR;
 8002024:	f06f 0305 	mvn.w	r3, #5
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	e007      	b.n	800203c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800202c:	2300      	movs	r3, #0
 800202e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d002      	beq.n	800203c <osDelay+0x2c>
      vTaskDelay(ticks);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f000 ffa6 	bl	8002f88 <vTaskDelay>
    }
  }

  return (stat);
 800203c:	68fb      	ldr	r3, [r7, #12]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4a07      	ldr	r2, [pc, #28]	@ (8002074 <vApplicationGetIdleTaskMemory+0x2c>)
 8002058:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	4a06      	ldr	r2, [pc, #24]	@ (8002078 <vApplicationGetIdleTaskMemory+0x30>)
 800205e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2280      	movs	r2, #128	@ 0x80
 8002064:	601a      	str	r2, [r3, #0]
}
 8002066:	bf00      	nop
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	200000d8 	.word	0x200000d8
 8002078:	20000180 	.word	0x20000180

0800207c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4a07      	ldr	r2, [pc, #28]	@ (80020a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800208c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	4a06      	ldr	r2, [pc, #24]	@ (80020ac <vApplicationGetTimerTaskMemory+0x30>)
 8002092:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800209a:	601a      	str	r2, [r3, #0]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	20000380 	.word	0x20000380
 80020ac:	20000428 	.word	0x20000428

080020b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f103 0208 	add.w	r2, r3, #8
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f04f 32ff 	mov.w	r2, #4294967295
 80020c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f103 0208 	add.w	r2, r3, #8
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f103 0208 	add.w	r2, r3, #8
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800210a:	b480      	push	{r7}
 800210c:	b085      	sub	sp, #20
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
 8002112:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	1c5a      	adds	r2, r3, #1
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	601a      	str	r2, [r3, #0]
}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002152:	b480      	push	{r7}
 8002154:	b085      	sub	sp, #20
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
 800215a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002168:	d103      	bne.n	8002172 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	e00c      	b.n	800218c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3308      	adds	r3, #8
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	e002      	b.n	8002180 <vListInsert+0x2e>
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	429a      	cmp	r2, r3
 800218a:	d2f6      	bcs.n	800217a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	1c5a      	adds	r2, r3, #1
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	601a      	str	r2, [r3, #0]
}
 80021b8:	bf00      	nop
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	691b      	ldr	r3, [r3, #16]
 80021d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6892      	ldr	r2, [r2, #8]
 80021da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	6852      	ldr	r2, [r2, #4]
 80021e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d103      	bne.n	80021f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689a      	ldr	r2, [r3, #8]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	1e5a      	subs	r2, r3, #1
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10b      	bne.n	8002244 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800222c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002230:	f383 8811 	msr	BASEPRI, r3
 8002234:	f3bf 8f6f 	isb	sy
 8002238:	f3bf 8f4f 	dsb	sy
 800223c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800223e:	bf00      	nop
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002244:	f002 f8a8 	bl	8004398 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002250:	68f9      	ldr	r1, [r7, #12]
 8002252:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002254:	fb01 f303 	mul.w	r3, r1, r3
 8002258:	441a      	add	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2200      	movs	r2, #0
 8002262:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002274:	3b01      	subs	r3, #1
 8002276:	68f9      	ldr	r1, [r7, #12]
 8002278:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800227a:	fb01 f303 	mul.w	r3, r1, r3
 800227e:	441a      	add	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	22ff      	movs	r2, #255	@ 0xff
 8002288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	22ff      	movs	r2, #255	@ 0xff
 8002290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d114      	bne.n	80022c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d01a      	beq.n	80022d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	3310      	adds	r3, #16
 80022a6:	4618      	mov	r0, r3
 80022a8:	f001 f942 	bl	8003530 <xTaskRemoveFromEventList>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d012      	beq.n	80022d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80022b2:	4b0d      	ldr	r3, [pc, #52]	@ (80022e8 <xQueueGenericReset+0xd0>)
 80022b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	f3bf 8f4f 	dsb	sy
 80022be:	f3bf 8f6f 	isb	sy
 80022c2:	e009      	b.n	80022d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	3310      	adds	r3, #16
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff fef1 	bl	80020b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	3324      	adds	r3, #36	@ 0x24
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff feec 	bl	80020b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80022d8:	f002 f890 	bl	80043fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80022dc:	2301      	movs	r3, #1
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	e000ed04 	.word	0xe000ed04

080022ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b08e      	sub	sp, #56	@ 0x38
 80022f0:	af02      	add	r7, sp, #8
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
 80022f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d10b      	bne.n	8002318 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002304:	f383 8811 	msr	BASEPRI, r3
 8002308:	f3bf 8f6f 	isb	sy
 800230c:	f3bf 8f4f 	dsb	sy
 8002310:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002312:	bf00      	nop
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10b      	bne.n	8002336 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800231e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002322:	f383 8811 	msr	BASEPRI, r3
 8002326:	f3bf 8f6f 	isb	sy
 800232a:	f3bf 8f4f 	dsb	sy
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002330:	bf00      	nop
 8002332:	bf00      	nop
 8002334:	e7fd      	b.n	8002332 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d002      	beq.n	8002342 <xQueueGenericCreateStatic+0x56>
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <xQueueGenericCreateStatic+0x5a>
 8002342:	2301      	movs	r3, #1
 8002344:	e000      	b.n	8002348 <xQueueGenericCreateStatic+0x5c>
 8002346:	2300      	movs	r3, #0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10b      	bne.n	8002364 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800234c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002350:	f383 8811 	msr	BASEPRI, r3
 8002354:	f3bf 8f6f 	isb	sy
 8002358:	f3bf 8f4f 	dsb	sy
 800235c:	623b      	str	r3, [r7, #32]
}
 800235e:	bf00      	nop
 8002360:	bf00      	nop
 8002362:	e7fd      	b.n	8002360 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d102      	bne.n	8002370 <xQueueGenericCreateStatic+0x84>
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d101      	bne.n	8002374 <xQueueGenericCreateStatic+0x88>
 8002370:	2301      	movs	r3, #1
 8002372:	e000      	b.n	8002376 <xQueueGenericCreateStatic+0x8a>
 8002374:	2300      	movs	r3, #0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10b      	bne.n	8002392 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800237a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800237e:	f383 8811 	msr	BASEPRI, r3
 8002382:	f3bf 8f6f 	isb	sy
 8002386:	f3bf 8f4f 	dsb	sy
 800238a:	61fb      	str	r3, [r7, #28]
}
 800238c:	bf00      	nop
 800238e:	bf00      	nop
 8002390:	e7fd      	b.n	800238e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002392:	2350      	movs	r3, #80	@ 0x50
 8002394:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	2b50      	cmp	r3, #80	@ 0x50
 800239a:	d00b      	beq.n	80023b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800239c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023a0:	f383 8811 	msr	BASEPRI, r3
 80023a4:	f3bf 8f6f 	isb	sy
 80023a8:	f3bf 8f4f 	dsb	sy
 80023ac:	61bb      	str	r3, [r7, #24]
}
 80023ae:	bf00      	nop
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80023b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80023ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00d      	beq.n	80023dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80023c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80023c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80023cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	4613      	mov	r3, r2
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	68b9      	ldr	r1, [r7, #8]
 80023d6:	68f8      	ldr	r0, [r7, #12]
 80023d8:	f000 f805 	bl	80023e6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80023dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80023de:	4618      	mov	r0, r3
 80023e0:	3730      	adds	r7, #48	@ 0x30
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b084      	sub	sp, #16
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	60f8      	str	r0, [r7, #12]
 80023ee:	60b9      	str	r1, [r7, #8]
 80023f0:	607a      	str	r2, [r7, #4]
 80023f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d103      	bne.n	8002402 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	e002      	b.n	8002408 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002414:	2101      	movs	r1, #1
 8002416:	69b8      	ldr	r0, [r7, #24]
 8002418:	f7ff fefe 	bl	8002218 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	78fa      	ldrb	r2, [r7, #3]
 8002420:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002424:	bf00      	nop
 8002426:	3710      	adds	r7, #16
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08e      	sub	sp, #56	@ 0x38
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	607a      	str	r2, [r7, #4]
 8002438:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800243a:	2300      	movs	r3, #0
 800243c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10b      	bne.n	8002460 <xQueueGenericSend+0x34>
	__asm volatile
 8002448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800244c:	f383 8811 	msr	BASEPRI, r3
 8002450:	f3bf 8f6f 	isb	sy
 8002454:	f3bf 8f4f 	dsb	sy
 8002458:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800245a:	bf00      	nop
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d103      	bne.n	800246e <xQueueGenericSend+0x42>
 8002466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <xQueueGenericSend+0x46>
 800246e:	2301      	movs	r3, #1
 8002470:	e000      	b.n	8002474 <xQueueGenericSend+0x48>
 8002472:	2300      	movs	r3, #0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d10b      	bne.n	8002490 <xQueueGenericSend+0x64>
	__asm volatile
 8002478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800247c:	f383 8811 	msr	BASEPRI, r3
 8002480:	f3bf 8f6f 	isb	sy
 8002484:	f3bf 8f4f 	dsb	sy
 8002488:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800248a:	bf00      	nop
 800248c:	bf00      	nop
 800248e:	e7fd      	b.n	800248c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d103      	bne.n	800249e <xQueueGenericSend+0x72>
 8002496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800249a:	2b01      	cmp	r3, #1
 800249c:	d101      	bne.n	80024a2 <xQueueGenericSend+0x76>
 800249e:	2301      	movs	r3, #1
 80024a0:	e000      	b.n	80024a4 <xQueueGenericSend+0x78>
 80024a2:	2300      	movs	r3, #0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10b      	bne.n	80024c0 <xQueueGenericSend+0x94>
	__asm volatile
 80024a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ac:	f383 8811 	msr	BASEPRI, r3
 80024b0:	f3bf 8f6f 	isb	sy
 80024b4:	f3bf 8f4f 	dsb	sy
 80024b8:	623b      	str	r3, [r7, #32]
}
 80024ba:	bf00      	nop
 80024bc:	bf00      	nop
 80024be:	e7fd      	b.n	80024bc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024c0:	f001 f9fc 	bl	80038bc <xTaskGetSchedulerState>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d102      	bne.n	80024d0 <xQueueGenericSend+0xa4>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <xQueueGenericSend+0xa8>
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <xQueueGenericSend+0xaa>
 80024d4:	2300      	movs	r3, #0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10b      	bne.n	80024f2 <xQueueGenericSend+0xc6>
	__asm volatile
 80024da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024de:	f383 8811 	msr	BASEPRI, r3
 80024e2:	f3bf 8f6f 	isb	sy
 80024e6:	f3bf 8f4f 	dsb	sy
 80024ea:	61fb      	str	r3, [r7, #28]
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	e7fd      	b.n	80024ee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80024f2:	f001 ff51 	bl	8004398 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80024f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80024fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024fe:	429a      	cmp	r2, r3
 8002500:	d302      	bcc.n	8002508 <xQueueGenericSend+0xdc>
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	2b02      	cmp	r3, #2
 8002506:	d129      	bne.n	800255c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	68b9      	ldr	r1, [r7, #8]
 800250c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800250e:	f000 fa0f 	bl	8002930 <prvCopyDataToQueue>
 8002512:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002518:	2b00      	cmp	r3, #0
 800251a:	d010      	beq.n	800253e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800251c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800251e:	3324      	adds	r3, #36	@ 0x24
 8002520:	4618      	mov	r0, r3
 8002522:	f001 f805 	bl	8003530 <xTaskRemoveFromEventList>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d013      	beq.n	8002554 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800252c:	4b3f      	ldr	r3, [pc, #252]	@ (800262c <xQueueGenericSend+0x200>)
 800252e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	f3bf 8f4f 	dsb	sy
 8002538:	f3bf 8f6f 	isb	sy
 800253c:	e00a      	b.n	8002554 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800253e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002540:	2b00      	cmp	r3, #0
 8002542:	d007      	beq.n	8002554 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002544:	4b39      	ldr	r3, [pc, #228]	@ (800262c <xQueueGenericSend+0x200>)
 8002546:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	f3bf 8f4f 	dsb	sy
 8002550:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002554:	f001 ff52 	bl	80043fc <vPortExitCritical>
				return pdPASS;
 8002558:	2301      	movs	r3, #1
 800255a:	e063      	b.n	8002624 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d103      	bne.n	800256a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002562:	f001 ff4b 	bl	80043fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002566:	2300      	movs	r3, #0
 8002568:	e05c      	b.n	8002624 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800256a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800256c:	2b00      	cmp	r3, #0
 800256e:	d106      	bne.n	800257e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002570:	f107 0314 	add.w	r3, r7, #20
 8002574:	4618      	mov	r0, r3
 8002576:	f001 f83f 	bl	80035f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800257a:	2301      	movs	r3, #1
 800257c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800257e:	f001 ff3d 	bl	80043fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002582:	f000 fda7 	bl	80030d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002586:	f001 ff07 	bl	8004398 <vPortEnterCritical>
 800258a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800258c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002590:	b25b      	sxtb	r3, r3
 8002592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002596:	d103      	bne.n	80025a0 <xQueueGenericSend+0x174>
 8002598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80025a6:	b25b      	sxtb	r3, r3
 80025a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ac:	d103      	bne.n	80025b6 <xQueueGenericSend+0x18a>
 80025ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80025b6:	f001 ff21 	bl	80043fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80025ba:	1d3a      	adds	r2, r7, #4
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	4611      	mov	r1, r2
 80025c2:	4618      	mov	r0, r3
 80025c4:	f001 f82e 	bl	8003624 <xTaskCheckForTimeOut>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d124      	bne.n	8002618 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80025ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025d0:	f000 faa6 	bl	8002b20 <prvIsQueueFull>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d018      	beq.n	800260c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80025da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025dc:	3310      	adds	r3, #16
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	4611      	mov	r1, r2
 80025e2:	4618      	mov	r0, r3
 80025e4:	f000 ff52 	bl	800348c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80025e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025ea:	f000 fa31 	bl	8002a50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80025ee:	f000 fd7f 	bl	80030f0 <xTaskResumeAll>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f47f af7c 	bne.w	80024f2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80025fa:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <xQueueGenericSend+0x200>)
 80025fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	f3bf 8f4f 	dsb	sy
 8002606:	f3bf 8f6f 	isb	sy
 800260a:	e772      	b.n	80024f2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800260c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800260e:	f000 fa1f 	bl	8002a50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002612:	f000 fd6d 	bl	80030f0 <xTaskResumeAll>
 8002616:	e76c      	b.n	80024f2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002618:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800261a:	f000 fa19 	bl	8002a50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800261e:	f000 fd67 	bl	80030f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002622:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002624:	4618      	mov	r0, r3
 8002626:	3738      	adds	r7, #56	@ 0x38
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	e000ed04 	.word	0xe000ed04

08002630 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b090      	sub	sp, #64	@ 0x40
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
 800263c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002644:	2b00      	cmp	r3, #0
 8002646:	d10b      	bne.n	8002660 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800264c:	f383 8811 	msr	BASEPRI, r3
 8002650:	f3bf 8f6f 	isb	sy
 8002654:	f3bf 8f4f 	dsb	sy
 8002658:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800265a:	bf00      	nop
 800265c:	bf00      	nop
 800265e:	e7fd      	b.n	800265c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d103      	bne.n	800266e <xQueueGenericSendFromISR+0x3e>
 8002666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <xQueueGenericSendFromISR+0x42>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <xQueueGenericSendFromISR+0x44>
 8002672:	2300      	movs	r3, #0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10b      	bne.n	8002690 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800267c:	f383 8811 	msr	BASEPRI, r3
 8002680:	f3bf 8f6f 	isb	sy
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800268a:	bf00      	nop
 800268c:	bf00      	nop
 800268e:	e7fd      	b.n	800268c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	2b02      	cmp	r3, #2
 8002694:	d103      	bne.n	800269e <xQueueGenericSendFromISR+0x6e>
 8002696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800269a:	2b01      	cmp	r3, #1
 800269c:	d101      	bne.n	80026a2 <xQueueGenericSendFromISR+0x72>
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <xQueueGenericSendFromISR+0x74>
 80026a2:	2300      	movs	r3, #0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d10b      	bne.n	80026c0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80026a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026ac:	f383 8811 	msr	BASEPRI, r3
 80026b0:	f3bf 8f6f 	isb	sy
 80026b4:	f3bf 8f4f 	dsb	sy
 80026b8:	623b      	str	r3, [r7, #32]
}
 80026ba:	bf00      	nop
 80026bc:	bf00      	nop
 80026be:	e7fd      	b.n	80026bc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80026c0:	f001 ff4a 	bl	8004558 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80026c4:	f3ef 8211 	mrs	r2, BASEPRI
 80026c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026cc:	f383 8811 	msr	BASEPRI, r3
 80026d0:	f3bf 8f6f 	isb	sy
 80026d4:	f3bf 8f4f 	dsb	sy
 80026d8:	61fa      	str	r2, [r7, #28]
 80026da:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80026dc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80026de:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80026e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d302      	bcc.n	80026f2 <xQueueGenericSendFromISR+0xc2>
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d12f      	bne.n	8002752 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80026f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80026f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80026fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002700:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	68b9      	ldr	r1, [r7, #8]
 8002706:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002708:	f000 f912 	bl	8002930 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800270c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002714:	d112      	bne.n	800273c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271a:	2b00      	cmp	r3, #0
 800271c:	d016      	beq.n	800274c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800271e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002720:	3324      	adds	r3, #36	@ 0x24
 8002722:	4618      	mov	r0, r3
 8002724:	f000 ff04 	bl	8003530 <xTaskRemoveFromEventList>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00e      	beq.n	800274c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00b      	beq.n	800274c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	e007      	b.n	800274c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800273c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002740:	3301      	adds	r3, #1
 8002742:	b2db      	uxtb	r3, r3
 8002744:	b25a      	sxtb	r2, r3
 8002746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800274c:	2301      	movs	r3, #1
 800274e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002750:	e001      	b.n	8002756 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002752:	2300      	movs	r3, #0
 8002754:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002758:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002760:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002764:	4618      	mov	r0, r3
 8002766:	3740      	adds	r7, #64	@ 0x40
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b08c      	sub	sp, #48	@ 0x30
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002778:	2300      	movs	r3, #0
 800277a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002782:	2b00      	cmp	r3, #0
 8002784:	d10b      	bne.n	800279e <xQueueReceive+0x32>
	__asm volatile
 8002786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800278a:	f383 8811 	msr	BASEPRI, r3
 800278e:	f3bf 8f6f 	isb	sy
 8002792:	f3bf 8f4f 	dsb	sy
 8002796:	623b      	str	r3, [r7, #32]
}
 8002798:	bf00      	nop
 800279a:	bf00      	nop
 800279c:	e7fd      	b.n	800279a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d103      	bne.n	80027ac <xQueueReceive+0x40>
 80027a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <xQueueReceive+0x44>
 80027ac:	2301      	movs	r3, #1
 80027ae:	e000      	b.n	80027b2 <xQueueReceive+0x46>
 80027b0:	2300      	movs	r3, #0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10b      	bne.n	80027ce <xQueueReceive+0x62>
	__asm volatile
 80027b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027ba:	f383 8811 	msr	BASEPRI, r3
 80027be:	f3bf 8f6f 	isb	sy
 80027c2:	f3bf 8f4f 	dsb	sy
 80027c6:	61fb      	str	r3, [r7, #28]
}
 80027c8:	bf00      	nop
 80027ca:	bf00      	nop
 80027cc:	e7fd      	b.n	80027ca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80027ce:	f001 f875 	bl	80038bc <xTaskGetSchedulerState>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d102      	bne.n	80027de <xQueueReceive+0x72>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <xQueueReceive+0x76>
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <xQueueReceive+0x78>
 80027e2:	2300      	movs	r3, #0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10b      	bne.n	8002800 <xQueueReceive+0x94>
	__asm volatile
 80027e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027ec:	f383 8811 	msr	BASEPRI, r3
 80027f0:	f3bf 8f6f 	isb	sy
 80027f4:	f3bf 8f4f 	dsb	sy
 80027f8:	61bb      	str	r3, [r7, #24]
}
 80027fa:	bf00      	nop
 80027fc:	bf00      	nop
 80027fe:	e7fd      	b.n	80027fc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002800:	f001 fdca 	bl	8004398 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002808:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800280a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280c:	2b00      	cmp	r3, #0
 800280e:	d01f      	beq.n	8002850 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002810:	68b9      	ldr	r1, [r7, #8]
 8002812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002814:	f000 f8f6 	bl	8002a04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281a:	1e5a      	subs	r2, r3, #1
 800281c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800281e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d00f      	beq.n	8002848 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800282a:	3310      	adds	r3, #16
 800282c:	4618      	mov	r0, r3
 800282e:	f000 fe7f 	bl	8003530 <xTaskRemoveFromEventList>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d007      	beq.n	8002848 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002838:	4b3c      	ldr	r3, [pc, #240]	@ (800292c <xQueueReceive+0x1c0>)
 800283a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	f3bf 8f4f 	dsb	sy
 8002844:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002848:	f001 fdd8 	bl	80043fc <vPortExitCritical>
				return pdPASS;
 800284c:	2301      	movs	r3, #1
 800284e:	e069      	b.n	8002924 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d103      	bne.n	800285e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002856:	f001 fdd1 	bl	80043fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800285a:	2300      	movs	r3, #0
 800285c:	e062      	b.n	8002924 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800285e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002860:	2b00      	cmp	r3, #0
 8002862:	d106      	bne.n	8002872 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002864:	f107 0310 	add.w	r3, r7, #16
 8002868:	4618      	mov	r0, r3
 800286a:	f000 fec5 	bl	80035f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800286e:	2301      	movs	r3, #1
 8002870:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002872:	f001 fdc3 	bl	80043fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002876:	f000 fc2d 	bl	80030d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800287a:	f001 fd8d 	bl	8004398 <vPortEnterCritical>
 800287e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002880:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002884:	b25b      	sxtb	r3, r3
 8002886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800288a:	d103      	bne.n	8002894 <xQueueReceive+0x128>
 800288c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800288e:	2200      	movs	r2, #0
 8002890:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002896:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800289a:	b25b      	sxtb	r3, r3
 800289c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a0:	d103      	bne.n	80028aa <xQueueReceive+0x13e>
 80028a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80028aa:	f001 fda7 	bl	80043fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80028ae:	1d3a      	adds	r2, r7, #4
 80028b0:	f107 0310 	add.w	r3, r7, #16
 80028b4:	4611      	mov	r1, r2
 80028b6:	4618      	mov	r0, r3
 80028b8:	f000 feb4 	bl	8003624 <xTaskCheckForTimeOut>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d123      	bne.n	800290a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80028c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80028c4:	f000 f916 	bl	8002af4 <prvIsQueueEmpty>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d017      	beq.n	80028fe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80028ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028d0:	3324      	adds	r3, #36	@ 0x24
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	4611      	mov	r1, r2
 80028d6:	4618      	mov	r0, r3
 80028d8:	f000 fdd8 	bl	800348c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80028dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80028de:	f000 f8b7 	bl	8002a50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80028e2:	f000 fc05 	bl	80030f0 <xTaskResumeAll>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d189      	bne.n	8002800 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80028ec:	4b0f      	ldr	r3, [pc, #60]	@ (800292c <xQueueReceive+0x1c0>)
 80028ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	f3bf 8f4f 	dsb	sy
 80028f8:	f3bf 8f6f 	isb	sy
 80028fc:	e780      	b.n	8002800 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80028fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002900:	f000 f8a6 	bl	8002a50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002904:	f000 fbf4 	bl	80030f0 <xTaskResumeAll>
 8002908:	e77a      	b.n	8002800 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800290a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800290c:	f000 f8a0 	bl	8002a50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002910:	f000 fbee 	bl	80030f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002914:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002916:	f000 f8ed 	bl	8002af4 <prvIsQueueEmpty>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	f43f af6f 	beq.w	8002800 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002922:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002924:	4618      	mov	r0, r3
 8002926:	3730      	adds	r7, #48	@ 0x30
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	e000ed04 	.word	0xe000ed04

08002930 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b086      	sub	sp, #24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002944:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10d      	bne.n	800296a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d14d      	bne.n	80029f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	4618      	mov	r0, r3
 800295c:	f000 ffcc 	bl	80038f8 <xTaskPriorityDisinherit>
 8002960:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	e043      	b.n	80029f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d119      	bne.n	80029a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6858      	ldr	r0, [r3, #4]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	461a      	mov	r2, r3
 800297a:	68b9      	ldr	r1, [r7, #8]
 800297c:	f002 f8a0 	bl	8004ac0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002988:	441a      	add	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	429a      	cmp	r2, r3
 8002998:	d32b      	bcc.n	80029f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	e026      	b.n	80029f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	68d8      	ldr	r0, [r3, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ac:	461a      	mov	r2, r3
 80029ae:	68b9      	ldr	r1, [r7, #8]
 80029b0:	f002 f886 	bl	8004ac0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	68da      	ldr	r2, [r3, #12]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029bc:	425b      	negs	r3, r3
 80029be:	441a      	add	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d207      	bcs.n	80029e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	425b      	negs	r3, r3
 80029da:	441a      	add	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d105      	bne.n	80029f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1c5a      	adds	r2, r3, #1
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80029fa:	697b      	ldr	r3, [r7, #20]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d018      	beq.n	8002a48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68da      	ldr	r2, [r3, #12]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	441a      	add	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68da      	ldr	r2, [r3, #12]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d303      	bcc.n	8002a38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68d9      	ldr	r1, [r3, #12]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a40:	461a      	mov	r2, r3
 8002a42:	6838      	ldr	r0, [r7, #0]
 8002a44:	f002 f83c 	bl	8004ac0 <memcpy>
	}
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002a58:	f001 fc9e 	bl	8004398 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002a62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a64:	e011      	b.n	8002a8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d012      	beq.n	8002a94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3324      	adds	r3, #36	@ 0x24
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 fd5c 	bl	8003530 <xTaskRemoveFromEventList>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002a7e:	f000 fe35 	bl	80036ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	dce9      	bgt.n	8002a66 <prvUnlockQueue+0x16>
 8002a92:	e000      	b.n	8002a96 <prvUnlockQueue+0x46>
					break;
 8002a94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	22ff      	movs	r2, #255	@ 0xff
 8002a9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8002a9e:	f001 fcad 	bl	80043fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002aa2:	f001 fc79 	bl	8004398 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002aac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002aae:	e011      	b.n	8002ad4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d012      	beq.n	8002ade <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3310      	adds	r3, #16
 8002abc:	4618      	mov	r0, r3
 8002abe:	f000 fd37 	bl	8003530 <xTaskRemoveFromEventList>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002ac8:	f000 fe10 	bl	80036ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002acc:	7bbb      	ldrb	r3, [r7, #14]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002ad4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	dce9      	bgt.n	8002ab0 <prvUnlockQueue+0x60>
 8002adc:	e000      	b.n	8002ae0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002ade:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	22ff      	movs	r2, #255	@ 0xff
 8002ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002ae8:	f001 fc88 	bl	80043fc <vPortExitCritical>
}
 8002aec:	bf00      	nop
 8002aee:	3710      	adds	r7, #16
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002afc:	f001 fc4c 	bl	8004398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d102      	bne.n	8002b0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	e001      	b.n	8002b12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002b12:	f001 fc73 	bl	80043fc <vPortExitCritical>

	return xReturn;
 8002b16:	68fb      	ldr	r3, [r7, #12]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002b28:	f001 fc36 	bl	8004398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d102      	bne.n	8002b3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	e001      	b.n	8002b42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002b42:	f001 fc5b 	bl	80043fc <vPortExitCritical>

	return xReturn;
 8002b46:	68fb      	ldr	r3, [r7, #12]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3710      	adds	r7, #16
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	e014      	b.n	8002b8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002b60:	4a0f      	ldr	r2, [pc, #60]	@ (8002ba0 <vQueueAddToRegistry+0x50>)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10b      	bne.n	8002b84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002b6c:	490c      	ldr	r1, [pc, #48]	@ (8002ba0 <vQueueAddToRegistry+0x50>)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002b76:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba0 <vQueueAddToRegistry+0x50>)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002b82:	e006      	b.n	8002b92 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	3301      	adds	r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2b07      	cmp	r3, #7
 8002b8e:	d9e7      	bls.n	8002b60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002b90:	bf00      	nop
 8002b92:	bf00      	nop
 8002b94:	3714      	adds	r7, #20
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000828 	.word	0x20000828

08002ba4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002bb4:	f001 fbf0 	bl	8004398 <vPortEnterCritical>
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002bbe:	b25b      	sxtb	r3, r3
 8002bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc4:	d103      	bne.n	8002bce <vQueueWaitForMessageRestricted+0x2a>
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bd4:	b25b      	sxtb	r3, r3
 8002bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bda:	d103      	bne.n	8002be4 <vQueueWaitForMessageRestricted+0x40>
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002be4:	f001 fc0a 	bl	80043fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d106      	bne.n	8002bfe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	3324      	adds	r3, #36	@ 0x24
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	68b9      	ldr	r1, [r7, #8]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f000 fc6d 	bl	80034d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002bfe:	6978      	ldr	r0, [r7, #20]
 8002c00:	f7ff ff26 	bl	8002a50 <prvUnlockQueue>
	}
 8002c04:	bf00      	nop
 8002c06:	3718      	adds	r7, #24
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b08e      	sub	sp, #56	@ 0x38
 8002c10:	af04      	add	r7, sp, #16
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
 8002c18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10b      	bne.n	8002c38 <xTaskCreateStatic+0x2c>
	__asm volatile
 8002c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c24:	f383 8811 	msr	BASEPRI, r3
 8002c28:	f3bf 8f6f 	isb	sy
 8002c2c:	f3bf 8f4f 	dsb	sy
 8002c30:	623b      	str	r3, [r7, #32]
}
 8002c32:	bf00      	nop
 8002c34:	bf00      	nop
 8002c36:	e7fd      	b.n	8002c34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d10b      	bne.n	8002c56 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c42:	f383 8811 	msr	BASEPRI, r3
 8002c46:	f3bf 8f6f 	isb	sy
 8002c4a:	f3bf 8f4f 	dsb	sy
 8002c4e:	61fb      	str	r3, [r7, #28]
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	e7fd      	b.n	8002c52 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002c56:	23a8      	movs	r3, #168	@ 0xa8
 8002c58:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	2ba8      	cmp	r3, #168	@ 0xa8
 8002c5e:	d00b      	beq.n	8002c78 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c64:	f383 8811 	msr	BASEPRI, r3
 8002c68:	f3bf 8f6f 	isb	sy
 8002c6c:	f3bf 8f4f 	dsb	sy
 8002c70:	61bb      	str	r3, [r7, #24]
}
 8002c72:	bf00      	nop
 8002c74:	bf00      	nop
 8002c76:	e7fd      	b.n	8002c74 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002c78:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d01e      	beq.n	8002cbe <xTaskCreateStatic+0xb2>
 8002c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d01b      	beq.n	8002cbe <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c8e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	2202      	movs	r2, #2
 8002c94:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002c98:	2300      	movs	r3, #0
 8002c9a:	9303      	str	r3, [sp, #12]
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	9302      	str	r3, [sp, #8]
 8002ca0:	f107 0314 	add.w	r3, r7, #20
 8002ca4:	9301      	str	r3, [sp, #4]
 8002ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	68b9      	ldr	r1, [r7, #8]
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f000 f851 	bl	8002d58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002cb6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002cb8:	f000 f8f6 	bl	8002ea8 <prvAddNewTaskToReadyList>
 8002cbc:	e001      	b.n	8002cc2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002cc2:	697b      	ldr	r3, [r7, #20]
	}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3728      	adds	r7, #40	@ 0x28
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08c      	sub	sp, #48	@ 0x30
 8002cd0:	af04      	add	r7, sp, #16
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	603b      	str	r3, [r7, #0]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f001 fc7b 	bl	80045dc <pvPortMalloc>
 8002ce6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00e      	beq.n	8002d0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002cee:	20a8      	movs	r0, #168	@ 0xa8
 8002cf0:	f001 fc74 	bl	80045dc <pvPortMalloc>
 8002cf4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d02:	e005      	b.n	8002d10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002d04:	6978      	ldr	r0, [r7, #20]
 8002d06:	f001 fd37 	bl	8004778 <vPortFree>
 8002d0a:	e001      	b.n	8002d10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d017      	beq.n	8002d46 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002d1e:	88fa      	ldrh	r2, [r7, #6]
 8002d20:	2300      	movs	r3, #0
 8002d22:	9303      	str	r3, [sp, #12]
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	9302      	str	r3, [sp, #8]
 8002d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d2a:	9301      	str	r3, [sp, #4]
 8002d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	68b9      	ldr	r1, [r7, #8]
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 f80f 	bl	8002d58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d3a:	69f8      	ldr	r0, [r7, #28]
 8002d3c:	f000 f8b4 	bl	8002ea8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002d40:	2301      	movs	r3, #1
 8002d42:	61bb      	str	r3, [r7, #24]
 8002d44:	e002      	b.n	8002d4c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d46:	f04f 33ff 	mov.w	r3, #4294967295
 8002d4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002d4c:	69bb      	ldr	r3, [r7, #24]
	}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3720      	adds	r7, #32
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
	...

08002d58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b088      	sub	sp, #32
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
 8002d64:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d68:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	461a      	mov	r2, r3
 8002d70:	21a5      	movs	r1, #165	@ 0xa5
 8002d72:	f001 fe21 	bl	80049b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d80:	3b01      	subs	r3, #1
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	4413      	add	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	f023 0307 	bic.w	r3, r3, #7
 8002d8e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00b      	beq.n	8002db2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d9e:	f383 8811 	msr	BASEPRI, r3
 8002da2:	f3bf 8f6f 	isb	sy
 8002da6:	f3bf 8f4f 	dsb	sy
 8002daa:	617b      	str	r3, [r7, #20]
}
 8002dac:	bf00      	nop
 8002dae:	bf00      	nop
 8002db0:	e7fd      	b.n	8002dae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d01f      	beq.n	8002df8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002db8:	2300      	movs	r3, #0
 8002dba:	61fb      	str	r3, [r7, #28]
 8002dbc:	e012      	b.n	8002de4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	7819      	ldrb	r1, [r3, #0]
 8002dc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	4413      	add	r3, r2
 8002dcc:	3334      	adds	r3, #52	@ 0x34
 8002dce:	460a      	mov	r2, r1
 8002dd0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d006      	beq.n	8002dec <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	3301      	adds	r3, #1
 8002de2:	61fb      	str	r3, [r7, #28]
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	2b0f      	cmp	r3, #15
 8002de8:	d9e9      	bls.n	8002dbe <prvInitialiseNewTask+0x66>
 8002dea:	e000      	b.n	8002dee <prvInitialiseNewTask+0x96>
			{
				break;
 8002dec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002df6:	e003      	b.n	8002e00 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e02:	2b37      	cmp	r3, #55	@ 0x37
 8002e04:	d901      	bls.n	8002e0a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002e06:	2337      	movs	r3, #55	@ 0x37
 8002e08:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e14:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e18:	2200      	movs	r2, #0
 8002e1a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1e:	3304      	adds	r3, #4
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff f965 	bl	80020f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e28:	3318      	adds	r3, #24
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff f960 	bl	80020f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e34:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e3e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e44:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e58:	3354      	adds	r3, #84	@ 0x54
 8002e5a:	224c      	movs	r2, #76	@ 0x4c
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f001 fdaa 	bl	80049b8 <memset>
 8002e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e66:	4a0d      	ldr	r2, [pc, #52]	@ (8002e9c <prvInitialiseNewTask+0x144>)
 8002e68:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8002ea0 <prvInitialiseNewTask+0x148>)
 8002e6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e72:	4a0c      	ldr	r2, [pc, #48]	@ (8002ea4 <prvInitialiseNewTask+0x14c>)
 8002e74:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	68f9      	ldr	r1, [r7, #12]
 8002e7a:	69b8      	ldr	r0, [r7, #24]
 8002e7c:	f001 f95a 	bl	8004134 <pxPortInitialiseStack>
 8002e80:	4602      	mov	r2, r0
 8002e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d002      	beq.n	8002e92 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e92:	bf00      	nop
 8002e94:	3720      	adds	r7, #32
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	20004abc 	.word	0x20004abc
 8002ea0:	20004b24 	.word	0x20004b24
 8002ea4:	20004b8c 	.word	0x20004b8c

08002ea8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002eb0:	f001 fa72 	bl	8004398 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002eb4:	4b2d      	ldr	r3, [pc, #180]	@ (8002f6c <prvAddNewTaskToReadyList+0xc4>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	4a2c      	ldr	r2, [pc, #176]	@ (8002f6c <prvAddNewTaskToReadyList+0xc4>)
 8002ebc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002ebe:	4b2c      	ldr	r3, [pc, #176]	@ (8002f70 <prvAddNewTaskToReadyList+0xc8>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d109      	bne.n	8002eda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8002f70 <prvAddNewTaskToReadyList+0xc8>)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002ecc:	4b27      	ldr	r3, [pc, #156]	@ (8002f6c <prvAddNewTaskToReadyList+0xc4>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d110      	bne.n	8002ef6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002ed4:	f000 fc2e 	bl	8003734 <prvInitialiseTaskLists>
 8002ed8:	e00d      	b.n	8002ef6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002eda:	4b26      	ldr	r3, [pc, #152]	@ (8002f74 <prvAddNewTaskToReadyList+0xcc>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d109      	bne.n	8002ef6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002ee2:	4b23      	ldr	r3, [pc, #140]	@ (8002f70 <prvAddNewTaskToReadyList+0xc8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d802      	bhi.n	8002ef6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002ef0:	4a1f      	ldr	r2, [pc, #124]	@ (8002f70 <prvAddNewTaskToReadyList+0xc8>)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002ef6:	4b20      	ldr	r3, [pc, #128]	@ (8002f78 <prvAddNewTaskToReadyList+0xd0>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3301      	adds	r3, #1
 8002efc:	4a1e      	ldr	r2, [pc, #120]	@ (8002f78 <prvAddNewTaskToReadyList+0xd0>)
 8002efe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002f00:	4b1d      	ldr	r3, [pc, #116]	@ (8002f78 <prvAddNewTaskToReadyList+0xd0>)
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f7c <prvAddNewTaskToReadyList+0xd4>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d903      	bls.n	8002f1c <prvAddNewTaskToReadyList+0x74>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f18:	4a18      	ldr	r2, [pc, #96]	@ (8002f7c <prvAddNewTaskToReadyList+0xd4>)
 8002f1a:	6013      	str	r3, [r2, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f20:	4613      	mov	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	4413      	add	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4a15      	ldr	r2, [pc, #84]	@ (8002f80 <prvAddNewTaskToReadyList+0xd8>)
 8002f2a:	441a      	add	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3304      	adds	r3, #4
 8002f30:	4619      	mov	r1, r3
 8002f32:	4610      	mov	r0, r2
 8002f34:	f7ff f8e9 	bl	800210a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002f38:	f001 fa60 	bl	80043fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002f74 <prvAddNewTaskToReadyList+0xcc>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00e      	beq.n	8002f62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002f44:	4b0a      	ldr	r3, [pc, #40]	@ (8002f70 <prvAddNewTaskToReadyList+0xc8>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d207      	bcs.n	8002f62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002f52:	4b0c      	ldr	r3, [pc, #48]	@ (8002f84 <prvAddNewTaskToReadyList+0xdc>)
 8002f54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	f3bf 8f4f 	dsb	sy
 8002f5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f62:	bf00      	nop
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20000d3c 	.word	0x20000d3c
 8002f70:	20000868 	.word	0x20000868
 8002f74:	20000d48 	.word	0x20000d48
 8002f78:	20000d58 	.word	0x20000d58
 8002f7c:	20000d44 	.word	0x20000d44
 8002f80:	2000086c 	.word	0x2000086c
 8002f84:	e000ed04 	.word	0xe000ed04

08002f88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d018      	beq.n	8002fcc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002f9a:	4b14      	ldr	r3, [pc, #80]	@ (8002fec <vTaskDelay+0x64>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00b      	beq.n	8002fba <vTaskDelay+0x32>
	__asm volatile
 8002fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa6:	f383 8811 	msr	BASEPRI, r3
 8002faa:	f3bf 8f6f 	isb	sy
 8002fae:	f3bf 8f4f 	dsb	sy
 8002fb2:	60bb      	str	r3, [r7, #8]
}
 8002fb4:	bf00      	nop
 8002fb6:	bf00      	nop
 8002fb8:	e7fd      	b.n	8002fb6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002fba:	f000 f88b 	bl	80030d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 fd09 	bl	80039d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002fc6:	f000 f893 	bl	80030f0 <xTaskResumeAll>
 8002fca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d107      	bne.n	8002fe2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002fd2:	4b07      	ldr	r3, [pc, #28]	@ (8002ff0 <vTaskDelay+0x68>)
 8002fd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	f3bf 8f4f 	dsb	sy
 8002fde:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002fe2:	bf00      	nop
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000d64 	.word	0x20000d64
 8002ff0:	e000ed04 	.word	0xe000ed04

08002ff4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08a      	sub	sp, #40	@ 0x28
 8002ff8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003002:	463a      	mov	r2, r7
 8003004:	1d39      	adds	r1, r7, #4
 8003006:	f107 0308 	add.w	r3, r7, #8
 800300a:	4618      	mov	r0, r3
 800300c:	f7ff f81c 	bl	8002048 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003010:	6839      	ldr	r1, [r7, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	9202      	str	r2, [sp, #8]
 8003018:	9301      	str	r3, [sp, #4]
 800301a:	2300      	movs	r3, #0
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	2300      	movs	r3, #0
 8003020:	460a      	mov	r2, r1
 8003022:	4924      	ldr	r1, [pc, #144]	@ (80030b4 <vTaskStartScheduler+0xc0>)
 8003024:	4824      	ldr	r0, [pc, #144]	@ (80030b8 <vTaskStartScheduler+0xc4>)
 8003026:	f7ff fdf1 	bl	8002c0c <xTaskCreateStatic>
 800302a:	4603      	mov	r3, r0
 800302c:	4a23      	ldr	r2, [pc, #140]	@ (80030bc <vTaskStartScheduler+0xc8>)
 800302e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003030:	4b22      	ldr	r3, [pc, #136]	@ (80030bc <vTaskStartScheduler+0xc8>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d002      	beq.n	800303e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003038:	2301      	movs	r3, #1
 800303a:	617b      	str	r3, [r7, #20]
 800303c:	e001      	b.n	8003042 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800303e:	2300      	movs	r3, #0
 8003040:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2b01      	cmp	r3, #1
 8003046:	d102      	bne.n	800304e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003048:	f000 fd1a 	bl	8003a80 <xTimerCreateTimerTask>
 800304c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d11b      	bne.n	800308c <vTaskStartScheduler+0x98>
	__asm volatile
 8003054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	613b      	str	r3, [r7, #16]
}
 8003066:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003068:	4b15      	ldr	r3, [pc, #84]	@ (80030c0 <vTaskStartScheduler+0xcc>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	3354      	adds	r3, #84	@ 0x54
 800306e:	4a15      	ldr	r2, [pc, #84]	@ (80030c4 <vTaskStartScheduler+0xd0>)
 8003070:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003072:	4b15      	ldr	r3, [pc, #84]	@ (80030c8 <vTaskStartScheduler+0xd4>)
 8003074:	f04f 32ff 	mov.w	r2, #4294967295
 8003078:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800307a:	4b14      	ldr	r3, [pc, #80]	@ (80030cc <vTaskStartScheduler+0xd8>)
 800307c:	2201      	movs	r2, #1
 800307e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003080:	4b13      	ldr	r3, [pc, #76]	@ (80030d0 <vTaskStartScheduler+0xdc>)
 8003082:	2200      	movs	r2, #0
 8003084:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003086:	f001 f8e3 	bl	8004250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800308a:	e00f      	b.n	80030ac <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003092:	d10b      	bne.n	80030ac <vTaskStartScheduler+0xb8>
	__asm volatile
 8003094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003098:	f383 8811 	msr	BASEPRI, r3
 800309c:	f3bf 8f6f 	isb	sy
 80030a0:	f3bf 8f4f 	dsb	sy
 80030a4:	60fb      	str	r3, [r7, #12]
}
 80030a6:	bf00      	nop
 80030a8:	bf00      	nop
 80030aa:	e7fd      	b.n	80030a8 <vTaskStartScheduler+0xb4>
}
 80030ac:	bf00      	nop
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	08004bc4 	.word	0x08004bc4
 80030b8:	08003705 	.word	0x08003705
 80030bc:	20000d60 	.word	0x20000d60
 80030c0:	20000868 	.word	0x20000868
 80030c4:	20000010 	.word	0x20000010
 80030c8:	20000d5c 	.word	0x20000d5c
 80030cc:	20000d48 	.word	0x20000d48
 80030d0:	20000d40 	.word	0x20000d40

080030d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80030d8:	4b04      	ldr	r3, [pc, #16]	@ (80030ec <vTaskSuspendAll+0x18>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3301      	adds	r3, #1
 80030de:	4a03      	ldr	r2, [pc, #12]	@ (80030ec <vTaskSuspendAll+0x18>)
 80030e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80030e2:	bf00      	nop
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	20000d64 	.word	0x20000d64

080030f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80030fa:	2300      	movs	r3, #0
 80030fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80030fe:	4b42      	ldr	r3, [pc, #264]	@ (8003208 <xTaskResumeAll+0x118>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10b      	bne.n	800311e <xTaskResumeAll+0x2e>
	__asm volatile
 8003106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800310a:	f383 8811 	msr	BASEPRI, r3
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	f3bf 8f4f 	dsb	sy
 8003116:	603b      	str	r3, [r7, #0]
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	e7fd      	b.n	800311a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800311e:	f001 f93b 	bl	8004398 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003122:	4b39      	ldr	r3, [pc, #228]	@ (8003208 <xTaskResumeAll+0x118>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	3b01      	subs	r3, #1
 8003128:	4a37      	ldr	r2, [pc, #220]	@ (8003208 <xTaskResumeAll+0x118>)
 800312a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800312c:	4b36      	ldr	r3, [pc, #216]	@ (8003208 <xTaskResumeAll+0x118>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d162      	bne.n	80031fa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003134:	4b35      	ldr	r3, [pc, #212]	@ (800320c <xTaskResumeAll+0x11c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d05e      	beq.n	80031fa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800313c:	e02f      	b.n	800319e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800313e:	4b34      	ldr	r3, [pc, #208]	@ (8003210 <xTaskResumeAll+0x120>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	3318      	adds	r3, #24
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff f83a 	bl	80021c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	3304      	adds	r3, #4
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff f835 	bl	80021c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800315e:	4b2d      	ldr	r3, [pc, #180]	@ (8003214 <xTaskResumeAll+0x124>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	429a      	cmp	r2, r3
 8003164:	d903      	bls.n	800316e <xTaskResumeAll+0x7e>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316a:	4a2a      	ldr	r2, [pc, #168]	@ (8003214 <xTaskResumeAll+0x124>)
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003172:	4613      	mov	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	4413      	add	r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	4a27      	ldr	r2, [pc, #156]	@ (8003218 <xTaskResumeAll+0x128>)
 800317c:	441a      	add	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	3304      	adds	r3, #4
 8003182:	4619      	mov	r1, r3
 8003184:	4610      	mov	r0, r2
 8003186:	f7fe ffc0 	bl	800210a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800318e:	4b23      	ldr	r3, [pc, #140]	@ (800321c <xTaskResumeAll+0x12c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003194:	429a      	cmp	r2, r3
 8003196:	d302      	bcc.n	800319e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003198:	4b21      	ldr	r3, [pc, #132]	@ (8003220 <xTaskResumeAll+0x130>)
 800319a:	2201      	movs	r2, #1
 800319c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800319e:	4b1c      	ldr	r3, [pc, #112]	@ (8003210 <xTaskResumeAll+0x120>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1cb      	bne.n	800313e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80031ac:	f000 fb66 	bl	800387c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80031b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003224 <xTaskResumeAll+0x134>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d010      	beq.n	80031de <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80031bc:	f000 f846 	bl	800324c <xTaskIncrementTick>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d002      	beq.n	80031cc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80031c6:	4b16      	ldr	r3, [pc, #88]	@ (8003220 <xTaskResumeAll+0x130>)
 80031c8:	2201      	movs	r2, #1
 80031ca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3b01      	subs	r3, #1
 80031d0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1f1      	bne.n	80031bc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80031d8:	4b12      	ldr	r3, [pc, #72]	@ (8003224 <xTaskResumeAll+0x134>)
 80031da:	2200      	movs	r2, #0
 80031dc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80031de:	4b10      	ldr	r3, [pc, #64]	@ (8003220 <xTaskResumeAll+0x130>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d009      	beq.n	80031fa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80031e6:	2301      	movs	r3, #1
 80031e8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80031ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003228 <xTaskResumeAll+0x138>)
 80031ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	f3bf 8f4f 	dsb	sy
 80031f6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80031fa:	f001 f8ff 	bl	80043fc <vPortExitCritical>

	return xAlreadyYielded;
 80031fe:	68bb      	ldr	r3, [r7, #8]
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20000d64 	.word	0x20000d64
 800320c:	20000d3c 	.word	0x20000d3c
 8003210:	20000cfc 	.word	0x20000cfc
 8003214:	20000d44 	.word	0x20000d44
 8003218:	2000086c 	.word	0x2000086c
 800321c:	20000868 	.word	0x20000868
 8003220:	20000d50 	.word	0x20000d50
 8003224:	20000d4c 	.word	0x20000d4c
 8003228:	e000ed04 	.word	0xe000ed04

0800322c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003232:	4b05      	ldr	r3, [pc, #20]	@ (8003248 <xTaskGetTickCount+0x1c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003238:	687b      	ldr	r3, [r7, #4]
}
 800323a:	4618      	mov	r0, r3
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	20000d40 	.word	0x20000d40

0800324c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003256:	4b4f      	ldr	r3, [pc, #316]	@ (8003394 <xTaskIncrementTick+0x148>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	f040 8090 	bne.w	8003380 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003260:	4b4d      	ldr	r3, [pc, #308]	@ (8003398 <xTaskIncrementTick+0x14c>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	3301      	adds	r3, #1
 8003266:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003268:	4a4b      	ldr	r2, [pc, #300]	@ (8003398 <xTaskIncrementTick+0x14c>)
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d121      	bne.n	80032b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003274:	4b49      	ldr	r3, [pc, #292]	@ (800339c <xTaskIncrementTick+0x150>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00b      	beq.n	8003296 <xTaskIncrementTick+0x4a>
	__asm volatile
 800327e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003282:	f383 8811 	msr	BASEPRI, r3
 8003286:	f3bf 8f6f 	isb	sy
 800328a:	f3bf 8f4f 	dsb	sy
 800328e:	603b      	str	r3, [r7, #0]
}
 8003290:	bf00      	nop
 8003292:	bf00      	nop
 8003294:	e7fd      	b.n	8003292 <xTaskIncrementTick+0x46>
 8003296:	4b41      	ldr	r3, [pc, #260]	@ (800339c <xTaskIncrementTick+0x150>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	4b40      	ldr	r3, [pc, #256]	@ (80033a0 <xTaskIncrementTick+0x154>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a3e      	ldr	r2, [pc, #248]	@ (800339c <xTaskIncrementTick+0x150>)
 80032a2:	6013      	str	r3, [r2, #0]
 80032a4:	4a3e      	ldr	r2, [pc, #248]	@ (80033a0 <xTaskIncrementTick+0x154>)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6013      	str	r3, [r2, #0]
 80032aa:	4b3e      	ldr	r3, [pc, #248]	@ (80033a4 <xTaskIncrementTick+0x158>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	3301      	adds	r3, #1
 80032b0:	4a3c      	ldr	r2, [pc, #240]	@ (80033a4 <xTaskIncrementTick+0x158>)
 80032b2:	6013      	str	r3, [r2, #0]
 80032b4:	f000 fae2 	bl	800387c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80032b8:	4b3b      	ldr	r3, [pc, #236]	@ (80033a8 <xTaskIncrementTick+0x15c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d349      	bcc.n	8003356 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032c2:	4b36      	ldr	r3, [pc, #216]	@ (800339c <xTaskIncrementTick+0x150>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d104      	bne.n	80032d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032cc:	4b36      	ldr	r3, [pc, #216]	@ (80033a8 <xTaskIncrementTick+0x15c>)
 80032ce:	f04f 32ff 	mov.w	r2, #4294967295
 80032d2:	601a      	str	r2, [r3, #0]
					break;
 80032d4:	e03f      	b.n	8003356 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032d6:	4b31      	ldr	r3, [pc, #196]	@ (800339c <xTaskIncrementTick+0x150>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d203      	bcs.n	80032f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80032ee:	4a2e      	ldr	r2, [pc, #184]	@ (80033a8 <xTaskIncrementTick+0x15c>)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80032f4:	e02f      	b.n	8003356 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	3304      	adds	r3, #4
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7fe ff62 	bl	80021c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003304:	2b00      	cmp	r3, #0
 8003306:	d004      	beq.n	8003312 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	3318      	adds	r3, #24
 800330c:	4618      	mov	r0, r3
 800330e:	f7fe ff59 	bl	80021c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003316:	4b25      	ldr	r3, [pc, #148]	@ (80033ac <xTaskIncrementTick+0x160>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d903      	bls.n	8003326 <xTaskIncrementTick+0xda>
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003322:	4a22      	ldr	r2, [pc, #136]	@ (80033ac <xTaskIncrementTick+0x160>)
 8003324:	6013      	str	r3, [r2, #0]
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4a1f      	ldr	r2, [pc, #124]	@ (80033b0 <xTaskIncrementTick+0x164>)
 8003334:	441a      	add	r2, r3
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	3304      	adds	r3, #4
 800333a:	4619      	mov	r1, r3
 800333c:	4610      	mov	r0, r2
 800333e:	f7fe fee4 	bl	800210a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003346:	4b1b      	ldr	r3, [pc, #108]	@ (80033b4 <xTaskIncrementTick+0x168>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334c:	429a      	cmp	r2, r3
 800334e:	d3b8      	bcc.n	80032c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003350:	2301      	movs	r3, #1
 8003352:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003354:	e7b5      	b.n	80032c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003356:	4b17      	ldr	r3, [pc, #92]	@ (80033b4 <xTaskIncrementTick+0x168>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800335c:	4914      	ldr	r1, [pc, #80]	@ (80033b0 <xTaskIncrementTick+0x164>)
 800335e:	4613      	mov	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	4413      	add	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	440b      	add	r3, r1
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d901      	bls.n	8003372 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800336e:	2301      	movs	r3, #1
 8003370:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003372:	4b11      	ldr	r3, [pc, #68]	@ (80033b8 <xTaskIncrementTick+0x16c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d007      	beq.n	800338a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800337a:	2301      	movs	r3, #1
 800337c:	617b      	str	r3, [r7, #20]
 800337e:	e004      	b.n	800338a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003380:	4b0e      	ldr	r3, [pc, #56]	@ (80033bc <xTaskIncrementTick+0x170>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	3301      	adds	r3, #1
 8003386:	4a0d      	ldr	r2, [pc, #52]	@ (80033bc <xTaskIncrementTick+0x170>)
 8003388:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800338a:	697b      	ldr	r3, [r7, #20]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3718      	adds	r7, #24
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	20000d64 	.word	0x20000d64
 8003398:	20000d40 	.word	0x20000d40
 800339c:	20000cf4 	.word	0x20000cf4
 80033a0:	20000cf8 	.word	0x20000cf8
 80033a4:	20000d54 	.word	0x20000d54
 80033a8:	20000d5c 	.word	0x20000d5c
 80033ac:	20000d44 	.word	0x20000d44
 80033b0:	2000086c 	.word	0x2000086c
 80033b4:	20000868 	.word	0x20000868
 80033b8:	20000d50 	.word	0x20000d50
 80033bc:	20000d4c 	.word	0x20000d4c

080033c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80033c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003474 <vTaskSwitchContext+0xb4>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80033ce:	4b2a      	ldr	r3, [pc, #168]	@ (8003478 <vTaskSwitchContext+0xb8>)
 80033d0:	2201      	movs	r2, #1
 80033d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80033d4:	e047      	b.n	8003466 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80033d6:	4b28      	ldr	r3, [pc, #160]	@ (8003478 <vTaskSwitchContext+0xb8>)
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033dc:	4b27      	ldr	r3, [pc, #156]	@ (800347c <vTaskSwitchContext+0xbc>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	e011      	b.n	8003408 <vTaskSwitchContext+0x48>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10b      	bne.n	8003402 <vTaskSwitchContext+0x42>
	__asm volatile
 80033ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ee:	f383 8811 	msr	BASEPRI, r3
 80033f2:	f3bf 8f6f 	isb	sy
 80033f6:	f3bf 8f4f 	dsb	sy
 80033fa:	607b      	str	r3, [r7, #4]
}
 80033fc:	bf00      	nop
 80033fe:	bf00      	nop
 8003400:	e7fd      	b.n	80033fe <vTaskSwitchContext+0x3e>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	3b01      	subs	r3, #1
 8003406:	60fb      	str	r3, [r7, #12]
 8003408:	491d      	ldr	r1, [pc, #116]	@ (8003480 <vTaskSwitchContext+0xc0>)
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	4613      	mov	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d0e3      	beq.n	80033e4 <vTaskSwitchContext+0x24>
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	4613      	mov	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	4a16      	ldr	r2, [pc, #88]	@ (8003480 <vTaskSwitchContext+0xc0>)
 8003428:	4413      	add	r3, r2
 800342a:	60bb      	str	r3, [r7, #8]
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	685a      	ldr	r2, [r3, #4]
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	3308      	adds	r3, #8
 800343e:	429a      	cmp	r2, r3
 8003440:	d104      	bne.n	800344c <vTaskSwitchContext+0x8c>
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	605a      	str	r2, [r3, #4]
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	4a0c      	ldr	r2, [pc, #48]	@ (8003484 <vTaskSwitchContext+0xc4>)
 8003454:	6013      	str	r3, [r2, #0]
 8003456:	4a09      	ldr	r2, [pc, #36]	@ (800347c <vTaskSwitchContext+0xbc>)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800345c:	4b09      	ldr	r3, [pc, #36]	@ (8003484 <vTaskSwitchContext+0xc4>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	3354      	adds	r3, #84	@ 0x54
 8003462:	4a09      	ldr	r2, [pc, #36]	@ (8003488 <vTaskSwitchContext+0xc8>)
 8003464:	6013      	str	r3, [r2, #0]
}
 8003466:	bf00      	nop
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	20000d64 	.word	0x20000d64
 8003478:	20000d50 	.word	0x20000d50
 800347c:	20000d44 	.word	0x20000d44
 8003480:	2000086c 	.word	0x2000086c
 8003484:	20000868 	.word	0x20000868
 8003488:	20000010 	.word	0x20000010

0800348c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10b      	bne.n	80034b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800349c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034a0:	f383 8811 	msr	BASEPRI, r3
 80034a4:	f3bf 8f6f 	isb	sy
 80034a8:	f3bf 8f4f 	dsb	sy
 80034ac:	60fb      	str	r3, [r7, #12]
}
 80034ae:	bf00      	nop
 80034b0:	bf00      	nop
 80034b2:	e7fd      	b.n	80034b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80034b4:	4b07      	ldr	r3, [pc, #28]	@ (80034d4 <vTaskPlaceOnEventList+0x48>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	3318      	adds	r3, #24
 80034ba:	4619      	mov	r1, r3
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f7fe fe48 	bl	8002152 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80034c2:	2101      	movs	r1, #1
 80034c4:	6838      	ldr	r0, [r7, #0]
 80034c6:	f000 fa87 	bl	80039d8 <prvAddCurrentTaskToDelayedList>
}
 80034ca:	bf00      	nop
 80034cc:	3710      	adds	r7, #16
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	20000868 	.word	0x20000868

080034d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10b      	bne.n	8003502 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80034ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034ee:	f383 8811 	msr	BASEPRI, r3
 80034f2:	f3bf 8f6f 	isb	sy
 80034f6:	f3bf 8f4f 	dsb	sy
 80034fa:	617b      	str	r3, [r7, #20]
}
 80034fc:	bf00      	nop
 80034fe:	bf00      	nop
 8003500:	e7fd      	b.n	80034fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003502:	4b0a      	ldr	r3, [pc, #40]	@ (800352c <vTaskPlaceOnEventListRestricted+0x54>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	3318      	adds	r3, #24
 8003508:	4619      	mov	r1, r3
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f7fe fdfd 	bl	800210a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d002      	beq.n	800351c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003516:	f04f 33ff 	mov.w	r3, #4294967295
 800351a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	68b8      	ldr	r0, [r7, #8]
 8003520:	f000 fa5a 	bl	80039d8 <prvAddCurrentTaskToDelayedList>
	}
 8003524:	bf00      	nop
 8003526:	3718      	adds	r7, #24
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	20000868 	.word	0x20000868

08003530 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10b      	bne.n	800355e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800354a:	f383 8811 	msr	BASEPRI, r3
 800354e:	f3bf 8f6f 	isb	sy
 8003552:	f3bf 8f4f 	dsb	sy
 8003556:	60fb      	str	r3, [r7, #12]
}
 8003558:	bf00      	nop
 800355a:	bf00      	nop
 800355c:	e7fd      	b.n	800355a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	3318      	adds	r3, #24
 8003562:	4618      	mov	r0, r3
 8003564:	f7fe fe2e 	bl	80021c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003568:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <xTaskRemoveFromEventList+0xb0>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d11d      	bne.n	80035ac <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	3304      	adds	r3, #4
 8003574:	4618      	mov	r0, r3
 8003576:	f7fe fe25 	bl	80021c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800357e:	4b19      	ldr	r3, [pc, #100]	@ (80035e4 <xTaskRemoveFromEventList+0xb4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d903      	bls.n	800358e <xTaskRemoveFromEventList+0x5e>
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358a:	4a16      	ldr	r2, [pc, #88]	@ (80035e4 <xTaskRemoveFromEventList+0xb4>)
 800358c:	6013      	str	r3, [r2, #0]
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003592:	4613      	mov	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4413      	add	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4a13      	ldr	r2, [pc, #76]	@ (80035e8 <xTaskRemoveFromEventList+0xb8>)
 800359c:	441a      	add	r2, r3
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	3304      	adds	r3, #4
 80035a2:	4619      	mov	r1, r3
 80035a4:	4610      	mov	r0, r2
 80035a6:	f7fe fdb0 	bl	800210a <vListInsertEnd>
 80035aa:	e005      	b.n	80035b8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	3318      	adds	r3, #24
 80035b0:	4619      	mov	r1, r3
 80035b2:	480e      	ldr	r0, [pc, #56]	@ (80035ec <xTaskRemoveFromEventList+0xbc>)
 80035b4:	f7fe fda9 	bl	800210a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035bc:	4b0c      	ldr	r3, [pc, #48]	@ (80035f0 <xTaskRemoveFromEventList+0xc0>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d905      	bls.n	80035d2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80035c6:	2301      	movs	r3, #1
 80035c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80035ca:	4b0a      	ldr	r3, [pc, #40]	@ (80035f4 <xTaskRemoveFromEventList+0xc4>)
 80035cc:	2201      	movs	r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
 80035d0:	e001      	b.n	80035d6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80035d2:	2300      	movs	r3, #0
 80035d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80035d6:	697b      	ldr	r3, [r7, #20]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000d64 	.word	0x20000d64
 80035e4:	20000d44 	.word	0x20000d44
 80035e8:	2000086c 	.word	0x2000086c
 80035ec:	20000cfc 	.word	0x20000cfc
 80035f0:	20000868 	.word	0x20000868
 80035f4:	20000d50 	.word	0x20000d50

080035f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003600:	4b06      	ldr	r3, [pc, #24]	@ (800361c <vTaskInternalSetTimeOutState+0x24>)
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003608:	4b05      	ldr	r3, [pc, #20]	@ (8003620 <vTaskInternalSetTimeOutState+0x28>)
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	605a      	str	r2, [r3, #4]
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	20000d54 	.word	0x20000d54
 8003620:	20000d40 	.word	0x20000d40

08003624 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b088      	sub	sp, #32
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d10b      	bne.n	800364c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003638:	f383 8811 	msr	BASEPRI, r3
 800363c:	f3bf 8f6f 	isb	sy
 8003640:	f3bf 8f4f 	dsb	sy
 8003644:	613b      	str	r3, [r7, #16]
}
 8003646:	bf00      	nop
 8003648:	bf00      	nop
 800364a:	e7fd      	b.n	8003648 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10b      	bne.n	800366a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003656:	f383 8811 	msr	BASEPRI, r3
 800365a:	f3bf 8f6f 	isb	sy
 800365e:	f3bf 8f4f 	dsb	sy
 8003662:	60fb      	str	r3, [r7, #12]
}
 8003664:	bf00      	nop
 8003666:	bf00      	nop
 8003668:	e7fd      	b.n	8003666 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800366a:	f000 fe95 	bl	8004398 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800366e:	4b1d      	ldr	r3, [pc, #116]	@ (80036e4 <xTaskCheckForTimeOut+0xc0>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003686:	d102      	bne.n	800368e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003688:	2300      	movs	r3, #0
 800368a:	61fb      	str	r3, [r7, #28]
 800368c:	e023      	b.n	80036d6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	4b15      	ldr	r3, [pc, #84]	@ (80036e8 <xTaskCheckForTimeOut+0xc4>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	429a      	cmp	r2, r3
 8003698:	d007      	beq.n	80036aa <xTaskCheckForTimeOut+0x86>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d302      	bcc.n	80036aa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80036a4:	2301      	movs	r3, #1
 80036a6:	61fb      	str	r3, [r7, #28]
 80036a8:	e015      	b.n	80036d6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d20b      	bcs.n	80036cc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	1ad2      	subs	r2, r2, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f7ff ff99 	bl	80035f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80036c6:	2300      	movs	r3, #0
 80036c8:	61fb      	str	r3, [r7, #28]
 80036ca:	e004      	b.n	80036d6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80036d2:	2301      	movs	r3, #1
 80036d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80036d6:	f000 fe91 	bl	80043fc <vPortExitCritical>

	return xReturn;
 80036da:	69fb      	ldr	r3, [r7, #28]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3720      	adds	r7, #32
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20000d40 	.word	0x20000d40
 80036e8:	20000d54 	.word	0x20000d54

080036ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80036f0:	4b03      	ldr	r3, [pc, #12]	@ (8003700 <vTaskMissedYield+0x14>)
 80036f2:	2201      	movs	r2, #1
 80036f4:	601a      	str	r2, [r3, #0]
}
 80036f6:	bf00      	nop
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr
 8003700:	20000d50 	.word	0x20000d50

08003704 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800370c:	f000 f852 	bl	80037b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003710:	4b06      	ldr	r3, [pc, #24]	@ (800372c <prvIdleTask+0x28>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d9f9      	bls.n	800370c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003718:	4b05      	ldr	r3, [pc, #20]	@ (8003730 <prvIdleTask+0x2c>)
 800371a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	f3bf 8f4f 	dsb	sy
 8003724:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003728:	e7f0      	b.n	800370c <prvIdleTask+0x8>
 800372a:	bf00      	nop
 800372c:	2000086c 	.word	0x2000086c
 8003730:	e000ed04 	.word	0xe000ed04

08003734 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800373a:	2300      	movs	r3, #0
 800373c:	607b      	str	r3, [r7, #4]
 800373e:	e00c      	b.n	800375a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	4613      	mov	r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	4413      	add	r3, r2
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	4a12      	ldr	r2, [pc, #72]	@ (8003794 <prvInitialiseTaskLists+0x60>)
 800374c:	4413      	add	r3, r2
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe fcae 	bl	80020b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	3301      	adds	r3, #1
 8003758:	607b      	str	r3, [r7, #4]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b37      	cmp	r3, #55	@ 0x37
 800375e:	d9ef      	bls.n	8003740 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003760:	480d      	ldr	r0, [pc, #52]	@ (8003798 <prvInitialiseTaskLists+0x64>)
 8003762:	f7fe fca5 	bl	80020b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003766:	480d      	ldr	r0, [pc, #52]	@ (800379c <prvInitialiseTaskLists+0x68>)
 8003768:	f7fe fca2 	bl	80020b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800376c:	480c      	ldr	r0, [pc, #48]	@ (80037a0 <prvInitialiseTaskLists+0x6c>)
 800376e:	f7fe fc9f 	bl	80020b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003772:	480c      	ldr	r0, [pc, #48]	@ (80037a4 <prvInitialiseTaskLists+0x70>)
 8003774:	f7fe fc9c 	bl	80020b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003778:	480b      	ldr	r0, [pc, #44]	@ (80037a8 <prvInitialiseTaskLists+0x74>)
 800377a:	f7fe fc99 	bl	80020b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800377e:	4b0b      	ldr	r3, [pc, #44]	@ (80037ac <prvInitialiseTaskLists+0x78>)
 8003780:	4a05      	ldr	r2, [pc, #20]	@ (8003798 <prvInitialiseTaskLists+0x64>)
 8003782:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003784:	4b0a      	ldr	r3, [pc, #40]	@ (80037b0 <prvInitialiseTaskLists+0x7c>)
 8003786:	4a05      	ldr	r2, [pc, #20]	@ (800379c <prvInitialiseTaskLists+0x68>)
 8003788:	601a      	str	r2, [r3, #0]
}
 800378a:	bf00      	nop
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	2000086c 	.word	0x2000086c
 8003798:	20000ccc 	.word	0x20000ccc
 800379c:	20000ce0 	.word	0x20000ce0
 80037a0:	20000cfc 	.word	0x20000cfc
 80037a4:	20000d10 	.word	0x20000d10
 80037a8:	20000d28 	.word	0x20000d28
 80037ac:	20000cf4 	.word	0x20000cf4
 80037b0:	20000cf8 	.word	0x20000cf8

080037b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037ba:	e019      	b.n	80037f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80037bc:	f000 fdec 	bl	8004398 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037c0:	4b10      	ldr	r3, [pc, #64]	@ (8003804 <prvCheckTasksWaitingTermination+0x50>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3304      	adds	r3, #4
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7fe fcf9 	bl	80021c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80037d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003808 <prvCheckTasksWaitingTermination+0x54>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	3b01      	subs	r3, #1
 80037d8:	4a0b      	ldr	r2, [pc, #44]	@ (8003808 <prvCheckTasksWaitingTermination+0x54>)
 80037da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80037dc:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <prvCheckTasksWaitingTermination+0x58>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	3b01      	subs	r3, #1
 80037e2:	4a0a      	ldr	r2, [pc, #40]	@ (800380c <prvCheckTasksWaitingTermination+0x58>)
 80037e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80037e6:	f000 fe09 	bl	80043fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f810 	bl	8003810 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037f0:	4b06      	ldr	r3, [pc, #24]	@ (800380c <prvCheckTasksWaitingTermination+0x58>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1e1      	bne.n	80037bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80037f8:	bf00      	nop
 80037fa:	bf00      	nop
 80037fc:	3708      	adds	r7, #8
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	20000d10 	.word	0x20000d10
 8003808:	20000d3c 	.word	0x20000d3c
 800380c:	20000d24 	.word	0x20000d24

08003810 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	3354      	adds	r3, #84	@ 0x54
 800381c:	4618      	mov	r0, r3
 800381e:	f001 f8d3 	bl	80049c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003828:	2b00      	cmp	r3, #0
 800382a:	d108      	bne.n	800383e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003830:	4618      	mov	r0, r3
 8003832:	f000 ffa1 	bl	8004778 <vPortFree>
				vPortFree( pxTCB );
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 ff9e 	bl	8004778 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800383c:	e019      	b.n	8003872 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003844:	2b01      	cmp	r3, #1
 8003846:	d103      	bne.n	8003850 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f000 ff95 	bl	8004778 <vPortFree>
	}
 800384e:	e010      	b.n	8003872 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003856:	2b02      	cmp	r3, #2
 8003858:	d00b      	beq.n	8003872 <prvDeleteTCB+0x62>
	__asm volatile
 800385a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800385e:	f383 8811 	msr	BASEPRI, r3
 8003862:	f3bf 8f6f 	isb	sy
 8003866:	f3bf 8f4f 	dsb	sy
 800386a:	60fb      	str	r3, [r7, #12]
}
 800386c:	bf00      	nop
 800386e:	bf00      	nop
 8003870:	e7fd      	b.n	800386e <prvDeleteTCB+0x5e>
	}
 8003872:	bf00      	nop
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003882:	4b0c      	ldr	r3, [pc, #48]	@ (80038b4 <prvResetNextTaskUnblockTime+0x38>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d104      	bne.n	8003896 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800388c:	4b0a      	ldr	r3, [pc, #40]	@ (80038b8 <prvResetNextTaskUnblockTime+0x3c>)
 800388e:	f04f 32ff 	mov.w	r2, #4294967295
 8003892:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003894:	e008      	b.n	80038a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003896:	4b07      	ldr	r3, [pc, #28]	@ (80038b4 <prvResetNextTaskUnblockTime+0x38>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	4a04      	ldr	r2, [pc, #16]	@ (80038b8 <prvResetNextTaskUnblockTime+0x3c>)
 80038a6:	6013      	str	r3, [r2, #0]
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr
 80038b4:	20000cf4 	.word	0x20000cf4
 80038b8:	20000d5c 	.word	0x20000d5c

080038bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80038c2:	4b0b      	ldr	r3, [pc, #44]	@ (80038f0 <xTaskGetSchedulerState+0x34>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d102      	bne.n	80038d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80038ca:	2301      	movs	r3, #1
 80038cc:	607b      	str	r3, [r7, #4]
 80038ce:	e008      	b.n	80038e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038d0:	4b08      	ldr	r3, [pc, #32]	@ (80038f4 <xTaskGetSchedulerState+0x38>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d102      	bne.n	80038de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80038d8:	2302      	movs	r3, #2
 80038da:	607b      	str	r3, [r7, #4]
 80038dc:	e001      	b.n	80038e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80038de:	2300      	movs	r3, #0
 80038e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80038e2:	687b      	ldr	r3, [r7, #4]
	}
 80038e4:	4618      	mov	r0, r3
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	20000d48 	.word	0x20000d48
 80038f4:	20000d64 	.word	0x20000d64

080038f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b086      	sub	sp, #24
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d058      	beq.n	80039c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800390e:	4b2f      	ldr	r3, [pc, #188]	@ (80039cc <xTaskPriorityDisinherit+0xd4>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	429a      	cmp	r2, r3
 8003916:	d00b      	beq.n	8003930 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800391c:	f383 8811 	msr	BASEPRI, r3
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	f3bf 8f4f 	dsb	sy
 8003928:	60fb      	str	r3, [r7, #12]
}
 800392a:	bf00      	nop
 800392c:	bf00      	nop
 800392e:	e7fd      	b.n	800392c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10b      	bne.n	8003950 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800393c:	f383 8811 	msr	BASEPRI, r3
 8003940:	f3bf 8f6f 	isb	sy
 8003944:	f3bf 8f4f 	dsb	sy
 8003948:	60bb      	str	r3, [r7, #8]
}
 800394a:	bf00      	nop
 800394c:	bf00      	nop
 800394e:	e7fd      	b.n	800394c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003954:	1e5a      	subs	r2, r3, #1
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003962:	429a      	cmp	r2, r3
 8003964:	d02c      	beq.n	80039c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800396a:	2b00      	cmp	r3, #0
 800396c:	d128      	bne.n	80039c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	3304      	adds	r3, #4
 8003972:	4618      	mov	r0, r3
 8003974:	f7fe fc26 	bl	80021c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003984:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003990:	4b0f      	ldr	r3, [pc, #60]	@ (80039d0 <xTaskPriorityDisinherit+0xd8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	429a      	cmp	r2, r3
 8003996:	d903      	bls.n	80039a0 <xTaskPriorityDisinherit+0xa8>
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399c:	4a0c      	ldr	r2, [pc, #48]	@ (80039d0 <xTaskPriorityDisinherit+0xd8>)
 800399e:	6013      	str	r3, [r2, #0]
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039a4:	4613      	mov	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4a09      	ldr	r2, [pc, #36]	@ (80039d4 <xTaskPriorityDisinherit+0xdc>)
 80039ae:	441a      	add	r2, r3
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	3304      	adds	r3, #4
 80039b4:	4619      	mov	r1, r3
 80039b6:	4610      	mov	r0, r2
 80039b8:	f7fe fba7 	bl	800210a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80039bc:	2301      	movs	r3, #1
 80039be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80039c0:	697b      	ldr	r3, [r7, #20]
	}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3718      	adds	r7, #24
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	20000868 	.word	0x20000868
 80039d0:	20000d44 	.word	0x20000d44
 80039d4:	2000086c 	.word	0x2000086c

080039d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80039e2:	4b21      	ldr	r3, [pc, #132]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x90>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039e8:	4b20      	ldr	r3, [pc, #128]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x94>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3304      	adds	r3, #4
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fe fbe8 	bl	80021c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039fa:	d10a      	bne.n	8003a12 <prvAddCurrentTaskToDelayedList+0x3a>
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a02:	4b1a      	ldr	r3, [pc, #104]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	3304      	adds	r3, #4
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4819      	ldr	r0, [pc, #100]	@ (8003a70 <prvAddCurrentTaskToDelayedList+0x98>)
 8003a0c:	f7fe fb7d 	bl	800210a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a10:	e026      	b.n	8003a60 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4413      	add	r3, r2
 8003a18:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a1a:	4b14      	ldr	r3, [pc, #80]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68ba      	ldr	r2, [r7, #8]
 8003a20:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003a22:	68ba      	ldr	r2, [r7, #8]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d209      	bcs.n	8003a3e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a2a:	4b12      	ldr	r3, [pc, #72]	@ (8003a74 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	3304      	adds	r3, #4
 8003a34:	4619      	mov	r1, r3
 8003a36:	4610      	mov	r0, r2
 8003a38:	f7fe fb8b 	bl	8002152 <vListInsert>
}
 8003a3c:	e010      	b.n	8003a60 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a78 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	4b0a      	ldr	r3, [pc, #40]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x94>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	3304      	adds	r3, #4
 8003a48:	4619      	mov	r1, r3
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	f7fe fb81 	bl	8002152 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003a50:	4b0a      	ldr	r3, [pc, #40]	@ (8003a7c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d202      	bcs.n	8003a60 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003a5a:	4a08      	ldr	r2, [pc, #32]	@ (8003a7c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	6013      	str	r3, [r2, #0]
}
 8003a60:	bf00      	nop
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	20000d40 	.word	0x20000d40
 8003a6c:	20000868 	.word	0x20000868
 8003a70:	20000d28 	.word	0x20000d28
 8003a74:	20000cf8 	.word	0x20000cf8
 8003a78:	20000cf4 	.word	0x20000cf4
 8003a7c:	20000d5c 	.word	0x20000d5c

08003a80 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b08a      	sub	sp, #40	@ 0x28
 8003a84:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003a86:	2300      	movs	r3, #0
 8003a88:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003a8a:	f000 fb13 	bl	80040b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b04 <xTimerCreateTimerTask+0x84>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d021      	beq.n	8003ada <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003a96:	2300      	movs	r3, #0
 8003a98:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003a9e:	1d3a      	adds	r2, r7, #4
 8003aa0:	f107 0108 	add.w	r1, r7, #8
 8003aa4:	f107 030c 	add.w	r3, r7, #12
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fe fae7 	bl	800207c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	9202      	str	r2, [sp, #8]
 8003ab6:	9301      	str	r3, [sp, #4]
 8003ab8:	2302      	movs	r3, #2
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	2300      	movs	r3, #0
 8003abe:	460a      	mov	r2, r1
 8003ac0:	4911      	ldr	r1, [pc, #68]	@ (8003b08 <xTimerCreateTimerTask+0x88>)
 8003ac2:	4812      	ldr	r0, [pc, #72]	@ (8003b0c <xTimerCreateTimerTask+0x8c>)
 8003ac4:	f7ff f8a2 	bl	8002c0c <xTaskCreateStatic>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	4a11      	ldr	r2, [pc, #68]	@ (8003b10 <xTimerCreateTimerTask+0x90>)
 8003acc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003ace:	4b10      	ldr	r3, [pc, #64]	@ (8003b10 <xTimerCreateTimerTask+0x90>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10b      	bne.n	8003af8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae4:	f383 8811 	msr	BASEPRI, r3
 8003ae8:	f3bf 8f6f 	isb	sy
 8003aec:	f3bf 8f4f 	dsb	sy
 8003af0:	613b      	str	r3, [r7, #16]
}
 8003af2:	bf00      	nop
 8003af4:	bf00      	nop
 8003af6:	e7fd      	b.n	8003af4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003af8:	697b      	ldr	r3, [r7, #20]
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	20000d98 	.word	0x20000d98
 8003b08:	08004bcc 	.word	0x08004bcc
 8003b0c:	08003c4d 	.word	0x08003c4d
 8003b10:	20000d9c 	.word	0x20000d9c

08003b14 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b08a      	sub	sp, #40	@ 0x28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
 8003b20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003b22:	2300      	movs	r3, #0
 8003b24:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10b      	bne.n	8003b44 <xTimerGenericCommand+0x30>
	__asm volatile
 8003b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b30:	f383 8811 	msr	BASEPRI, r3
 8003b34:	f3bf 8f6f 	isb	sy
 8003b38:	f3bf 8f4f 	dsb	sy
 8003b3c:	623b      	str	r3, [r7, #32]
}
 8003b3e:	bf00      	nop
 8003b40:	bf00      	nop
 8003b42:	e7fd      	b.n	8003b40 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003b44:	4b19      	ldr	r3, [pc, #100]	@ (8003bac <xTimerGenericCommand+0x98>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d02a      	beq.n	8003ba2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b05      	cmp	r3, #5
 8003b5c:	dc18      	bgt.n	8003b90 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003b5e:	f7ff fead 	bl	80038bc <xTaskGetSchedulerState>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d109      	bne.n	8003b7c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003b68:	4b10      	ldr	r3, [pc, #64]	@ (8003bac <xTimerGenericCommand+0x98>)
 8003b6a:	6818      	ldr	r0, [r3, #0]
 8003b6c:	f107 0110 	add.w	r1, r7, #16
 8003b70:	2300      	movs	r3, #0
 8003b72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b74:	f7fe fc5a 	bl	800242c <xQueueGenericSend>
 8003b78:	6278      	str	r0, [r7, #36]	@ 0x24
 8003b7a:	e012      	b.n	8003ba2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003bac <xTimerGenericCommand+0x98>)
 8003b7e:	6818      	ldr	r0, [r3, #0]
 8003b80:	f107 0110 	add.w	r1, r7, #16
 8003b84:	2300      	movs	r3, #0
 8003b86:	2200      	movs	r2, #0
 8003b88:	f7fe fc50 	bl	800242c <xQueueGenericSend>
 8003b8c:	6278      	str	r0, [r7, #36]	@ 0x24
 8003b8e:	e008      	b.n	8003ba2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003b90:	4b06      	ldr	r3, [pc, #24]	@ (8003bac <xTimerGenericCommand+0x98>)
 8003b92:	6818      	ldr	r0, [r3, #0]
 8003b94:	f107 0110 	add.w	r1, r7, #16
 8003b98:	2300      	movs	r3, #0
 8003b9a:	683a      	ldr	r2, [r7, #0]
 8003b9c:	f7fe fd48 	bl	8002630 <xQueueGenericSendFromISR>
 8003ba0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3728      	adds	r7, #40	@ 0x28
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	20000d98 	.word	0x20000d98

08003bb0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	af02      	add	r7, sp, #8
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bba:	4b23      	ldr	r3, [pc, #140]	@ (8003c48 <prvProcessExpiredTimer+0x98>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fe fafb 	bl	80021c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d023      	beq.n	8003c24 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	699a      	ldr	r2, [r3, #24]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	18d1      	adds	r1, r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	6978      	ldr	r0, [r7, #20]
 8003bea:	f000 f8d5 	bl	8003d98 <prvInsertTimerInActiveList>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d020      	beq.n	8003c36 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	6978      	ldr	r0, [r7, #20]
 8003c00:	f7ff ff88 	bl	8003b14 <xTimerGenericCommand>
 8003c04:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d114      	bne.n	8003c36 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8003c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c10:	f383 8811 	msr	BASEPRI, r3
 8003c14:	f3bf 8f6f 	isb	sy
 8003c18:	f3bf 8f4f 	dsb	sy
 8003c1c:	60fb      	str	r3, [r7, #12]
}
 8003c1e:	bf00      	nop
 8003c20:	bf00      	nop
 8003c22:	e7fd      	b.n	8003c20 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c2a:	f023 0301 	bic.w	r3, r3, #1
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	6978      	ldr	r0, [r7, #20]
 8003c3c:	4798      	blx	r3
}
 8003c3e:	bf00      	nop
 8003c40:	3718      	adds	r7, #24
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	20000d90 	.word	0x20000d90

08003c4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c54:	f107 0308 	add.w	r3, r7, #8
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 f859 	bl	8003d10 <prvGetNextExpireTime>
 8003c5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	4619      	mov	r1, r3
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 f805 	bl	8003c74 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003c6a:	f000 f8d7 	bl	8003e1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c6e:	bf00      	nop
 8003c70:	e7f0      	b.n	8003c54 <prvTimerTask+0x8>
	...

08003c74 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003c7e:	f7ff fa29 	bl	80030d4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003c82:	f107 0308 	add.w	r3, r7, #8
 8003c86:	4618      	mov	r0, r3
 8003c88:	f000 f866 	bl	8003d58 <prvSampleTimeNow>
 8003c8c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d130      	bne.n	8003cf6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10a      	bne.n	8003cb0 <prvProcessTimerOrBlockTask+0x3c>
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d806      	bhi.n	8003cb0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003ca2:	f7ff fa25 	bl	80030f0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003ca6:	68f9      	ldr	r1, [r7, #12]
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f7ff ff81 	bl	8003bb0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003cae:	e024      	b.n	8003cfa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d008      	beq.n	8003cc8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003cb6:	4b13      	ldr	r3, [pc, #76]	@ (8003d04 <prvProcessTimerOrBlockTask+0x90>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <prvProcessTimerOrBlockTask+0x50>
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e000      	b.n	8003cc6 <prvProcessTimerOrBlockTask+0x52>
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8003d08 <prvProcessTimerOrBlockTask+0x94>)
 8003cca:	6818      	ldr	r0, [r3, #0]
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	f7fe ff65 	bl	8002ba4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003cda:	f7ff fa09 	bl	80030f0 <xTaskResumeAll>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10a      	bne.n	8003cfa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003ce4:	4b09      	ldr	r3, [pc, #36]	@ (8003d0c <prvProcessTimerOrBlockTask+0x98>)
 8003ce6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	f3bf 8f4f 	dsb	sy
 8003cf0:	f3bf 8f6f 	isb	sy
}
 8003cf4:	e001      	b.n	8003cfa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003cf6:	f7ff f9fb 	bl	80030f0 <xTaskResumeAll>
}
 8003cfa:	bf00      	nop
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	20000d94 	.word	0x20000d94
 8003d08:	20000d98 	.word	0x20000d98
 8003d0c:	e000ed04 	.word	0xe000ed04

08003d10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003d18:	4b0e      	ldr	r3, [pc, #56]	@ (8003d54 <prvGetNextExpireTime+0x44>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d101      	bne.n	8003d26 <prvGetNextExpireTime+0x16>
 8003d22:	2201      	movs	r2, #1
 8003d24:	e000      	b.n	8003d28 <prvGetNextExpireTime+0x18>
 8003d26:	2200      	movs	r2, #0
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d105      	bne.n	8003d40 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d34:	4b07      	ldr	r3, [pc, #28]	@ (8003d54 <prvGetNextExpireTime+0x44>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	60fb      	str	r3, [r7, #12]
 8003d3e:	e001      	b.n	8003d44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003d44:	68fb      	ldr	r3, [r7, #12]
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	20000d90 	.word	0x20000d90

08003d58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003d60:	f7ff fa64 	bl	800322c <xTaskGetTickCount>
 8003d64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003d66:	4b0b      	ldr	r3, [pc, #44]	@ (8003d94 <prvSampleTimeNow+0x3c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d205      	bcs.n	8003d7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003d70:	f000 f93a 	bl	8003fe8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	e002      	b.n	8003d82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003d82:	4a04      	ldr	r2, [pc, #16]	@ (8003d94 <prvSampleTimeNow+0x3c>)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003d88:	68fb      	ldr	r3, [r7, #12]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	20000da0 	.word	0x20000da0

08003d98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
 8003da4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003da6:	2300      	movs	r3, #0
 8003da8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003db6:	68ba      	ldr	r2, [r7, #8]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d812      	bhi.n	8003de4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	1ad2      	subs	r2, r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d302      	bcc.n	8003dd2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	617b      	str	r3, [r7, #20]
 8003dd0:	e01b      	b.n	8003e0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003dd2:	4b10      	ldr	r3, [pc, #64]	@ (8003e14 <prvInsertTimerInActiveList+0x7c>)
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	3304      	adds	r3, #4
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4610      	mov	r0, r2
 8003dde:	f7fe f9b8 	bl	8002152 <vListInsert>
 8003de2:	e012      	b.n	8003e0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d206      	bcs.n	8003dfa <prvInsertTimerInActiveList+0x62>
 8003dec:	68ba      	ldr	r2, [r7, #8]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d302      	bcc.n	8003dfa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003df4:	2301      	movs	r3, #1
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	e007      	b.n	8003e0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003dfa:	4b07      	ldr	r3, [pc, #28]	@ (8003e18 <prvInsertTimerInActiveList+0x80>)
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	3304      	adds	r3, #4
 8003e02:	4619      	mov	r1, r3
 8003e04:	4610      	mov	r0, r2
 8003e06:	f7fe f9a4 	bl	8002152 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003e0a:	697b      	ldr	r3, [r7, #20]
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3718      	adds	r7, #24
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	20000d94 	.word	0x20000d94
 8003e18:	20000d90 	.word	0x20000d90

08003e1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b08e      	sub	sp, #56	@ 0x38
 8003e20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e22:	e0ce      	b.n	8003fc2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	da19      	bge.n	8003e5e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003e2a:	1d3b      	adds	r3, r7, #4
 8003e2c:	3304      	adds	r3, #4
 8003e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d10b      	bne.n	8003e4e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e3a:	f383 8811 	msr	BASEPRI, r3
 8003e3e:	f3bf 8f6f 	isb	sy
 8003e42:	f3bf 8f4f 	dsb	sy
 8003e46:	61fb      	str	r3, [r7, #28]
}
 8003e48:	bf00      	nop
 8003e4a:	bf00      	nop
 8003e4c:	e7fd      	b.n	8003e4a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e54:	6850      	ldr	r0, [r2, #4]
 8003e56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e58:	6892      	ldr	r2, [r2, #8]
 8003e5a:	4611      	mov	r1, r2
 8003e5c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f2c0 80ae 	blt.w	8003fc2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d004      	beq.n	8003e7c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e74:	3304      	adds	r3, #4
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fe f9a4 	bl	80021c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e7c:	463b      	mov	r3, r7
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7ff ff6a 	bl	8003d58 <prvSampleTimeNow>
 8003e84:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b09      	cmp	r3, #9
 8003e8a:	f200 8097 	bhi.w	8003fbc <prvProcessReceivedCommands+0x1a0>
 8003e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003e94 <prvProcessReceivedCommands+0x78>)
 8003e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e94:	08003ebd 	.word	0x08003ebd
 8003e98:	08003ebd 	.word	0x08003ebd
 8003e9c:	08003ebd 	.word	0x08003ebd
 8003ea0:	08003f33 	.word	0x08003f33
 8003ea4:	08003f47 	.word	0x08003f47
 8003ea8:	08003f93 	.word	0x08003f93
 8003eac:	08003ebd 	.word	0x08003ebd
 8003eb0:	08003ebd 	.word	0x08003ebd
 8003eb4:	08003f33 	.word	0x08003f33
 8003eb8:	08003f47 	.word	0x08003f47
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ebe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ec2:	f043 0301 	orr.w	r3, r3, #1
 8003ec6:	b2da      	uxtb	r2, r3
 8003ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003ece:	68ba      	ldr	r2, [r7, #8]
 8003ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed2:	699b      	ldr	r3, [r3, #24]
 8003ed4:	18d1      	adds	r1, r2, r3
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003edc:	f7ff ff5c 	bl	8003d98 <prvInsertTimerInActiveList>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d06c      	beq.n	8003fc0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003eec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d061      	beq.n	8003fc0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003efc:	68ba      	ldr	r2, [r7, #8]
 8003efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	441a      	add	r2, r3
 8003f04:	2300      	movs	r3, #0
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	2300      	movs	r3, #0
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f0e:	f7ff fe01 	bl	8003b14 <xTimerGenericCommand>
 8003f12:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003f14:	6a3b      	ldr	r3, [r7, #32]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d152      	bne.n	8003fc0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8003f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f1e:	f383 8811 	msr	BASEPRI, r3
 8003f22:	f3bf 8f6f 	isb	sy
 8003f26:	f3bf 8f4f 	dsb	sy
 8003f2a:	61bb      	str	r3, [r7, #24]
}
 8003f2c:	bf00      	nop
 8003f2e:	bf00      	nop
 8003f30:	e7fd      	b.n	8003f2e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f38:	f023 0301 	bic.w	r3, r3, #1
 8003f3c:	b2da      	uxtb	r2, r3
 8003f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003f44:	e03d      	b.n	8003fc2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f4c:	f043 0301 	orr.w	r3, r3, #1
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003f58:	68ba      	ldr	r2, [r7, #8]
 8003f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d10b      	bne.n	8003f7e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8003f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6a:	f383 8811 	msr	BASEPRI, r3
 8003f6e:	f3bf 8f6f 	isb	sy
 8003f72:	f3bf 8f4f 	dsb	sy
 8003f76:	617b      	str	r3, [r7, #20]
}
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	e7fd      	b.n	8003f7a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f80:	699a      	ldr	r2, [r3, #24]
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	18d1      	adds	r1, r2, r3
 8003f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f8c:	f7ff ff04 	bl	8003d98 <prvInsertTimerInActiveList>
					break;
 8003f90:	e017      	b.n	8003fc2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d103      	bne.n	8003fa8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8003fa0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fa2:	f000 fbe9 	bl	8004778 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003fa6:	e00c      	b.n	8003fc2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003faa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003fae:	f023 0301 	bic.w	r3, r3, #1
 8003fb2:	b2da      	uxtb	r2, r3
 8003fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003fba:	e002      	b.n	8003fc2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8003fbc:	bf00      	nop
 8003fbe:	e000      	b.n	8003fc2 <prvProcessReceivedCommands+0x1a6>
					break;
 8003fc0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003fc2:	4b08      	ldr	r3, [pc, #32]	@ (8003fe4 <prvProcessReceivedCommands+0x1c8>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	1d39      	adds	r1, r7, #4
 8003fc8:	2200      	movs	r2, #0
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fe fbce 	bl	800276c <xQueueReceive>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f47f af26 	bne.w	8003e24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003fd8:	bf00      	nop
 8003fda:	bf00      	nop
 8003fdc:	3730      	adds	r7, #48	@ 0x30
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	20000d98 	.word	0x20000d98

08003fe8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003fee:	e049      	b.n	8004084 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ff0:	4b2e      	ldr	r3, [pc, #184]	@ (80040ac <prvSwitchTimerLists+0xc4>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80040ac <prvSwitchTimerLists+0xc4>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	3304      	adds	r3, #4
 8004008:	4618      	mov	r0, r3
 800400a:	f7fe f8db 	bl	80021c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800401c:	f003 0304 	and.w	r3, r3, #4
 8004020:	2b00      	cmp	r3, #0
 8004022:	d02f      	beq.n	8004084 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	699b      	ldr	r3, [r3, #24]
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	4413      	add	r3, r2
 800402c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	429a      	cmp	r2, r3
 8004034:	d90e      	bls.n	8004054 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004042:	4b1a      	ldr	r3, [pc, #104]	@ (80040ac <prvSwitchTimerLists+0xc4>)
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	3304      	adds	r3, #4
 800404a:	4619      	mov	r1, r3
 800404c:	4610      	mov	r0, r2
 800404e:	f7fe f880 	bl	8002152 <vListInsert>
 8004052:	e017      	b.n	8004084 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004054:	2300      	movs	r3, #0
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	2300      	movs	r3, #0
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	2100      	movs	r1, #0
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f7ff fd58 	bl	8003b14 <xTimerGenericCommand>
 8004064:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10b      	bne.n	8004084 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800406c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004070:	f383 8811 	msr	BASEPRI, r3
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	f3bf 8f4f 	dsb	sy
 800407c:	603b      	str	r3, [r7, #0]
}
 800407e:	bf00      	nop
 8004080:	bf00      	nop
 8004082:	e7fd      	b.n	8004080 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004084:	4b09      	ldr	r3, [pc, #36]	@ (80040ac <prvSwitchTimerLists+0xc4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1b0      	bne.n	8003ff0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800408e:	4b07      	ldr	r3, [pc, #28]	@ (80040ac <prvSwitchTimerLists+0xc4>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004094:	4b06      	ldr	r3, [pc, #24]	@ (80040b0 <prvSwitchTimerLists+0xc8>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a04      	ldr	r2, [pc, #16]	@ (80040ac <prvSwitchTimerLists+0xc4>)
 800409a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800409c:	4a04      	ldr	r2, [pc, #16]	@ (80040b0 <prvSwitchTimerLists+0xc8>)
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	6013      	str	r3, [r2, #0]
}
 80040a2:	bf00      	nop
 80040a4:	3718      	adds	r7, #24
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	20000d90 	.word	0x20000d90
 80040b0:	20000d94 	.word	0x20000d94

080040b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80040ba:	f000 f96d 	bl	8004398 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80040be:	4b15      	ldr	r3, [pc, #84]	@ (8004114 <prvCheckForValidListAndQueue+0x60>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d120      	bne.n	8004108 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80040c6:	4814      	ldr	r0, [pc, #80]	@ (8004118 <prvCheckForValidListAndQueue+0x64>)
 80040c8:	f7fd fff2 	bl	80020b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80040cc:	4813      	ldr	r0, [pc, #76]	@ (800411c <prvCheckForValidListAndQueue+0x68>)
 80040ce:	f7fd ffef 	bl	80020b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80040d2:	4b13      	ldr	r3, [pc, #76]	@ (8004120 <prvCheckForValidListAndQueue+0x6c>)
 80040d4:	4a10      	ldr	r2, [pc, #64]	@ (8004118 <prvCheckForValidListAndQueue+0x64>)
 80040d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80040d8:	4b12      	ldr	r3, [pc, #72]	@ (8004124 <prvCheckForValidListAndQueue+0x70>)
 80040da:	4a10      	ldr	r2, [pc, #64]	@ (800411c <prvCheckForValidListAndQueue+0x68>)
 80040dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80040de:	2300      	movs	r3, #0
 80040e0:	9300      	str	r3, [sp, #0]
 80040e2:	4b11      	ldr	r3, [pc, #68]	@ (8004128 <prvCheckForValidListAndQueue+0x74>)
 80040e4:	4a11      	ldr	r2, [pc, #68]	@ (800412c <prvCheckForValidListAndQueue+0x78>)
 80040e6:	2110      	movs	r1, #16
 80040e8:	200a      	movs	r0, #10
 80040ea:	f7fe f8ff 	bl	80022ec <xQueueGenericCreateStatic>
 80040ee:	4603      	mov	r3, r0
 80040f0:	4a08      	ldr	r2, [pc, #32]	@ (8004114 <prvCheckForValidListAndQueue+0x60>)
 80040f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80040f4:	4b07      	ldr	r3, [pc, #28]	@ (8004114 <prvCheckForValidListAndQueue+0x60>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80040fc:	4b05      	ldr	r3, [pc, #20]	@ (8004114 <prvCheckForValidListAndQueue+0x60>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	490b      	ldr	r1, [pc, #44]	@ (8004130 <prvCheckForValidListAndQueue+0x7c>)
 8004102:	4618      	mov	r0, r3
 8004104:	f7fe fd24 	bl	8002b50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004108:	f000 f978 	bl	80043fc <vPortExitCritical>
}
 800410c:	bf00      	nop
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	20000d98 	.word	0x20000d98
 8004118:	20000d68 	.word	0x20000d68
 800411c:	20000d7c 	.word	0x20000d7c
 8004120:	20000d90 	.word	0x20000d90
 8004124:	20000d94 	.word	0x20000d94
 8004128:	20000e44 	.word	0x20000e44
 800412c:	20000da4 	.word	0x20000da4
 8004130:	08004bd4 	.word	0x08004bd4

08004134 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3b04      	subs	r3, #4
 8004144:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800414c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	3b04      	subs	r3, #4
 8004152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f023 0201 	bic.w	r2, r3, #1
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3b04      	subs	r3, #4
 8004162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004164:	4a0c      	ldr	r2, [pc, #48]	@ (8004198 <pxPortInitialiseStack+0x64>)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	3b14      	subs	r3, #20
 800416e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	3b04      	subs	r3, #4
 800417a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f06f 0202 	mvn.w	r2, #2
 8004182:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	3b20      	subs	r3, #32
 8004188:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800418a:	68fb      	ldr	r3, [r7, #12]
}
 800418c:	4618      	mov	r0, r3
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	0800419d 	.word	0x0800419d

0800419c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80041a6:	4b13      	ldr	r3, [pc, #76]	@ (80041f4 <prvTaskExitError+0x58>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ae:	d00b      	beq.n	80041c8 <prvTaskExitError+0x2c>
	__asm volatile
 80041b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	60fb      	str	r3, [r7, #12]
}
 80041c2:	bf00      	nop
 80041c4:	bf00      	nop
 80041c6:	e7fd      	b.n	80041c4 <prvTaskExitError+0x28>
	__asm volatile
 80041c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041cc:	f383 8811 	msr	BASEPRI, r3
 80041d0:	f3bf 8f6f 	isb	sy
 80041d4:	f3bf 8f4f 	dsb	sy
 80041d8:	60bb      	str	r3, [r7, #8]
}
 80041da:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80041dc:	bf00      	nop
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0fc      	beq.n	80041de <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80041e4:	bf00      	nop
 80041e6:	bf00      	nop
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	2000000c 	.word	0x2000000c
	...

08004200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004200:	4b07      	ldr	r3, [pc, #28]	@ (8004220 <pxCurrentTCBConst2>)
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	6808      	ldr	r0, [r1, #0]
 8004206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800420a:	f380 8809 	msr	PSP, r0
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f04f 0000 	mov.w	r0, #0
 8004216:	f380 8811 	msr	BASEPRI, r0
 800421a:	4770      	bx	lr
 800421c:	f3af 8000 	nop.w

08004220 <pxCurrentTCBConst2>:
 8004220:	20000868 	.word	0x20000868
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004224:	bf00      	nop
 8004226:	bf00      	nop

08004228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004228:	4808      	ldr	r0, [pc, #32]	@ (800424c <prvPortStartFirstTask+0x24>)
 800422a:	6800      	ldr	r0, [r0, #0]
 800422c:	6800      	ldr	r0, [r0, #0]
 800422e:	f380 8808 	msr	MSP, r0
 8004232:	f04f 0000 	mov.w	r0, #0
 8004236:	f380 8814 	msr	CONTROL, r0
 800423a:	b662      	cpsie	i
 800423c:	b661      	cpsie	f
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	f3bf 8f6f 	isb	sy
 8004246:	df00      	svc	0
 8004248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800424a:	bf00      	nop
 800424c:	e000ed08 	.word	0xe000ed08

08004250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004256:	4b47      	ldr	r3, [pc, #284]	@ (8004374 <xPortStartScheduler+0x124>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a47      	ldr	r2, [pc, #284]	@ (8004378 <xPortStartScheduler+0x128>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d10b      	bne.n	8004278 <xPortStartScheduler+0x28>
	__asm volatile
 8004260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	613b      	str	r3, [r7, #16]
}
 8004272:	bf00      	nop
 8004274:	bf00      	nop
 8004276:	e7fd      	b.n	8004274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004278:	4b3e      	ldr	r3, [pc, #248]	@ (8004374 <xPortStartScheduler+0x124>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a3f      	ldr	r2, [pc, #252]	@ (800437c <xPortStartScheduler+0x12c>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d10b      	bne.n	800429a <xPortStartScheduler+0x4a>
	__asm volatile
 8004282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004286:	f383 8811 	msr	BASEPRI, r3
 800428a:	f3bf 8f6f 	isb	sy
 800428e:	f3bf 8f4f 	dsb	sy
 8004292:	60fb      	str	r3, [r7, #12]
}
 8004294:	bf00      	nop
 8004296:	bf00      	nop
 8004298:	e7fd      	b.n	8004296 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800429a:	4b39      	ldr	r3, [pc, #228]	@ (8004380 <xPortStartScheduler+0x130>)
 800429c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	22ff      	movs	r2, #255	@ 0xff
 80042aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80042b4:	78fb      	ldrb	r3, [r7, #3]
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	4b31      	ldr	r3, [pc, #196]	@ (8004384 <xPortStartScheduler+0x134>)
 80042c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80042c2:	4b31      	ldr	r3, [pc, #196]	@ (8004388 <xPortStartScheduler+0x138>)
 80042c4:	2207      	movs	r2, #7
 80042c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042c8:	e009      	b.n	80042de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80042ca:	4b2f      	ldr	r3, [pc, #188]	@ (8004388 <xPortStartScheduler+0x138>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	4a2d      	ldr	r2, [pc, #180]	@ (8004388 <xPortStartScheduler+0x138>)
 80042d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80042d4:	78fb      	ldrb	r3, [r7, #3]
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	005b      	lsls	r3, r3, #1
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042de:	78fb      	ldrb	r3, [r7, #3]
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e6:	2b80      	cmp	r3, #128	@ 0x80
 80042e8:	d0ef      	beq.n	80042ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80042ea:	4b27      	ldr	r3, [pc, #156]	@ (8004388 <xPortStartScheduler+0x138>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f1c3 0307 	rsb	r3, r3, #7
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d00b      	beq.n	800430e <xPortStartScheduler+0xbe>
	__asm volatile
 80042f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fa:	f383 8811 	msr	BASEPRI, r3
 80042fe:	f3bf 8f6f 	isb	sy
 8004302:	f3bf 8f4f 	dsb	sy
 8004306:	60bb      	str	r3, [r7, #8]
}
 8004308:	bf00      	nop
 800430a:	bf00      	nop
 800430c:	e7fd      	b.n	800430a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800430e:	4b1e      	ldr	r3, [pc, #120]	@ (8004388 <xPortStartScheduler+0x138>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	021b      	lsls	r3, r3, #8
 8004314:	4a1c      	ldr	r2, [pc, #112]	@ (8004388 <xPortStartScheduler+0x138>)
 8004316:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004318:	4b1b      	ldr	r3, [pc, #108]	@ (8004388 <xPortStartScheduler+0x138>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004320:	4a19      	ldr	r2, [pc, #100]	@ (8004388 <xPortStartScheduler+0x138>)
 8004322:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	b2da      	uxtb	r2, r3
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800432c:	4b17      	ldr	r3, [pc, #92]	@ (800438c <xPortStartScheduler+0x13c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a16      	ldr	r2, [pc, #88]	@ (800438c <xPortStartScheduler+0x13c>)
 8004332:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004336:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004338:	4b14      	ldr	r3, [pc, #80]	@ (800438c <xPortStartScheduler+0x13c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a13      	ldr	r2, [pc, #76]	@ (800438c <xPortStartScheduler+0x13c>)
 800433e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004342:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004344:	f000 f8da 	bl	80044fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004348:	4b11      	ldr	r3, [pc, #68]	@ (8004390 <xPortStartScheduler+0x140>)
 800434a:	2200      	movs	r2, #0
 800434c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800434e:	f000 f8f9 	bl	8004544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004352:	4b10      	ldr	r3, [pc, #64]	@ (8004394 <xPortStartScheduler+0x144>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a0f      	ldr	r2, [pc, #60]	@ (8004394 <xPortStartScheduler+0x144>)
 8004358:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800435c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800435e:	f7ff ff63 	bl	8004228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004362:	f7ff f82d 	bl	80033c0 <vTaskSwitchContext>
	prvTaskExitError();
 8004366:	f7ff ff19 	bl	800419c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3718      	adds	r7, #24
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	e000ed00 	.word	0xe000ed00
 8004378:	410fc271 	.word	0x410fc271
 800437c:	410fc270 	.word	0x410fc270
 8004380:	e000e400 	.word	0xe000e400
 8004384:	20000e94 	.word	0x20000e94
 8004388:	20000e98 	.word	0x20000e98
 800438c:	e000ed20 	.word	0xe000ed20
 8004390:	2000000c 	.word	0x2000000c
 8004394:	e000ef34 	.word	0xe000ef34

08004398 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
	__asm volatile
 800439e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043a2:	f383 8811 	msr	BASEPRI, r3
 80043a6:	f3bf 8f6f 	isb	sy
 80043aa:	f3bf 8f4f 	dsb	sy
 80043ae:	607b      	str	r3, [r7, #4]
}
 80043b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80043b2:	4b10      	ldr	r3, [pc, #64]	@ (80043f4 <vPortEnterCritical+0x5c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	3301      	adds	r3, #1
 80043b8:	4a0e      	ldr	r2, [pc, #56]	@ (80043f4 <vPortEnterCritical+0x5c>)
 80043ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80043bc:	4b0d      	ldr	r3, [pc, #52]	@ (80043f4 <vPortEnterCritical+0x5c>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d110      	bne.n	80043e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80043c4:	4b0c      	ldr	r3, [pc, #48]	@ (80043f8 <vPortEnterCritical+0x60>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00b      	beq.n	80043e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80043ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d2:	f383 8811 	msr	BASEPRI, r3
 80043d6:	f3bf 8f6f 	isb	sy
 80043da:	f3bf 8f4f 	dsb	sy
 80043de:	603b      	str	r3, [r7, #0]
}
 80043e0:	bf00      	nop
 80043e2:	bf00      	nop
 80043e4:	e7fd      	b.n	80043e2 <vPortEnterCritical+0x4a>
	}
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	2000000c 	.word	0x2000000c
 80043f8:	e000ed04 	.word	0xe000ed04

080043fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004402:	4b12      	ldr	r3, [pc, #72]	@ (800444c <vPortExitCritical+0x50>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10b      	bne.n	8004422 <vPortExitCritical+0x26>
	__asm volatile
 800440a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800440e:	f383 8811 	msr	BASEPRI, r3
 8004412:	f3bf 8f6f 	isb	sy
 8004416:	f3bf 8f4f 	dsb	sy
 800441a:	607b      	str	r3, [r7, #4]
}
 800441c:	bf00      	nop
 800441e:	bf00      	nop
 8004420:	e7fd      	b.n	800441e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004422:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <vPortExitCritical+0x50>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	3b01      	subs	r3, #1
 8004428:	4a08      	ldr	r2, [pc, #32]	@ (800444c <vPortExitCritical+0x50>)
 800442a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800442c:	4b07      	ldr	r3, [pc, #28]	@ (800444c <vPortExitCritical+0x50>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d105      	bne.n	8004440 <vPortExitCritical+0x44>
 8004434:	2300      	movs	r3, #0
 8004436:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	f383 8811 	msr	BASEPRI, r3
}
 800443e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	2000000c 	.word	0x2000000c

08004450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004450:	f3ef 8009 	mrs	r0, PSP
 8004454:	f3bf 8f6f 	isb	sy
 8004458:	4b15      	ldr	r3, [pc, #84]	@ (80044b0 <pxCurrentTCBConst>)
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	f01e 0f10 	tst.w	lr, #16
 8004460:	bf08      	it	eq
 8004462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800446a:	6010      	str	r0, [r2, #0]
 800446c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004470:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004474:	f380 8811 	msr	BASEPRI, r0
 8004478:	f3bf 8f4f 	dsb	sy
 800447c:	f3bf 8f6f 	isb	sy
 8004480:	f7fe ff9e 	bl	80033c0 <vTaskSwitchContext>
 8004484:	f04f 0000 	mov.w	r0, #0
 8004488:	f380 8811 	msr	BASEPRI, r0
 800448c:	bc09      	pop	{r0, r3}
 800448e:	6819      	ldr	r1, [r3, #0]
 8004490:	6808      	ldr	r0, [r1, #0]
 8004492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004496:	f01e 0f10 	tst.w	lr, #16
 800449a:	bf08      	it	eq
 800449c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80044a0:	f380 8809 	msr	PSP, r0
 80044a4:	f3bf 8f6f 	isb	sy
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	f3af 8000 	nop.w

080044b0 <pxCurrentTCBConst>:
 80044b0:	20000868 	.word	0x20000868
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop

080044b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
	__asm volatile
 80044be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c2:	f383 8811 	msr	BASEPRI, r3
 80044c6:	f3bf 8f6f 	isb	sy
 80044ca:	f3bf 8f4f 	dsb	sy
 80044ce:	607b      	str	r3, [r7, #4]
}
 80044d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80044d2:	f7fe febb 	bl	800324c <xTaskIncrementTick>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d003      	beq.n	80044e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80044dc:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <xPortSysTickHandler+0x40>)
 80044de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	2300      	movs	r3, #0
 80044e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	f383 8811 	msr	BASEPRI, r3
}
 80044ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80044f0:	bf00      	nop
 80044f2:	3708      	adds	r7, #8
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	e000ed04 	.word	0xe000ed04

080044fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004500:	4b0b      	ldr	r3, [pc, #44]	@ (8004530 <vPortSetupTimerInterrupt+0x34>)
 8004502:	2200      	movs	r2, #0
 8004504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004506:	4b0b      	ldr	r3, [pc, #44]	@ (8004534 <vPortSetupTimerInterrupt+0x38>)
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800450c:	4b0a      	ldr	r3, [pc, #40]	@ (8004538 <vPortSetupTimerInterrupt+0x3c>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a0a      	ldr	r2, [pc, #40]	@ (800453c <vPortSetupTimerInterrupt+0x40>)
 8004512:	fba2 2303 	umull	r2, r3, r2, r3
 8004516:	099b      	lsrs	r3, r3, #6
 8004518:	4a09      	ldr	r2, [pc, #36]	@ (8004540 <vPortSetupTimerInterrupt+0x44>)
 800451a:	3b01      	subs	r3, #1
 800451c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800451e:	4b04      	ldr	r3, [pc, #16]	@ (8004530 <vPortSetupTimerInterrupt+0x34>)
 8004520:	2207      	movs	r2, #7
 8004522:	601a      	str	r2, [r3, #0]
}
 8004524:	bf00      	nop
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	e000e010 	.word	0xe000e010
 8004534:	e000e018 	.word	0xe000e018
 8004538:	20000000 	.word	0x20000000
 800453c:	10624dd3 	.word	0x10624dd3
 8004540:	e000e014 	.word	0xe000e014

08004544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004544:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004554 <vPortEnableVFP+0x10>
 8004548:	6801      	ldr	r1, [r0, #0]
 800454a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800454e:	6001      	str	r1, [r0, #0]
 8004550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004552:	bf00      	nop
 8004554:	e000ed88 	.word	0xe000ed88

08004558 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800455e:	f3ef 8305 	mrs	r3, IPSR
 8004562:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2b0f      	cmp	r3, #15
 8004568:	d915      	bls.n	8004596 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800456a:	4a18      	ldr	r2, [pc, #96]	@ (80045cc <vPortValidateInterruptPriority+0x74>)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4413      	add	r3, r2
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004574:	4b16      	ldr	r3, [pc, #88]	@ (80045d0 <vPortValidateInterruptPriority+0x78>)
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	7afa      	ldrb	r2, [r7, #11]
 800457a:	429a      	cmp	r2, r3
 800457c:	d20b      	bcs.n	8004596 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800457e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004582:	f383 8811 	msr	BASEPRI, r3
 8004586:	f3bf 8f6f 	isb	sy
 800458a:	f3bf 8f4f 	dsb	sy
 800458e:	607b      	str	r3, [r7, #4]
}
 8004590:	bf00      	nop
 8004592:	bf00      	nop
 8004594:	e7fd      	b.n	8004592 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004596:	4b0f      	ldr	r3, [pc, #60]	@ (80045d4 <vPortValidateInterruptPriority+0x7c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800459e:	4b0e      	ldr	r3, [pc, #56]	@ (80045d8 <vPortValidateInterruptPriority+0x80>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d90b      	bls.n	80045be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80045a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045aa:	f383 8811 	msr	BASEPRI, r3
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f3bf 8f4f 	dsb	sy
 80045b6:	603b      	str	r3, [r7, #0]
}
 80045b8:	bf00      	nop
 80045ba:	bf00      	nop
 80045bc:	e7fd      	b.n	80045ba <vPortValidateInterruptPriority+0x62>
	}
 80045be:	bf00      	nop
 80045c0:	3714      	adds	r7, #20
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	e000e3f0 	.word	0xe000e3f0
 80045d0:	20000e94 	.word	0x20000e94
 80045d4:	e000ed0c 	.word	0xe000ed0c
 80045d8:	20000e98 	.word	0x20000e98

080045dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08a      	sub	sp, #40	@ 0x28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80045e4:	2300      	movs	r3, #0
 80045e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80045e8:	f7fe fd74 	bl	80030d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80045ec:	4b5c      	ldr	r3, [pc, #368]	@ (8004760 <pvPortMalloc+0x184>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d101      	bne.n	80045f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80045f4:	f000 f924 	bl	8004840 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80045f8:	4b5a      	ldr	r3, [pc, #360]	@ (8004764 <pvPortMalloc+0x188>)
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4013      	ands	r3, r2
 8004600:	2b00      	cmp	r3, #0
 8004602:	f040 8095 	bne.w	8004730 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d01e      	beq.n	800464a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800460c:	2208      	movs	r2, #8
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4413      	add	r3, r2
 8004612:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	2b00      	cmp	r3, #0
 800461c:	d015      	beq.n	800464a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f023 0307 	bic.w	r3, r3, #7
 8004624:	3308      	adds	r3, #8
 8004626:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f003 0307 	and.w	r3, r3, #7
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00b      	beq.n	800464a <pvPortMalloc+0x6e>
	__asm volatile
 8004632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004636:	f383 8811 	msr	BASEPRI, r3
 800463a:	f3bf 8f6f 	isb	sy
 800463e:	f3bf 8f4f 	dsb	sy
 8004642:	617b      	str	r3, [r7, #20]
}
 8004644:	bf00      	nop
 8004646:	bf00      	nop
 8004648:	e7fd      	b.n	8004646 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d06f      	beq.n	8004730 <pvPortMalloc+0x154>
 8004650:	4b45      	ldr	r3, [pc, #276]	@ (8004768 <pvPortMalloc+0x18c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	429a      	cmp	r2, r3
 8004658:	d86a      	bhi.n	8004730 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800465a:	4b44      	ldr	r3, [pc, #272]	@ (800476c <pvPortMalloc+0x190>)
 800465c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800465e:	4b43      	ldr	r3, [pc, #268]	@ (800476c <pvPortMalloc+0x190>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004664:	e004      	b.n	8004670 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800466a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	429a      	cmp	r2, r3
 8004678:	d903      	bls.n	8004682 <pvPortMalloc+0xa6>
 800467a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1f1      	bne.n	8004666 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004682:	4b37      	ldr	r3, [pc, #220]	@ (8004760 <pvPortMalloc+0x184>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004688:	429a      	cmp	r2, r3
 800468a:	d051      	beq.n	8004730 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800468c:	6a3b      	ldr	r3, [r7, #32]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2208      	movs	r2, #8
 8004692:	4413      	add	r3, r2
 8004694:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	6a3b      	ldr	r3, [r7, #32]
 800469c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800469e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a0:	685a      	ldr	r2, [r3, #4]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	1ad2      	subs	r2, r2, r3
 80046a6:	2308      	movs	r3, #8
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d920      	bls.n	80046f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80046ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4413      	add	r3, r2
 80046b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00b      	beq.n	80046d8 <pvPortMalloc+0xfc>
	__asm volatile
 80046c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046c4:	f383 8811 	msr	BASEPRI, r3
 80046c8:	f3bf 8f6f 	isb	sy
 80046cc:	f3bf 8f4f 	dsb	sy
 80046d0:	613b      	str	r3, [r7, #16]
}
 80046d2:	bf00      	nop
 80046d4:	bf00      	nop
 80046d6:	e7fd      	b.n	80046d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	1ad2      	subs	r2, r2, r3
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80046e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80046ea:	69b8      	ldr	r0, [r7, #24]
 80046ec:	f000 f90a 	bl	8004904 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80046f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004768 <pvPortMalloc+0x18c>)
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004768 <pvPortMalloc+0x18c>)
 80046fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80046fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004768 <pvPortMalloc+0x18c>)
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	4b1b      	ldr	r3, [pc, #108]	@ (8004770 <pvPortMalloc+0x194>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	429a      	cmp	r2, r3
 8004708:	d203      	bcs.n	8004712 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800470a:	4b17      	ldr	r3, [pc, #92]	@ (8004768 <pvPortMalloc+0x18c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a18      	ldr	r2, [pc, #96]	@ (8004770 <pvPortMalloc+0x194>)
 8004710:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	4b13      	ldr	r3, [pc, #76]	@ (8004764 <pvPortMalloc+0x188>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	431a      	orrs	r2, r3
 800471c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004722:	2200      	movs	r2, #0
 8004724:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004726:	4b13      	ldr	r3, [pc, #76]	@ (8004774 <pvPortMalloc+0x198>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	3301      	adds	r3, #1
 800472c:	4a11      	ldr	r2, [pc, #68]	@ (8004774 <pvPortMalloc+0x198>)
 800472e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004730:	f7fe fcde 	bl	80030f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	f003 0307 	and.w	r3, r3, #7
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00b      	beq.n	8004756 <pvPortMalloc+0x17a>
	__asm volatile
 800473e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004742:	f383 8811 	msr	BASEPRI, r3
 8004746:	f3bf 8f6f 	isb	sy
 800474a:	f3bf 8f4f 	dsb	sy
 800474e:	60fb      	str	r3, [r7, #12]
}
 8004750:	bf00      	nop
 8004752:	bf00      	nop
 8004754:	e7fd      	b.n	8004752 <pvPortMalloc+0x176>
	return pvReturn;
 8004756:	69fb      	ldr	r3, [r7, #28]
}
 8004758:	4618      	mov	r0, r3
 800475a:	3728      	adds	r7, #40	@ 0x28
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	20004aa4 	.word	0x20004aa4
 8004764:	20004ab8 	.word	0x20004ab8
 8004768:	20004aa8 	.word	0x20004aa8
 800476c:	20004a9c 	.word	0x20004a9c
 8004770:	20004aac 	.word	0x20004aac
 8004774:	20004ab0 	.word	0x20004ab0

08004778 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d04f      	beq.n	800482a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800478a:	2308      	movs	r3, #8
 800478c:	425b      	negs	r3, r3
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	4413      	add	r3, r2
 8004792:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	685a      	ldr	r2, [r3, #4]
 800479c:	4b25      	ldr	r3, [pc, #148]	@ (8004834 <vPortFree+0xbc>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4013      	ands	r3, r2
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10b      	bne.n	80047be <vPortFree+0x46>
	__asm volatile
 80047a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	60fb      	str	r3, [r7, #12]
}
 80047b8:	bf00      	nop
 80047ba:	bf00      	nop
 80047bc:	e7fd      	b.n	80047ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00b      	beq.n	80047de <vPortFree+0x66>
	__asm volatile
 80047c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ca:	f383 8811 	msr	BASEPRI, r3
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f3bf 8f4f 	dsb	sy
 80047d6:	60bb      	str	r3, [r7, #8]
}
 80047d8:	bf00      	nop
 80047da:	bf00      	nop
 80047dc:	e7fd      	b.n	80047da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	685a      	ldr	r2, [r3, #4]
 80047e2:	4b14      	ldr	r3, [pc, #80]	@ (8004834 <vPortFree+0xbc>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4013      	ands	r3, r2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d01e      	beq.n	800482a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d11a      	bne.n	800482a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004834 <vPortFree+0xbc>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	43db      	mvns	r3, r3
 80047fe:	401a      	ands	r2, r3
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004804:	f7fe fc66 	bl	80030d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	4b0a      	ldr	r3, [pc, #40]	@ (8004838 <vPortFree+0xc0>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4413      	add	r3, r2
 8004812:	4a09      	ldr	r2, [pc, #36]	@ (8004838 <vPortFree+0xc0>)
 8004814:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004816:	6938      	ldr	r0, [r7, #16]
 8004818:	f000 f874 	bl	8004904 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800481c:	4b07      	ldr	r3, [pc, #28]	@ (800483c <vPortFree+0xc4>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	3301      	adds	r3, #1
 8004822:	4a06      	ldr	r2, [pc, #24]	@ (800483c <vPortFree+0xc4>)
 8004824:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004826:	f7fe fc63 	bl	80030f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800482a:	bf00      	nop
 800482c:	3718      	adds	r7, #24
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	20004ab8 	.word	0x20004ab8
 8004838:	20004aa8 	.word	0x20004aa8
 800483c:	20004ab4 	.word	0x20004ab4

08004840 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004846:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800484a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800484c:	4b27      	ldr	r3, [pc, #156]	@ (80048ec <prvHeapInit+0xac>)
 800484e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f003 0307 	and.w	r3, r3, #7
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00c      	beq.n	8004874 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	3307      	adds	r3, #7
 800485e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 0307 	bic.w	r3, r3, #7
 8004866:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	4a1f      	ldr	r2, [pc, #124]	@ (80048ec <prvHeapInit+0xac>)
 8004870:	4413      	add	r3, r2
 8004872:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004878:	4a1d      	ldr	r2, [pc, #116]	@ (80048f0 <prvHeapInit+0xb0>)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800487e:	4b1c      	ldr	r3, [pc, #112]	@ (80048f0 <prvHeapInit+0xb0>)
 8004880:	2200      	movs	r2, #0
 8004882:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	4413      	add	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800488c:	2208      	movs	r2, #8
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	1a9b      	subs	r3, r3, r2
 8004892:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 0307 	bic.w	r3, r3, #7
 800489a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4a15      	ldr	r2, [pc, #84]	@ (80048f4 <prvHeapInit+0xb4>)
 80048a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80048a2:	4b14      	ldr	r3, [pc, #80]	@ (80048f4 <prvHeapInit+0xb4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2200      	movs	r2, #0
 80048a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80048aa:	4b12      	ldr	r3, [pc, #72]	@ (80048f4 <prvHeapInit+0xb4>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2200      	movs	r2, #0
 80048b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	1ad2      	subs	r2, r2, r3
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048c0:	4b0c      	ldr	r3, [pc, #48]	@ (80048f4 <prvHeapInit+0xb4>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	4a0a      	ldr	r2, [pc, #40]	@ (80048f8 <prvHeapInit+0xb8>)
 80048ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	4a09      	ldr	r2, [pc, #36]	@ (80048fc <prvHeapInit+0xbc>)
 80048d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048d8:	4b09      	ldr	r3, [pc, #36]	@ (8004900 <prvHeapInit+0xc0>)
 80048da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80048de:	601a      	str	r2, [r3, #0]
}
 80048e0:	bf00      	nop
 80048e2:	3714      	adds	r7, #20
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr
 80048ec:	20000e9c 	.word	0x20000e9c
 80048f0:	20004a9c 	.word	0x20004a9c
 80048f4:	20004aa4 	.word	0x20004aa4
 80048f8:	20004aac 	.word	0x20004aac
 80048fc:	20004aa8 	.word	0x20004aa8
 8004900:	20004ab8 	.word	0x20004ab8

08004904 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800490c:	4b28      	ldr	r3, [pc, #160]	@ (80049b0 <prvInsertBlockIntoFreeList+0xac>)
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	e002      	b.n	8004918 <prvInsertBlockIntoFreeList+0x14>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	60fb      	str	r3, [r7, #12]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	429a      	cmp	r2, r3
 8004920:	d8f7      	bhi.n	8004912 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	4413      	add	r3, r2
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	429a      	cmp	r2, r3
 8004932:	d108      	bne.n	8004946 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	441a      	add	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	68ba      	ldr	r2, [r7, #8]
 8004950:	441a      	add	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d118      	bne.n	800498c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	4b15      	ldr	r3, [pc, #84]	@ (80049b4 <prvInsertBlockIntoFreeList+0xb0>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	429a      	cmp	r2, r3
 8004964:	d00d      	beq.n	8004982 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	441a      	add	r2, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	601a      	str	r2, [r3, #0]
 8004980:	e008      	b.n	8004994 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004982:	4b0c      	ldr	r3, [pc, #48]	@ (80049b4 <prvInsertBlockIntoFreeList+0xb0>)
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	e003      	b.n	8004994 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	429a      	cmp	r2, r3
 800499a:	d002      	beq.n	80049a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	20004a9c 	.word	0x20004a9c
 80049b4:	20004aa4 	.word	0x20004aa4

080049b8 <memset>:
 80049b8:	4402      	add	r2, r0
 80049ba:	4603      	mov	r3, r0
 80049bc:	4293      	cmp	r3, r2
 80049be:	d100      	bne.n	80049c2 <memset+0xa>
 80049c0:	4770      	bx	lr
 80049c2:	f803 1b01 	strb.w	r1, [r3], #1
 80049c6:	e7f9      	b.n	80049bc <memset+0x4>

080049c8 <_reclaim_reent>:
 80049c8:	4b29      	ldr	r3, [pc, #164]	@ (8004a70 <_reclaim_reent+0xa8>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4283      	cmp	r3, r0
 80049ce:	b570      	push	{r4, r5, r6, lr}
 80049d0:	4604      	mov	r4, r0
 80049d2:	d04b      	beq.n	8004a6c <_reclaim_reent+0xa4>
 80049d4:	69c3      	ldr	r3, [r0, #28]
 80049d6:	b1ab      	cbz	r3, 8004a04 <_reclaim_reent+0x3c>
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	b16b      	cbz	r3, 80049f8 <_reclaim_reent+0x30>
 80049dc:	2500      	movs	r5, #0
 80049de:	69e3      	ldr	r3, [r4, #28]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	5959      	ldr	r1, [r3, r5]
 80049e4:	2900      	cmp	r1, #0
 80049e6:	d13b      	bne.n	8004a60 <_reclaim_reent+0x98>
 80049e8:	3504      	adds	r5, #4
 80049ea:	2d80      	cmp	r5, #128	@ 0x80
 80049ec:	d1f7      	bne.n	80049de <_reclaim_reent+0x16>
 80049ee:	69e3      	ldr	r3, [r4, #28]
 80049f0:	4620      	mov	r0, r4
 80049f2:	68d9      	ldr	r1, [r3, #12]
 80049f4:	f000 f872 	bl	8004adc <_free_r>
 80049f8:	69e3      	ldr	r3, [r4, #28]
 80049fa:	6819      	ldr	r1, [r3, #0]
 80049fc:	b111      	cbz	r1, 8004a04 <_reclaim_reent+0x3c>
 80049fe:	4620      	mov	r0, r4
 8004a00:	f000 f86c 	bl	8004adc <_free_r>
 8004a04:	6961      	ldr	r1, [r4, #20]
 8004a06:	b111      	cbz	r1, 8004a0e <_reclaim_reent+0x46>
 8004a08:	4620      	mov	r0, r4
 8004a0a:	f000 f867 	bl	8004adc <_free_r>
 8004a0e:	69e1      	ldr	r1, [r4, #28]
 8004a10:	b111      	cbz	r1, 8004a18 <_reclaim_reent+0x50>
 8004a12:	4620      	mov	r0, r4
 8004a14:	f000 f862 	bl	8004adc <_free_r>
 8004a18:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004a1a:	b111      	cbz	r1, 8004a22 <_reclaim_reent+0x5a>
 8004a1c:	4620      	mov	r0, r4
 8004a1e:	f000 f85d 	bl	8004adc <_free_r>
 8004a22:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a24:	b111      	cbz	r1, 8004a2c <_reclaim_reent+0x64>
 8004a26:	4620      	mov	r0, r4
 8004a28:	f000 f858 	bl	8004adc <_free_r>
 8004a2c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004a2e:	b111      	cbz	r1, 8004a36 <_reclaim_reent+0x6e>
 8004a30:	4620      	mov	r0, r4
 8004a32:	f000 f853 	bl	8004adc <_free_r>
 8004a36:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004a38:	b111      	cbz	r1, 8004a40 <_reclaim_reent+0x78>
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	f000 f84e 	bl	8004adc <_free_r>
 8004a40:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004a42:	b111      	cbz	r1, 8004a4a <_reclaim_reent+0x82>
 8004a44:	4620      	mov	r0, r4
 8004a46:	f000 f849 	bl	8004adc <_free_r>
 8004a4a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004a4c:	b111      	cbz	r1, 8004a54 <_reclaim_reent+0x8c>
 8004a4e:	4620      	mov	r0, r4
 8004a50:	f000 f844 	bl	8004adc <_free_r>
 8004a54:	6a23      	ldr	r3, [r4, #32]
 8004a56:	b14b      	cbz	r3, 8004a6c <_reclaim_reent+0xa4>
 8004a58:	4620      	mov	r0, r4
 8004a5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004a5e:	4718      	bx	r3
 8004a60:	680e      	ldr	r6, [r1, #0]
 8004a62:	4620      	mov	r0, r4
 8004a64:	f000 f83a 	bl	8004adc <_free_r>
 8004a68:	4631      	mov	r1, r6
 8004a6a:	e7bb      	b.n	80049e4 <_reclaim_reent+0x1c>
 8004a6c:	bd70      	pop	{r4, r5, r6, pc}
 8004a6e:	bf00      	nop
 8004a70:	20000010 	.word	0x20000010

08004a74 <__libc_init_array>:
 8004a74:	b570      	push	{r4, r5, r6, lr}
 8004a76:	4d0d      	ldr	r5, [pc, #52]	@ (8004aac <__libc_init_array+0x38>)
 8004a78:	4c0d      	ldr	r4, [pc, #52]	@ (8004ab0 <__libc_init_array+0x3c>)
 8004a7a:	1b64      	subs	r4, r4, r5
 8004a7c:	10a4      	asrs	r4, r4, #2
 8004a7e:	2600      	movs	r6, #0
 8004a80:	42a6      	cmp	r6, r4
 8004a82:	d109      	bne.n	8004a98 <__libc_init_array+0x24>
 8004a84:	4d0b      	ldr	r5, [pc, #44]	@ (8004ab4 <__libc_init_array+0x40>)
 8004a86:	4c0c      	ldr	r4, [pc, #48]	@ (8004ab8 <__libc_init_array+0x44>)
 8004a88:	f000 f87e 	bl	8004b88 <_init>
 8004a8c:	1b64      	subs	r4, r4, r5
 8004a8e:	10a4      	asrs	r4, r4, #2
 8004a90:	2600      	movs	r6, #0
 8004a92:	42a6      	cmp	r6, r4
 8004a94:	d105      	bne.n	8004aa2 <__libc_init_array+0x2e>
 8004a96:	bd70      	pop	{r4, r5, r6, pc}
 8004a98:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a9c:	4798      	blx	r3
 8004a9e:	3601      	adds	r6, #1
 8004aa0:	e7ee      	b.n	8004a80 <__libc_init_array+0xc>
 8004aa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aa6:	4798      	blx	r3
 8004aa8:	3601      	adds	r6, #1
 8004aaa:	e7f2      	b.n	8004a92 <__libc_init_array+0x1e>
 8004aac:	08004c68 	.word	0x08004c68
 8004ab0:	08004c68 	.word	0x08004c68
 8004ab4:	08004c68 	.word	0x08004c68
 8004ab8:	08004c6c 	.word	0x08004c6c

08004abc <__retarget_lock_acquire_recursive>:
 8004abc:	4770      	bx	lr

08004abe <__retarget_lock_release_recursive>:
 8004abe:	4770      	bx	lr

08004ac0 <memcpy>:
 8004ac0:	440a      	add	r2, r1
 8004ac2:	4291      	cmp	r1, r2
 8004ac4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ac8:	d100      	bne.n	8004acc <memcpy+0xc>
 8004aca:	4770      	bx	lr
 8004acc:	b510      	push	{r4, lr}
 8004ace:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ad2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ad6:	4291      	cmp	r1, r2
 8004ad8:	d1f9      	bne.n	8004ace <memcpy+0xe>
 8004ada:	bd10      	pop	{r4, pc}

08004adc <_free_r>:
 8004adc:	b538      	push	{r3, r4, r5, lr}
 8004ade:	4605      	mov	r5, r0
 8004ae0:	2900      	cmp	r1, #0
 8004ae2:	d041      	beq.n	8004b68 <_free_r+0x8c>
 8004ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ae8:	1f0c      	subs	r4, r1, #4
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	bfb8      	it	lt
 8004aee:	18e4      	addlt	r4, r4, r3
 8004af0:	f000 f83e 	bl	8004b70 <__malloc_lock>
 8004af4:	4a1d      	ldr	r2, [pc, #116]	@ (8004b6c <_free_r+0x90>)
 8004af6:	6813      	ldr	r3, [r2, #0]
 8004af8:	b933      	cbnz	r3, 8004b08 <_free_r+0x2c>
 8004afa:	6063      	str	r3, [r4, #4]
 8004afc:	6014      	str	r4, [r2, #0]
 8004afe:	4628      	mov	r0, r5
 8004b00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b04:	f000 b83a 	b.w	8004b7c <__malloc_unlock>
 8004b08:	42a3      	cmp	r3, r4
 8004b0a:	d908      	bls.n	8004b1e <_free_r+0x42>
 8004b0c:	6820      	ldr	r0, [r4, #0]
 8004b0e:	1821      	adds	r1, r4, r0
 8004b10:	428b      	cmp	r3, r1
 8004b12:	bf01      	itttt	eq
 8004b14:	6819      	ldreq	r1, [r3, #0]
 8004b16:	685b      	ldreq	r3, [r3, #4]
 8004b18:	1809      	addeq	r1, r1, r0
 8004b1a:	6021      	streq	r1, [r4, #0]
 8004b1c:	e7ed      	b.n	8004afa <_free_r+0x1e>
 8004b1e:	461a      	mov	r2, r3
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	b10b      	cbz	r3, 8004b28 <_free_r+0x4c>
 8004b24:	42a3      	cmp	r3, r4
 8004b26:	d9fa      	bls.n	8004b1e <_free_r+0x42>
 8004b28:	6811      	ldr	r1, [r2, #0]
 8004b2a:	1850      	adds	r0, r2, r1
 8004b2c:	42a0      	cmp	r0, r4
 8004b2e:	d10b      	bne.n	8004b48 <_free_r+0x6c>
 8004b30:	6820      	ldr	r0, [r4, #0]
 8004b32:	4401      	add	r1, r0
 8004b34:	1850      	adds	r0, r2, r1
 8004b36:	4283      	cmp	r3, r0
 8004b38:	6011      	str	r1, [r2, #0]
 8004b3a:	d1e0      	bne.n	8004afe <_free_r+0x22>
 8004b3c:	6818      	ldr	r0, [r3, #0]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	6053      	str	r3, [r2, #4]
 8004b42:	4408      	add	r0, r1
 8004b44:	6010      	str	r0, [r2, #0]
 8004b46:	e7da      	b.n	8004afe <_free_r+0x22>
 8004b48:	d902      	bls.n	8004b50 <_free_r+0x74>
 8004b4a:	230c      	movs	r3, #12
 8004b4c:	602b      	str	r3, [r5, #0]
 8004b4e:	e7d6      	b.n	8004afe <_free_r+0x22>
 8004b50:	6820      	ldr	r0, [r4, #0]
 8004b52:	1821      	adds	r1, r4, r0
 8004b54:	428b      	cmp	r3, r1
 8004b56:	bf04      	itt	eq
 8004b58:	6819      	ldreq	r1, [r3, #0]
 8004b5a:	685b      	ldreq	r3, [r3, #4]
 8004b5c:	6063      	str	r3, [r4, #4]
 8004b5e:	bf04      	itt	eq
 8004b60:	1809      	addeq	r1, r1, r0
 8004b62:	6021      	streq	r1, [r4, #0]
 8004b64:	6054      	str	r4, [r2, #4]
 8004b66:	e7ca      	b.n	8004afe <_free_r+0x22>
 8004b68:	bd38      	pop	{r3, r4, r5, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20004bf8 	.word	0x20004bf8

08004b70 <__malloc_lock>:
 8004b70:	4801      	ldr	r0, [pc, #4]	@ (8004b78 <__malloc_lock+0x8>)
 8004b72:	f7ff bfa3 	b.w	8004abc <__retarget_lock_acquire_recursive>
 8004b76:	bf00      	nop
 8004b78:	20004bf4 	.word	0x20004bf4

08004b7c <__malloc_unlock>:
 8004b7c:	4801      	ldr	r0, [pc, #4]	@ (8004b84 <__malloc_unlock+0x8>)
 8004b7e:	f7ff bf9e 	b.w	8004abe <__retarget_lock_release_recursive>
 8004b82:	bf00      	nop
 8004b84:	20004bf4 	.word	0x20004bf4

08004b88 <_init>:
 8004b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b8a:	bf00      	nop
 8004b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b8e:	bc08      	pop	{r3}
 8004b90:	469e      	mov	lr, r3
 8004b92:	4770      	bx	lr

08004b94 <_fini>:
 8004b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b96:	bf00      	nop
 8004b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b9a:	bc08      	pop	{r3}
 8004b9c:	469e      	mov	lr, r3
 8004b9e:	4770      	bx	lr
