digraph "CFG for 'vec_expm1f' function" {
	label="CFG for 'vec_expm1f' function";

	Node0x588b810 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %43\l|{<s0>T|<s1>F}}"];
	Node0x588b810:s0 -> Node0x588c5b0;
	Node0x588b810:s1 -> Node0x588d820;
	Node0x588c5b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = fmul float %17, 0x3FF7154760000000\l  %19 = tail call float @llvm.rint.f32(float %18)\l  %20 = fneg float %19\l  %21 = tail call float @llvm.fma.f32(float %20, float 0x3FE62E4300000000,\l... float %17)\l  %22 = tail call float @llvm.fma.f32(float %20, float 0xBE205C6100000000,\l... float %21)\l  %23 = tail call float @llvm.fmuladd.f32(float %22, float 0x3F2A267620000000,\l... float 0x3F56D2E000000000)\l  %24 = tail call float @llvm.fmuladd.f32(float %22, float %23, float\l... 0x3F8110FF20000000)\l  %25 = tail call float @llvm.fmuladd.f32(float %22, float %24, float\l... 0x3FA5555020000000)\l  %26 = tail call float @llvm.fmuladd.f32(float %22, float %25, float\l... 0x3FC5555560000000)\l  %27 = tail call float @llvm.fmuladd.f32(float %22, float %26, float\l... 5.000000e-01)\l  %28 = fmul float %22, %27\l  %29 = tail call float @llvm.fma.f32(float %22, float %28, float %22)\l  %30 = fcmp oeq float %19, 1.280000e+02\l  %31 = fptosi float %19 to i32\l  %32 = select i1 %30, i32 127, i32 %31\l  %33 = tail call float @llvm.amdgcn.ldexp.f32(float 1.000000e+00, i32 %32)\l  %34 = fadd float %33, -1.000000e+00\l  %35 = tail call float @llvm.fma.f32(float %33, float %29, float %34)\l  %36 = fmul float %35, 2.000000e+00\l  %37 = select i1 %30, float %36, float %35\l  %38 = fcmp ogt float %17, 0x40562E42E0000000\l  %39 = select i1 %38, float 0x7FF0000000000000, float %37\l  %40 = fcmp olt float %17, -1.700000e+01\l  %41 = select i1 %40, float -1.000000e+00, float %39\l  %42 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %41, float addrspace(1)* %42, align 4, !tbaa !7\l  br label %43\l}"];
	Node0x588c5b0 -> Node0x588d820;
	Node0x588d820 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
