

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Tue Oct 15 01:33:05 2019

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        example
* Solution:       ku060_solution
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      4.55|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+----------+
    |   Latency  |  Interval  | Pipeline |
    | min |  max | min |  max |   Type   |
    +-----+------+-----+------+----------+
    |   14|  4390|   15|  4391| dataflow |
    +-----+------+-----+------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+------+-----+------+---------+
        |                                 |                      |   Latency  |  Interval  | Pipeline|
        |             Instance            |        Module        | min |  max | min |  max |   Type  |
        +---------------------------------+----------------------+-----+------+-----+------+---------+
        |grp_Block_codeRepl1510_p_fu_158  |Block_codeRepl1510_p  |   14|  4390|   14|  4390|   none  |
        +---------------------------------+----------------------+-----+------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |       87|     10|   13521|   15622|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       87|     10|   13521|   15622|
+-----------------+---------+-------+--------+--------+
|Available        |     2160|   2760|  663360|  331680|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|   ~0  |       2|       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+-------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Block_codeRepl1510_p_U0  |Block_codeRepl1510_p  |       87|     10|  13521|  15622|
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Total                    |                      |       87|     10|  13521|  15622|
    +-------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|prt_nw2sbu_TDATA   |  in |  256|    axis    | prt_nw2sbu_V_data_V |    pointer   |
|prt_nw2sbu_TKEEP   |  in |   32|    axis    | prt_nw2sbu_V_keep_V |    pointer   |
|prt_nw2sbu_TLAST   |  in |    1|    axis    | prt_nw2sbu_V_last_V |    pointer   |
|prt_nw2sbu_TID     |  in |    3|    axis    |  prt_nw2sbu_V_id_V  |    pointer   |
|prt_nw2sbu_TUSER   |  in |   12|    axis    | prt_nw2sbu_V_user_V |    pointer   |
|prt_nw2sbu_TVALID  |  in |    1|    axis    | prt_nw2sbu_V_user_V |    pointer   |
|prt_nw2sbu_TREADY  | out |    1|    axis    | prt_nw2sbu_V_user_V |    pointer   |
|prt_cx2sbu_TDATA   |  in |  256|    axis    | prt_cx2sbu_V_data_V |    pointer   |
|prt_cx2sbu_TKEEP   |  in |   32|    axis    | prt_cx2sbu_V_keep_V |    pointer   |
|prt_cx2sbu_TLAST   |  in |    1|    axis    | prt_cx2sbu_V_last_V |    pointer   |
|prt_cx2sbu_TID     |  in |    3|    axis    |  prt_cx2sbu_V_id_V  |    pointer   |
|prt_cx2sbu_TUSER   |  in |   12|    axis    | prt_cx2sbu_V_user_V |    pointer   |
|prt_cx2sbu_TVALID  |  in |    1|    axis    | prt_cx2sbu_V_user_V |    pointer   |
|prt_cx2sbu_TREADY  | out |    1|    axis    | prt_cx2sbu_V_user_V |    pointer   |
|mlx2sbu_TDATA      |  in |  256|    axis    |   mlx2sbu_V_data_V  |    pointer   |
|mlx2sbu_TKEEP      |  in |   32|    axis    |   mlx2sbu_V_keep_V  |    pointer   |
|mlx2sbu_TLAST      |  in |    1|    axis    |   mlx2sbu_V_last_V  |    pointer   |
|mlx2sbu_TID        |  in |    3|    axis    |    mlx2sbu_V_id_V   |    pointer   |
|mlx2sbu_TUSER      |  in |   12|    axis    |   mlx2sbu_V_user_V  |    pointer   |
|mlx2sbu_TVALID     |  in |    1|    axis    |   mlx2sbu_V_user_V  |    pointer   |
|mlx2sbu_TREADY     | out |    1|    axis    |   mlx2sbu_V_user_V  |    pointer   |
|sbu2prt_cx_TDATA   | out |  256|    axis    | sbu2prt_cx_V_data_V |    pointer   |
|sbu2prt_cx_TKEEP   | out |   32|    axis    | sbu2prt_cx_V_keep_V |    pointer   |
|sbu2prt_cx_TLAST   | out |    1|    axis    | sbu2prt_cx_V_last_V |    pointer   |
|sbu2prt_cx_TID     | out |    3|    axis    |  sbu2prt_cx_V_id_V  |    pointer   |
|sbu2prt_cx_TUSER   | out |   12|    axis    | sbu2prt_cx_V_user_V |    pointer   |
|sbu2prt_cx_TVALID  | out |    1|    axis    | sbu2prt_cx_V_user_V |    pointer   |
|sbu2prt_cx_TREADY  |  in |    1|    axis    | sbu2prt_cx_V_user_V |    pointer   |
|sbu2prt_nw_TDATA   | out |  256|    axis    | sbu2prt_nw_V_data_V |    pointer   |
|sbu2prt_nw_TKEEP   | out |   32|    axis    | sbu2prt_nw_V_keep_V |    pointer   |
|sbu2prt_nw_TLAST   | out |    1|    axis    | sbu2prt_nw_V_last_V |    pointer   |
|sbu2prt_nw_TID     | out |    3|    axis    |  sbu2prt_nw_V_id_V  |    pointer   |
|sbu2prt_nw_TUSER   | out |   12|    axis    | sbu2prt_nw_V_user_V |    pointer   |
|sbu2prt_nw_TVALID  | out |    1|    axis    | sbu2prt_nw_V_user_V |    pointer   |
|sbu2prt_nw_TREADY  |  in |    1|    axis    | sbu2prt_nw_V_user_V |    pointer   |
|sbu2mlx_TDATA      | out |  256|    axis    |   sbu2mlx_V_data_V  |    pointer   |
|sbu2mlx_TKEEP      | out |   32|    axis    |   sbu2mlx_V_keep_V  |    pointer   |
|sbu2mlx_TLAST      | out |    1|    axis    |   sbu2mlx_V_last_V  |    pointer   |
|sbu2mlx_TID        | out |    3|    axis    |    sbu2mlx_V_id_V   |    pointer   |
|sbu2mlx_TUSER      | out |   12|    axis    |   sbu2mlx_V_user_V  |    pointer   |
|sbu2mlx_TVALID     | out |    1|    axis    |   sbu2mlx_V_user_V  |    pointer   |
|sbu2mlx_TREADY     |  in |    1|    axis    |   sbu2mlx_V_user_V  |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_hs |       example       | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |       example       | return value |
|ap_done            | out |    1| ap_ctrl_hs |       example       | return value |
|ap_start           |  in |    1| ap_ctrl_hs |       example       | return value |
|ap_ready           | out |    1| ap_ctrl_hs |       example       | return value |
|ap_idle            | out |    1| ap_ctrl_hs |       example       | return value |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: StgValue_4 (106)  [2/2] 2.39ns
codeRepl:38  call fastcc void @Block_codeRepl1510_p(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V, i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V)


 <State 2>: 0.00ns
ST_2: StgValue_5 (106)  [1/2] 0.00ns
codeRepl:38  call fastcc void @Block_codeRepl1510_p(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V, i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V)


 <State 3>: 0.00ns
ST_3: StgValue_6 (68)  [1/1] 0.00ns  loc: example/example.cpp:495
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_7 (69)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i256* %prt_nw2sbu_V_data_V), !map !298

ST_3: StgValue_8 (70)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %prt_nw2sbu_V_keep_V), !map !304

ST_3: StgValue_9 (71)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %prt_nw2sbu_V_last_V), !map !308

ST_3: StgValue_10 (72)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i3* %prt_nw2sbu_V_id_V), !map !312

ST_3: StgValue_11 (73)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i12* %prt_nw2sbu_V_user_V), !map !316

ST_3: StgValue_12 (74)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i256* %prt_cx2sbu_V_data_V), !map !320

ST_3: StgValue_13 (75)  [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %prt_cx2sbu_V_keep_V), !map !324

ST_3: StgValue_14 (76)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %prt_cx2sbu_V_last_V), !map !328

ST_3: StgValue_15 (77)  [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i3* %prt_cx2sbu_V_id_V), !map !332

ST_3: StgValue_16 (78)  [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i12* %prt_cx2sbu_V_user_V), !map !336

ST_3: StgValue_17 (79)  [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i256* %mlx2sbu_V_data_V), !map !340

ST_3: StgValue_18 (80)  [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mlx2sbu_V_keep_V), !map !344

ST_3: StgValue_19 (81)  [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %mlx2sbu_V_last_V), !map !348

ST_3: StgValue_20 (82)  [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i3* %mlx2sbu_V_id_V), !map !352

ST_3: StgValue_21 (83)  [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i12* %mlx2sbu_V_user_V), !map !356

ST_3: StgValue_22 (84)  [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i256* %sbu2prt_cx_V_data_V), !map !360

ST_3: StgValue_23 (85)  [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sbu2prt_cx_V_keep_V), !map !364

ST_3: StgValue_24 (86)  [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sbu2prt_cx_V_last_V), !map !368

ST_3: StgValue_25 (87)  [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecBitsMap(i3* %sbu2prt_cx_V_id_V), !map !372

ST_3: StgValue_26 (88)  [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecBitsMap(i12* %sbu2prt_cx_V_user_V), !map !376

ST_3: StgValue_27 (89)  [1/1] 0.00ns
codeRepl:21  call void (...)* @_ssdm_op_SpecBitsMap(i256* %sbu2prt_nw_V_data_V), !map !380

ST_3: StgValue_28 (90)  [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sbu2prt_nw_V_keep_V), !map !384

ST_3: StgValue_29 (91)  [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sbu2prt_nw_V_last_V), !map !388

ST_3: StgValue_30 (92)  [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecBitsMap(i3* %sbu2prt_nw_V_id_V), !map !392

ST_3: StgValue_31 (93)  [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecBitsMap(i12* %sbu2prt_nw_V_user_V), !map !396

ST_3: StgValue_32 (94)  [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecBitsMap(i256* %sbu2mlx_V_data_V), !map !400

ST_3: StgValue_33 (95)  [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sbu2mlx_V_keep_V), !map !404

ST_3: StgValue_34 (96)  [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sbu2mlx_V_last_V), !map !408

ST_3: StgValue_35 (97)  [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecBitsMap(i3* %sbu2mlx_V_id_V), !map !412

ST_3: StgValue_36 (98)  [1/1] 0.00ns
codeRepl:30  call void (...)* @_ssdm_op_SpecBitsMap(i12* %sbu2mlx_V_user_V), !map !416

ST_3: StgValue_37 (99)  [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind

ST_3: StgValue_38 (100)  [1/1] 0.00ns  loc: example/example.cpp:497
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_39 (101)  [1/1] 0.00ns  loc: example/example.cpp:498
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_40 (102)  [1/1] 0.00ns  loc: example/example.cpp:499
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_41 (103)  [1/1] 0.00ns  loc: example/example.cpp:500
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_42 (104)  [1/1] 0.00ns  loc: example/example.cpp:501
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_43 (105)  [1/1] 0.00ns  loc: example/example.cpp:502
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_44 (107)  [1/1] 0.00ns  loc: example/example.cpp:528
codeRepl:39  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prt_nw2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ init]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ DetectState]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reply]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tpc]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ topics_data_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_tot_sub_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_count_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ DetectState_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reply_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mergeState]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ streamSource_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ topics_sub_ip_dest_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ topics_sub_ip_src_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_data_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_keep_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_last_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_id_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ prev_buff_user_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ topics_avg_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_min_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_max_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_sum_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_exec_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_exec_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_exec_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_exec_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_exec_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_klm_x_hat]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_klm_p]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_klm_x_prev_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_klm_r_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_vld]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ topics_sub_mac_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ mergeState_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ streamSource_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (call                ) [ 0000]
StgValue_6  (specdataflowpipeline) [ 0000]
StgValue_7  (specbitsmap         ) [ 0000]
StgValue_8  (specbitsmap         ) [ 0000]
StgValue_9  (specbitsmap         ) [ 0000]
StgValue_10 (specbitsmap         ) [ 0000]
StgValue_11 (specbitsmap         ) [ 0000]
StgValue_12 (specbitsmap         ) [ 0000]
StgValue_13 (specbitsmap         ) [ 0000]
StgValue_14 (specbitsmap         ) [ 0000]
StgValue_15 (specbitsmap         ) [ 0000]
StgValue_16 (specbitsmap         ) [ 0000]
StgValue_17 (specbitsmap         ) [ 0000]
StgValue_18 (specbitsmap         ) [ 0000]
StgValue_19 (specbitsmap         ) [ 0000]
StgValue_20 (specbitsmap         ) [ 0000]
StgValue_21 (specbitsmap         ) [ 0000]
StgValue_22 (specbitsmap         ) [ 0000]
StgValue_23 (specbitsmap         ) [ 0000]
StgValue_24 (specbitsmap         ) [ 0000]
StgValue_25 (specbitsmap         ) [ 0000]
StgValue_26 (specbitsmap         ) [ 0000]
StgValue_27 (specbitsmap         ) [ 0000]
StgValue_28 (specbitsmap         ) [ 0000]
StgValue_29 (specbitsmap         ) [ 0000]
StgValue_30 (specbitsmap         ) [ 0000]
StgValue_31 (specbitsmap         ) [ 0000]
StgValue_32 (specbitsmap         ) [ 0000]
StgValue_33 (specbitsmap         ) [ 0000]
StgValue_34 (specbitsmap         ) [ 0000]
StgValue_35 (specbitsmap         ) [ 0000]
StgValue_36 (specbitsmap         ) [ 0000]
StgValue_37 (spectopmodule       ) [ 0000]
StgValue_38 (specinterface       ) [ 0000]
StgValue_39 (specinterface       ) [ 0000]
StgValue_40 (specinterface       ) [ 0000]
StgValue_41 (specinterface       ) [ 0000]
StgValue_42 (specinterface       ) [ 0000]
StgValue_43 (specinterface       ) [ 0000]
StgValue_44 (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prt_nw2sbu_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prt_nw2sbu_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prt_nw2sbu_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prt_nw2sbu_V_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prt_nw2sbu_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prt_cx2sbu_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prt_cx2sbu_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="prt_cx2sbu_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prt_cx2sbu_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prt_cx2sbu_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mlx2sbu_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mlx2sbu_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mlx2sbu_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mlx2sbu_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mlx2sbu_V_user_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sbu2prt_cx_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sbu2prt_cx_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sbu2prt_cx_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sbu2prt_cx_V_id_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sbu2prt_cx_V_user_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sbu2prt_nw_V_data_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sbu2prt_nw_V_keep_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sbu2prt_nw_V_last_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sbu2prt_nw_V_id_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sbu2prt_nw_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sbu2mlx_V_data_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sbu2mlx_V_keep_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="sbu2mlx_V_last_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="sbu2mlx_V_id_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="sbu2mlx_V_user_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="init">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="DetectState">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DetectState"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="reply">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reply"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="tpc">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpc"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="topics_data_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="topics_tot_sub_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_tot_sub_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="topics_count_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_count_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="DetectState_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DetectState_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="reply_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reply_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="mergeState">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeState"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="streamSource_V_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="count_V_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="topics_sub_ip_dest_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_sub_ip_dest_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="topics_sub_ip_src_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_sub_ip_src_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="count_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="prev_buff_data_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_data_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="prev_buff_keep_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_keep_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="prev_buff_last_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_last_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="prev_buff_id_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_id_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="prev_buff_user_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_buff_user_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="topics_avg_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_avg_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="topics_min_V">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_min_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="topics_max_V">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_max_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="topics_sum_V">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_sum_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="topics_exec_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_exec_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="topics_exec_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_exec_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="topics_exec_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_exec_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="topics_exec_3">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_exec_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="topics_exec_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_exec_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="topics_klm_x_hat">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_klm_x_hat"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="topics_klm_p">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_klm_p"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="topics_klm_x_prev_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_klm_x_prev_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="topics_klm_r_V">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_klm_r_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="topics_vld">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_vld"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="topics_sub_mac_V">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="topics_sub_mac_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="mergeState_1">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeState_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="streamSource_V">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl1510_p"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="grp_Block_codeRepl1510_p_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="256" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="1" slack="0"/>
<pin id="163" dir="0" index="4" bw="3" slack="0"/>
<pin id="164" dir="0" index="5" bw="12" slack="0"/>
<pin id="165" dir="0" index="6" bw="256" slack="0"/>
<pin id="166" dir="0" index="7" bw="32" slack="0"/>
<pin id="167" dir="0" index="8" bw="1" slack="0"/>
<pin id="168" dir="0" index="9" bw="3" slack="0"/>
<pin id="169" dir="0" index="10" bw="12" slack="0"/>
<pin id="170" dir="0" index="11" bw="256" slack="0"/>
<pin id="171" dir="0" index="12" bw="32" slack="0"/>
<pin id="172" dir="0" index="13" bw="1" slack="0"/>
<pin id="173" dir="0" index="14" bw="3" slack="0"/>
<pin id="174" dir="0" index="15" bw="12" slack="0"/>
<pin id="175" dir="0" index="16" bw="256" slack="0"/>
<pin id="176" dir="0" index="17" bw="32" slack="0"/>
<pin id="177" dir="0" index="18" bw="1" slack="0"/>
<pin id="178" dir="0" index="19" bw="3" slack="0"/>
<pin id="179" dir="0" index="20" bw="12" slack="0"/>
<pin id="180" dir="0" index="21" bw="256" slack="0"/>
<pin id="181" dir="0" index="22" bw="32" slack="0"/>
<pin id="182" dir="0" index="23" bw="1" slack="0"/>
<pin id="183" dir="0" index="24" bw="3" slack="0"/>
<pin id="184" dir="0" index="25" bw="12" slack="0"/>
<pin id="185" dir="0" index="26" bw="256" slack="0"/>
<pin id="186" dir="0" index="27" bw="32" slack="0"/>
<pin id="187" dir="0" index="28" bw="1" slack="0"/>
<pin id="188" dir="0" index="29" bw="3" slack="0"/>
<pin id="189" dir="0" index="30" bw="12" slack="0"/>
<pin id="190" dir="0" index="31" bw="1" slack="0"/>
<pin id="191" dir="0" index="32" bw="2" slack="0"/>
<pin id="192" dir="0" index="33" bw="1" slack="0"/>
<pin id="193" dir="0" index="34" bw="611" slack="0"/>
<pin id="194" dir="0" index="35" bw="176" slack="0"/>
<pin id="195" dir="0" index="36" bw="3" slack="0"/>
<pin id="196" dir="0" index="37" bw="16" slack="0"/>
<pin id="197" dir="0" index="38" bw="2" slack="0"/>
<pin id="198" dir="0" index="39" bw="1" slack="0"/>
<pin id="199" dir="0" index="40" bw="1" slack="0"/>
<pin id="200" dir="0" index="41" bw="2" slack="0"/>
<pin id="201" dir="0" index="42" bw="32" slack="0"/>
<pin id="202" dir="0" index="43" bw="32" slack="0"/>
<pin id="203" dir="0" index="44" bw="32" slack="0"/>
<pin id="204" dir="0" index="45" bw="32" slack="0"/>
<pin id="205" dir="0" index="46" bw="256" slack="0"/>
<pin id="206" dir="0" index="47" bw="32" slack="0"/>
<pin id="207" dir="0" index="48" bw="1" slack="0"/>
<pin id="208" dir="0" index="49" bw="3" slack="0"/>
<pin id="209" dir="0" index="50" bw="12" slack="0"/>
<pin id="210" dir="0" index="51" bw="2" slack="0"/>
<pin id="211" dir="0" index="52" bw="16" slack="0"/>
<pin id="212" dir="0" index="53" bw="16" slack="0"/>
<pin id="213" dir="0" index="54" bw="32" slack="0"/>
<pin id="214" dir="0" index="55" bw="2" slack="0"/>
<pin id="215" dir="0" index="56" bw="2" slack="0"/>
<pin id="216" dir="0" index="57" bw="3" slack="0"/>
<pin id="217" dir="0" index="58" bw="3" slack="0"/>
<pin id="218" dir="0" index="59" bw="3" slack="0"/>
<pin id="219" dir="0" index="60" bw="32" slack="0"/>
<pin id="220" dir="0" index="61" bw="32" slack="0"/>
<pin id="221" dir="0" index="62" bw="16" slack="0"/>
<pin id="222" dir="0" index="63" bw="2" slack="0"/>
<pin id="223" dir="0" index="64" bw="1" slack="0"/>
<pin id="224" dir="0" index="65" bw="48" slack="0"/>
<pin id="225" dir="0" index="66" bw="1" slack="0"/>
<pin id="226" dir="0" index="67" bw="2" slack="0"/>
<pin id="227" dir="1" index="68" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="228"><net_src comp="134" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="158" pin=8"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="158" pin=9"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="158" pin=10"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="158" pin=11"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="158" pin=12"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="158" pin=13"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="158" pin=14"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="158" pin=15"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="158" pin=16"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="158" pin=17"/></net>

<net id="246"><net_src comp="24" pin="0"/><net_sink comp="158" pin=18"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="158" pin=19"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="158" pin=20"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="158" pin=21"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="158" pin=22"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="158" pin=23"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="158" pin=24"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="158" pin=25"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="158" pin=26"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="158" pin=27"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="158" pin=28"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="158" pin=29"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="158" pin=30"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="158" pin=31"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="158" pin=32"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="158" pin=33"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="158" pin=34"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="158" pin=35"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="158" pin=36"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="158" pin=37"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="158" pin=38"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="158" pin=39"/></net>

<net id="268"><net_src comp="78" pin="0"/><net_sink comp="158" pin=40"/></net>

<net id="269"><net_src comp="80" pin="0"/><net_sink comp="158" pin=41"/></net>

<net id="270"><net_src comp="82" pin="0"/><net_sink comp="158" pin=42"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="158" pin=43"/></net>

<net id="272"><net_src comp="86" pin="0"/><net_sink comp="158" pin=44"/></net>

<net id="273"><net_src comp="88" pin="0"/><net_sink comp="158" pin=45"/></net>

<net id="274"><net_src comp="90" pin="0"/><net_sink comp="158" pin=46"/></net>

<net id="275"><net_src comp="92" pin="0"/><net_sink comp="158" pin=47"/></net>

<net id="276"><net_src comp="94" pin="0"/><net_sink comp="158" pin=48"/></net>

<net id="277"><net_src comp="96" pin="0"/><net_sink comp="158" pin=49"/></net>

<net id="278"><net_src comp="98" pin="0"/><net_sink comp="158" pin=50"/></net>

<net id="279"><net_src comp="100" pin="0"/><net_sink comp="158" pin=51"/></net>

<net id="280"><net_src comp="102" pin="0"/><net_sink comp="158" pin=52"/></net>

<net id="281"><net_src comp="104" pin="0"/><net_sink comp="158" pin=53"/></net>

<net id="282"><net_src comp="106" pin="0"/><net_sink comp="158" pin=54"/></net>

<net id="283"><net_src comp="108" pin="0"/><net_sink comp="158" pin=55"/></net>

<net id="284"><net_src comp="110" pin="0"/><net_sink comp="158" pin=56"/></net>

<net id="285"><net_src comp="112" pin="0"/><net_sink comp="158" pin=57"/></net>

<net id="286"><net_src comp="114" pin="0"/><net_sink comp="158" pin=58"/></net>

<net id="287"><net_src comp="116" pin="0"/><net_sink comp="158" pin=59"/></net>

<net id="288"><net_src comp="118" pin="0"/><net_sink comp="158" pin=60"/></net>

<net id="289"><net_src comp="120" pin="0"/><net_sink comp="158" pin=61"/></net>

<net id="290"><net_src comp="122" pin="0"/><net_sink comp="158" pin=62"/></net>

<net id="291"><net_src comp="124" pin="0"/><net_sink comp="158" pin=63"/></net>

<net id="292"><net_src comp="126" pin="0"/><net_sink comp="158" pin=64"/></net>

<net id="293"><net_src comp="128" pin="0"/><net_sink comp="158" pin=65"/></net>

<net id="294"><net_src comp="130" pin="0"/><net_sink comp="158" pin=66"/></net>

<net id="295"><net_src comp="132" pin="0"/><net_sink comp="158" pin=67"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sbu2prt_cx_V_data_V | {1 2 }
	Port: sbu2prt_cx_V_keep_V | {1 2 }
	Port: sbu2prt_cx_V_last_V | {1 2 }
	Port: sbu2prt_cx_V_id_V | {1 2 }
	Port: sbu2prt_cx_V_user_V | {1 2 }
	Port: sbu2prt_nw_V_data_V | {1 2 }
	Port: sbu2prt_nw_V_keep_V | {1 2 }
	Port: sbu2prt_nw_V_last_V | {1 2 }
	Port: sbu2prt_nw_V_id_V | {1 2 }
	Port: sbu2prt_nw_V_user_V | {1 2 }
	Port: sbu2mlx_V_data_V | {1 2 }
	Port: sbu2mlx_V_keep_V | {1 2 }
	Port: sbu2mlx_V_last_V | {1 2 }
	Port: sbu2mlx_V_id_V | {1 2 }
	Port: sbu2mlx_V_user_V | {1 2 }
	Port: init | {1 2 }
	Port: DetectState | {1 2 }
	Port: reply | {1 2 }
	Port: tpc | {1 2 }
	Port: topics_data_V | {1 2 }
	Port: topics_tot_sub_V | {1 2 }
	Port: topics_count_V | {1 2 }
	Port: DetectState_1 | {1 2 }
	Port: reply_1 | {1 2 }
	Port: mergeState | {1 2 }
	Port: streamSource_V_1 | {1 2 }
	Port: count_V_1 | {1 2 }
	Port: topics_sub_ip_dest_V | {1 2 }
	Port: topics_sub_ip_src_V | {1 2 }
	Port: count_V | {1 2 }
	Port: prev_buff_data_V | {1 2 }
	Port: prev_buff_keep_V | {1 2 }
	Port: prev_buff_last_V | {1 2 }
	Port: prev_buff_id_V | {1 2 }
	Port: prev_buff_user_V | {1 2 }
	Port: topics_avg_V | {1 2 }
	Port: topics_min_V | {1 2 }
	Port: topics_max_V | {1 2 }
	Port: topics_sum_V | {1 2 }
	Port: topics_exec_0 | {1 2 }
	Port: topics_exec_1 | {1 2 }
	Port: topics_exec_2 | {1 2 }
	Port: topics_exec_3 | {1 2 }
	Port: topics_exec_4 | {1 2 }
	Port: topics_klm_x_hat | {1 2 }
	Port: topics_klm_p | {1 2 }
	Port: topics_klm_x_prev_V | {1 2 }
	Port: topics_klm_r_V | {1 2 }
	Port: topics_vld | {1 2 }
	Port: topics_sub_mac_V | {1 2 }
	Port: mergeState_1 | {1 2 }
	Port: streamSource_V | {1 2 }
 - Input state : 
	Port: example : prt_nw2sbu_V_data_V | {1 2 }
	Port: example : prt_nw2sbu_V_keep_V | {1 2 }
	Port: example : prt_nw2sbu_V_last_V | {1 2 }
	Port: example : prt_nw2sbu_V_id_V | {1 2 }
	Port: example : prt_nw2sbu_V_user_V | {1 2 }
	Port: example : prt_cx2sbu_V_data_V | {1 2 }
	Port: example : prt_cx2sbu_V_keep_V | {1 2 }
	Port: example : prt_cx2sbu_V_last_V | {1 2 }
	Port: example : prt_cx2sbu_V_id_V | {1 2 }
	Port: example : prt_cx2sbu_V_user_V | {1 2 }
	Port: example : mlx2sbu_V_data_V | {1 2 }
	Port: example : mlx2sbu_V_keep_V | {1 2 }
	Port: example : mlx2sbu_V_last_V | {1 2 }
	Port: example : mlx2sbu_V_id_V | {1 2 }
	Port: example : mlx2sbu_V_user_V | {1 2 }
	Port: example : init | {1 2 }
	Port: example : DetectState | {1 2 }
	Port: example : reply | {1 2 }
	Port: example : tpc | {1 2 }
	Port: example : topics_data_V | {1 2 }
	Port: example : topics_tot_sub_V | {1 2 }
	Port: example : topics_count_V | {1 2 }
	Port: example : DetectState_1 | {1 2 }
	Port: example : reply_1 | {1 2 }
	Port: example : mergeState | {1 2 }
	Port: example : streamSource_V_1 | {1 2 }
	Port: example : count_V_1 | {1 2 }
	Port: example : topics_sub_ip_dest_V | {1 2 }
	Port: example : topics_sub_ip_src_V | {1 2 }
	Port: example : count_V | {1 2 }
	Port: example : prev_buff_data_V | {1 2 }
	Port: example : prev_buff_keep_V | {1 2 }
	Port: example : prev_buff_last_V | {1 2 }
	Port: example : prev_buff_id_V | {1 2 }
	Port: example : prev_buff_user_V | {1 2 }
	Port: example : topics_avg_V | {1 2 }
	Port: example : topics_min_V | {1 2 }
	Port: example : topics_max_V | {1 2 }
	Port: example : topics_sum_V | {1 2 }
	Port: example : topics_exec_0 | {1 2 }
	Port: example : topics_exec_1 | {1 2 }
	Port: example : topics_exec_2 | {1 2 }
	Port: example : topics_exec_3 | {1 2 }
	Port: example : topics_exec_4 | {1 2 }
	Port: example : topics_klm_x_hat | {1 2 }
	Port: example : topics_klm_p | {1 2 }
	Port: example : topics_klm_x_prev_V | {1 2 }
	Port: example : topics_klm_r_V | {1 2 }
	Port: example : topics_vld | {1 2 }
	Port: example : topics_sub_mac_V | {1 2 }
	Port: example : mergeState_1 | {1 2 }
	Port: example : streamSource_V | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_Block_codeRepl1510_p_fu_158 |    8    |    10   | 105.245 |  13107  |   8128  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    8    |    10   | 105.245 |  13107  |   8128  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|    topics_avg_V    |    0   |    4   |    9   |
|   topics_count_V   |    1   |    0   |    0   |
|    topics_data_V   |    5   |    0   |    0   |
|    topics_exec_0   |    0   |    4   |    9   |
|    topics_exec_1   |    0   |    4   |    9   |
|    topics_exec_2   |    0   |    6   |   13   |
|    topics_exec_3   |    0   |    6   |   13   |
|    topics_exec_4   |    0   |    6   |   13   |
|    topics_klm_p    |    1   |    0   |    0   |
|   topics_klm_r_V   |    0   |    4   |    9   |
|  topics_klm_x_hat  |    1   |    0   |    0   |
| topics_klm_x_prev_V|    1   |    0   |    0   |
|    topics_max_V    |    1   |    0   |    0   |
|    topics_min_V    |    1   |    0   |    0   |
|topics_sub_ip_dest_V|    2   |    0   |    0   |
| topics_sub_ip_src_V|    2   |    0   |    0   |
|  topics_sub_mac_V  |    3   |    0   |    0   |
|    topics_sum_V    |    1   |    0   |    0   |
|  topics_tot_sub_V  |    0   |    6   |   13   |
|     topics_vld     |    0   |    2   |    5   |
+--------------------+--------+--------+--------+
|        Total       |   19   |   42   |   93   |
+--------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   10   |   105  |  13107 |  8128  |
|   Memory  |   19   |    -   |    -   |   42   |   93   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   27   |   10   |   105  |  13149 |  8221  |
+-----------+--------+--------+--------+--------+--------+
