/* Copyright 2022 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */

#include <stdlib.h>

#include "sifive_trace.h"
#include "sifive_bare_perf.h"

#include <metal/cpu.h>
#include <metal/hpm.h>

// CSRs

#define MCOUNTEREN    0x306
#define MCOUNTINHIBIT 0x320
#define MHPMEVENT3    0x323
#define MHPMEVENT4    0x324
#define MHPMEVENT5    0x325
#define MHPMEVENT6    0x326
#define MHPMEVENT7    0x327

#define CSR_MCYCLE		0xb00
#define CSR_MINSTRET	0xb02
#define CSR_MHPMCTR3	0xb03
#define CSR_MHPMCTR4	0xb04
#define CSR_MHPMCTR5	0xb05
#define CSR_MHPMCTR6	0xb06

#define CSR_CYCLE       0xc00
#define CSR_TIME        0xc01
#define CSR_INSTRET     0xc02
#define CSR_HPMCTR3     0xc03
#define CSR_HPMCTR4     0xc04
#define CSR_HPMCTR5     0xc05
#define CSR_HPMCTR6     0xc06

typedef struct {
    struct {
        uint8_t teInstruction;
        uint8_t teInstrumentation;
        uint8_t teStallOrOverflow;
        uint8_t teStallEnable;
        uint8_t teStopOnWrap;
        uint8_t teInhibitSrc;
        uint8_t teSyncMaxBTM;
        uint8_t teSyncMaxInst;
    } teControl;
    uint32_t itcTraceEnable;
    struct {
    	uint8_t tsCount;
        uint8_t tsDebug;
        uint8_t tsPrescale;
        uint8_t tsEnable;
        uint8_t tsBranch;
        uint8_t tsInstrumentation;
        uint8_t tsOwnership;
    } tsControl;
    struct {
        uint8_t tfStopOnWrap;
    } tfControl;
    struct {
        uint8_t  sink;
        uint32_t sinkBase;
        uint32_t sinkBaseH;
        uint32_t sinkSize;
    } sink;
    int      itcChannel;
} perfSettings_t;

static int numCores;
static int numFunnels;

extern struct TraceRegMemMap volatile * const tmm[];
extern struct TfTraceRegMemMap volatile * const fmm;

// Array of pointers to stimulus registers. Maps a core id to a stimulus register. Supports multi-core

static uint32_t *perfStimulusCPUPairing[PERF_MAX_CORES];

// Pointer to master timestamp lower and upper registers

static uint32_t volatile *masterTsControl;
static uint32_t volatile *masterTs;

// Map core id to perf counters being recorded for that core

static uint32_t perfCounterCPUPairing[PERF_MAX_CORES];
static struct metal_cpu *cachedCPU[PERF_MAX_CORES];
static uint32_t perfMarkerVal;

static int perfTraceEnabled;
static perfCountType_t perfCountType;

static void (*write_trace_record_fn)(int core,perfRecordType_t recType,uint32_t perfCntrMask,volatile uint32_t *stimulus,void *this_fn,void *call_site);

static uint32_t SBABufferSize;
static unsigned long SBABufferPhysAddr;

static uint32_t teSinkWP;

static perfEvent *perfCntrLst;

static uint64_t *prevCntrVal[PERF_MAX_CORES];
static uint64_t cntrWrapVal[PERF_MAX_CNTRS];

static uint64_t memPoolBuffer[PERF_MEM_POOL_SIZE/sizeof(uint64_t)];

//static char perfMemPool[PERF_MEM_POOL_SIZE];
static char *perfMemPool = (char*)&memPoolBuffer[0];

static unsigned int perfMemPoolIndex = 0;

__attribute__((no_instrument_function)) static void perfEmitMarker(int core);
__attribute__((no_instrument_function)) static void perfGetInitialCnts();

__attribute__((no_instrument_function)) void *perfMalloc(unsigned int s)
{
    // align on 8 byte boundary

    if (s & 0x07) {
    	s = (s + 0x7) & ~0x7;
    }

    if ((perfMemPoolIndex + s) > sizeof memPoolBuffer) {
    	return NULL;
    }

    unsigned index;

    index = perfMemPoolIndex;

    perfMemPoolIndex += s;

    return (void*)&perfMemPool[index];
}

__attribute__((no_instrument_function)) int perfTraceOn()
{
    int core;

    core = metal_cpu_get_current_hartid();

    perfTraceEnabled = 1;

    perfEmitMarker(core);

   	perfGetInitialCnts(core);

    return 0;
}

__attribute__((no_instrument_function)) int perfTraceOff()
{
	perfTraceEnabled = 0;

	return 0;
}

__attribute__((no_instrument_function)) static inline uint64_t perfReadTsCounter(int core)
{
	unsigned int tsL;
	unsigned int tsH;
	unsigned int tsH2;

	if (masterTs == NULL) {
		return 0UL;
	}

	do {
		tsH = masterTs[1];
		tsL = masterTs[0];
		tsH2 = masterTs[1];
	} while (tsH != tsH2);

	return (((uint64_t)tsH) << 32) + (uint64_t)tsL;
}

/* symbolic CSR names: */

#define __ASM_STR(x)    #x

// high registers are lower address + 0x80

// need 32 and 64 bit versions of csr_read()

#define csr_write(csr,v) \
({ \
  __asm__ __volatile__("csrw " __ASM_STR(csr) ", %0" : : "r"(v)); \
})

#define csr_read(csr) \
({ \
  register unsigned long __v; \
 \
  __asm__ __volatile__("csrr %0, " __ASM_STR(csr) \
                       : "=r"(__v) \
                       : : "memory"); \
 \
  __v; \
})

#if __riscv_xlen == 32

#define hpm_read(csr) \
({ \
    unsigned int vh, vh1, vl; \
 \
    do { \
  __asm__ __volatile__("csrr %0, " __ASM_STR(csr) "+0x80" \
                       : "=r"(vh) \
                       : : "memory"); \
  __asm__ __volatile__("csrr %0, " __ASM_STR(csr) \
                       : "=r"(vl) \
                       : : "memory"); \
  __asm__ __volatile__("csrr %0, " __ASM_STR(csr) "+0x80" \
                       : "=r"(vh1) \
                       : : "memory"); \
    } while (vh != vh1); \
 \
    (((uint64_t)vh) << 32) | (uin64_t)vl; \
})

#else

#define hpm_read(csr) \
({ \
  register uint64_t __v; \
 \
  __asm__ __volatile__("csrr %0, " __ASM_STR(csr) \
                       : "=r"(__v) \
                       : : "memory"); \
 \
  __v; \
})

#endif

#if __riscv_xlen == 32

#define hpm_write(csr,val) \
({ \
    unsigned int vh, vl; \
    vl = val & 0xffffffff; \
    vh = ((uint64)val) >> 32; \
  __asm__ __volatile__("csrw " __ASM_STR(csr) ", %0" : " "r"(vl)); \
  __asm__ __volatile__("csrw " __ASM_STR(csr) "+0x80, %0" : " "r"(vh)); \
})

#else

#define hpm_write(csr,val) \
({ \
  register unsigned long __v; \
 \
  __asm__ __volatile__("csrw " __ASM_STR(csr) ", %0" : : "r"(val)); \
 \
  __v; \
})

#endif

__attribute__((no_instrument_function)) void dump_trace_encoder(int core)
{
    printf("[%d]te_control_reg: 0x%08x\n",core,tmm[core]->te_control_register);
    printf("[%d]te_impl_reg: 0x%08x\n",core,tmm[core]->te_impl_register);
    printf("[%d]te_sinkbase_reg: 0x%08x\n",core,tmm[core]->te_sinkbase_register);
    printf("[%d]te_sinkbasehigh_reg: 0x%08x\n",core,tmm[core]->te_sinkbasehigh_register);
    printf("[%d]te_sinklimit_reg: 0x%08x\n",core,tmm[core]->te_sinklimit_register);
    printf("[%d]te_sink_wp_reg: 0x%08x\n",core,tmm[core]->te_sink_wp_register);
    printf("[%d]te_sink_rp_reg: 0x%08x\n",core,tmm[core]->te_sink_rp_register);
    printf("[%d]ts_control_reg: 0x%08x\n",core,tmm[core]->ts_control_register);
    printf("[%d]ts_lower_reg: 0x%08x\n",core,tmm[core]->ts_lower_register);
    printf("[%d]ts_upper_reg: 0x%08x\n",core,tmm[core]->ts_upper_register);
    printf("[%d]itc_traceenable_reg: 0x%08x\n",core,tmm[core]->itc_traceenable_register);
}

__attribute__((no_instrument_function)) void dump_trace_funnel()
{
    printf("tf_control_reg: 0x%08x\n",fmm->tf_control_register);
    printf("tf_impl_reg: 0x%08x\n",fmm->tf_impl_register);
    printf("tf_sinkbase_reg: 0x%08x\n",fmm->tf_sinkbase_register);
    printf("tf_sinkbasehigh_reg: 0x%08x\n",fmm->tf_sinkbasehigh_register);
    printf("tf_sinklimit_reg: 0x%08x\n",fmm->tf_sinklimit_register);
    printf("tf_sink_wp_reg: 0x%08x\n",fmm->tf_sink_wp_register);
    printf("tf_sink_rp_reg: 0x%08x\n",fmm->tf_sink_rp_register);
    printf("ts_control_reg: 0x%08x\n",fmm->ts_control_register);
    printf("ts_lower_reg: 0x%08x\n",fmm->ts_lower_register);
    printf("ts_upper_reg: 0x%08x\n",fmm->ts_upper_register);
}

__attribute__((no_instrument_function)) static inline uint64_t hpm_read_counter(int hpmCntrIndex)
{
    uint64_t val;

    switch (hpmCntrIndex) {
    case 0:
        val = hpm_read(CSR_CYCLE);
        break;
    case 1:
        val = perfReadTsCounter(0);	// always use core 0s TS counter
        break;
    case 2:
        val = hpm_read(CSR_INSTRET);
        break;
    case 3:
        val = hpm_read(CSR_HPMCTR3);
        break;
    case 4:
        val = hpm_read(CSR_HPMCTR4);
        break;
    case 5:
        val = hpm_read(CSR_HPMCTR5);
        break;
    case 6:
        val = hpm_read(CSR_HPMCTR6);
        break;
    default:
        val = 0;
    }

    return val;
}

__attribute__((no_instrument_function)) static void perfEmitMarker(int core)
{
    // do we need to emit mapping of events to counters?

    volatile uint32_t *stimulus = perfStimulusCPUPairing[core];
    uint32_t perfCntrMask = perfCounterCPUPairing[core];

    // block until room in FIFO
    while (*stimulus == 0) { /* empty */ }

    // write the marker value
    *stimulus = perfMarkerVal;

    // block until room in FIFO
    while (*stimulus == 0) { /* empty */ }

    // write the type of the counts (raw, delta, deltaXOR)
    ((uint8_t*)stimulus)[3] = (uint8_t)perfCountType;

    // block until room in FIFO
    while (*stimulus == 0) { /* empty */ }

    // write the first counter mask
    *stimulus = perfCntrMask;

    // we want to write out how the counters are programmed here. Can't simply read the
    // programming because it is only accessable in Machine mode. We are in user mode.
    // So we use the saved perfCntrList - but we only have one for all cores.

    int counter = 0;

    while (perfCntrMask != 0) {
        if (perfCntrMask & 1) {
            switch (perfCntrLst[counter].type) {
            case 0:
            case 1:
                // block until room in FIFO

                while (*stimulus == 0) { /* empty */ }

                *stimulus = perfCntrLst[counter].type;

                while (*stimulus == 0) { /* empty */ }

                *stimulus = perfCntrLst[counter].code;

                // block until room in FIFO
                while (*stimulus == 0) { /* empty */ }

                *stimulus = (uint32_t)perfCntrLst[counter].ctrInfo;
                break;
             case 2:
                // block until room in FIFO

                while (*stimulus == 0) { /* empty */ }

                *stimulus = perfCntrLst[counter].type;

                while (*stimulus == 0) { /* empty */ }

                *stimulus = (uint32_t)perfCntrLst[counter].event_data;

                while (*stimulus == 0) { /* empty */ }

                if (sizeof(perfCntrLst[counter].event_data) > 4) {
                    *stimulus = (uint32_t)(perfCntrLst[counter].event_data >> 32);
                }
                else {
                    *stimulus = 0;
                }

                // block until room in FIFO
                while (*stimulus == 0) { /* empty */ }

                if (counter == 1) {
                    *stimulus = (uint32_t)(((*masterTsControl >> 24) - 1) << 12);
                }
                else {
                    *stimulus = (uint32_t)perfCntrLst[counter].ctrInfo;
                }
                break;
            default:
                printf("Error: perfEmitMarker(): Counter %d, invalid counter type: %d\n",counter,perfCntrLst[counter].type);
                break;
            }
        }

        perfCntrMask >>= 1;
        counter += 1;
    }
}

__attribute__((no_instrument_function)) static int perfSetChannel(int core,int channel)
{
    // pair a performance counter mask to a channel

    // check to see if the channel is valid
    if ((channel < 0) || (channel > 31)) {
        return 1;
    }

    // enable the itc channel requested

    setITCTraceEnable(core, (getITCTraceEnable(core)) | 1 << (channel));

    // set the value-pair since we didn't fail at enabling

    perfStimulusCPUPairing[core] = (uint32_t*)&tmm[core]->itc_stimulus_register[channel];

    return 0;
}

__attribute__((no_instrument_function)) static int initTraceEncoder(int core,perfSettings_t *settings)
{
    if ((core < 0) || (core > numCores)) {
        printf("Error: initTraceEncoder(): Invalid core number: %d\n",core);

        return 1;
    }

    if (settings == NULL) {
        printf("Error: initTraceEncoder(): NULL settings argument\n");

        return 1;
    }

    // reset trace encoder

    if (core == numCores) {
        for (int i = 0; i < numCores; i++) {
            setTeActive(i,0);
            setTeActive(i,1);
        }
    }
    else {
        setTeActive(core,0);
        setTeActive(core,1);
    }

    unsigned int teSink;

    // If there is one or more funnels, teSink must be a funnel

    if (numFunnels > 0) {
        teSink = 8;
    }
    else {
        teSink = settings->sink.sink;
    }

    // set teEnable, clear teTracing. The trace encoder is enabled, but not activily tracing. Set everything else as specified in settings

    if (core == numCores) {
        // if core == numCores, do all cores

        for (int i = 0; i < numCores; i++) {
            setTeControl(i,
                         (teSink << 28)                                |
                         (settings->teControl.teSyncMaxInst << 20)     |
                         (settings->teControl.teSyncMaxBTM << 16)      |
                         (settings->teControl.teInhibitSrc << 15)      |
                         (settings->teControl.teStopOnWrap << 14)      |
                         (settings->teControl.teStallEnable << 13)     |
                         (settings->teControl.teStallOrOverflow << 12) |
                         (settings->teControl.teInstrumentation << 7)  |
                         (settings->teControl.teInstruction << 4)      |
                         (0x03 << 0));
        }
    }
    else {
        setTeControl(core,
                     (teSink << 28)                                |
                     (settings->teControl.teSyncMaxInst << 20)     |
                     (settings->teControl.teSyncMaxBTM << 16)      |
                     (settings->teControl.teInhibitSrc << 15)      |
                     (settings->teControl.teStopOnWrap << 14)      |
                     (settings->teControl.teStallEnable << 13)     |
                     (settings->teControl.teStallOrOverflow << 12) |
                     (settings->teControl.teInstrumentation << 7)  |
                     (settings->teControl.teInstruction << 4)      |
                     (0x03 << 0));
    }

    // clear trace buffer read/write pointers

    if (numFunnels <= 0) {
        // see if we have system memory sink as an option. If so, set base and limit regs

		if (core == numCores) {
			for (int i = 0; i < numCores; i++) {
		        if (getTeImplHasSBASink(i) && (teSink == 7)) {
		            // SBA sink

		            setTeSinkBase(i,settings->sink.sinkBase);
		            setTeSinkBaseHigh(i,settings->sink.sinkBaseH);

		            // SinkLimit reg holds the upper address, not the count!!

		            if (settings->sink.sinkSize == 0) {
		                setTeSinkLimit(i,settings->sink.sinkBase);
		            }
		            else {
		                uint64_t sinkLimit;

		                sinkLimit = (uint64_t)settings->sink.sinkBase + (uint64_t)(settings->sink.sinkSize-1);

		                if ((sinkLimit >> 32) != 0) {
		                    printf("Warning: initTraceEncoder(): SBA sink buffer extends across 32 bit boundry. Truncated\n");

		                    sinkLimit = 0xfffffffcUL;
		                }

		                setTeSinkLimit(i,sinkLimit);
		            }

		            teSinkWP = settings->sink.sinkBase;
		        }
		        else {
		            teSinkWP = 0;
		        }

		        setTeSinkWp(i,teSinkWP);
		        setTeSinkRp(i,0);
			}
		}
		else {
	        if (getTeImplHasSBASink(core) && (teSink == 7)) {
	            // SBA sink

	            setTeSinkBase(core,settings->sink.sinkBase);
	            setTeSinkBaseHigh(core,settings->sink.sinkBaseH);

	            // SinkLimit reg holds the upper address, not the count!!

	            if (settings->sink.sinkSize == 0) {
	                setTeSinkLimit(core,settings->sink.sinkBase);
	            }
	            else {
	                uint64_t sinkLimit;

	                sinkLimit = (uint64_t)settings->sink.sinkBase + (uint64_t)(settings->sink.sinkSize-1);

	                if ((sinkLimit >> 32) != 0) {
	                    printf("Warning: initTraceEncoder(): SBA sink buffer extends across 32 bit boundry. Truncated\n");

	                    sinkLimit = 0xfffffffcUL;
	                }

	                setTeSinkLimit(core,sinkLimit);
	            }

	            teSinkWP = settings->sink.sinkBase;
	        }
	        else {
	            teSinkWP = 0;
	        }

	        setTeSinkWp(core,teSinkWP);
	        setTeSinkRp(core,0);
        }
    }

    // setup the timestamp unit. If multicore, only one core or one funnel will be the source

    if (core == numCores) {
        for (int i = 0; i < numCores; i++) {
            // reset ts

            setTsActive(i, 0);
            setTsActive(i, 1);

            uint32_t tsType;
            uint32_t tsDebug;
            uint32_t tsPrescale;
            uint32_t tsEnable;
            uint32_t tsCount;

            tsType = getTsType(i);

            switch (tsType) {
            case 1:
                // external ts

                tsCount = 0;
                tsDebug = 0;
                tsPrescale = 0;
                tsEnable = settings->tsControl.tsEnable;

		masterTsControl = &tmm[i]->ts_control_register;
                masterTs = &tmm[i]->ts_lower_register;
                break;
            case 2:
            case 3:
                // internal ts

                tsCount = settings->tsControl.tsCount;
                tsDebug = settings->tsControl.tsDebug;
                tsPrescale = settings->tsControl.tsPrescale;
                tsEnable = settings->tsControl.tsEnable;

		masterTsControl = &tmm[i]->ts_control_register;
                masterTs = &tmm[i]->ts_lower_register;
                break;
            case 4:
                // slave ts

                tsCount = 0;
                tsDebug = 0;
                tsPrescale = 0;
                tsEnable = settings->tsControl.tsEnable;
                break;
            case 0:
            default:
                // no ts, or reserved

                tsCount = 0;
                tsDebug = 0;
                tsPrescale = 0;
                tsEnable = 0;
                break;
            }

            tsConfig(i,
                     tsDebug,
                     tsPrescale,
                     settings->tsControl.tsBranch,
                     settings->tsControl.tsInstrumentation,
                     settings->tsControl.tsOwnership);

            setTsCount(i,tsCount);
            setTsEnable(i,tsEnable);

            // setup the itc channel enables

            setITCTraceEnable(i,settings->itcTraceEnable);
        }
    }
    else {
        // reset ts

        setTsActive(core, 0);
        setTsActive(core, 1);

        uint32_t tsType;
        uint32_t tsDebug;
        uint32_t tsPrescale;
        uint32_t tsEnable;
        uint32_t tsCount;

        tsType = getTsType(core);

        switch (tsType) {
        case 1:
            // external ts

            tsCount = 0;
            tsDebug = 0;
            tsPrescale = 0;
            tsEnable = settings->tsControl.tsEnable;

            masterTsControl = &tmm[core]->ts_control_register;
            masterTs = &tmm[core]->ts_lower_register;
            break;
        case 2:
        case 3:
            // internal ts

            tsCount = settings->tsControl.tsCount;
            tsDebug = settings->tsControl.tsDebug;
            tsPrescale = settings->tsControl.tsPrescale;
            tsEnable = settings->tsControl.tsEnable;

            masterTsControl = &tmm[core]->ts_control_register;
            masterTs = &tmm[core]->ts_lower_register;
            break;
        case 4:
            // slave ts

            tsCount = 0;
            tsDebug = 0;
            tsPrescale = 0;
            tsEnable = settings->tsControl.tsEnable;
            break;
        case 0:
        default:
            // no ts, or reserved

            tsCount = 0;
            tsDebug = 0;
            tsPrescale = 0;
            tsEnable = 0;
            break;
        }

        tsConfig(core,
                 tsDebug,
                 tsPrescale,
                 settings->tsControl.tsBranch,
                 settings->tsControl.tsInstrumentation,
                 settings->tsControl.tsOwnership);

        setTsCount(core,tsCount);
        setTsEnable(core,tsEnable);

        // setup the itc channel enables

        setITCTraceEnable(core,settings->itcTraceEnable);
    }

    return 0;
}

__attribute__((no_instrument_function)) static int initTraceFunnels(perfSettings_t *settings)
{
    if (numFunnels == 0) {
    	return 0;
    }

    if (numFunnels > 1) {
        printf("Error: initTraceFunnels(): Currently don't support more than one funnel\n");

    	return 1;
    }

    if (settings == NULL) {
        printf("Error: initTraceFunnels(): NULL settings argument\n");

        return 1;
    }

    // currently only support one or no funnels

    // reset trace funnel

    setTfActive(0);
    setTfActive(1);

    setTfControl((settings->sink.sink << 28) | (settings->tfControl.tfStopOnWrap << 14) | (0x03 << 0));

    // init timestamp unit

    // reset ts

    fmm->ts_control_register &= 0xfffffffe; // clear tsActive
    fmm->ts_control_register |= 0x00000001; // set tsActive

    uint32_t tsType;
    uint32_t tsPrescale;
    uint32_t tsCount;

    tsType = (fmm->ts_control_register & 0x00000070) >> 4;

    switch (tsType) {
    case 1:
        // external ts

        tsCount = 0;
        tsPrescale = 0;

        masterTsControl = &fmm->ts_control_register;
        masterTs = &fmm->ts_lower_register;
        break;
    case 2:
    case 3:
        // internal ts

        tsCount = settings->tsControl.tsCount;
        tsPrescale = settings->tsControl.tsPrescale;

        masterTsControl = &fmm->ts_control_register;
        masterTs = &fmm->ts_lower_register;
        break;
    case 4:
        // slave ts

        tsCount = 0;
        tsPrescale = 0;
        break;
    case 0:
    default:
        // no ts, or reserved

        tsCount = 0;
        tsPrescale = 0;
        break;
    }

    fmm->ts_control_register = (tsPrescale << 8) | 1;

    fmm->ts_control_register |= (tsCount << 1);

    // clear trace buffer read/write pointers

    // see if we have system memory sink as an option. If so, set base and limit regs

    if (getTfHasSBASink() && (settings->sink.sink == 7)) {
        // SBA sink

        setTfSinkBase(settings->sink.sinkBase);
        setTfSinkBaseHigh(settings->sink.sinkBaseH);

        if (settings->sink.sinkSize == 0) {
            setTfSinkLimit(settings->sink.sinkBase);
        }
        else {
            uint64_t sinkLimit;

            sinkLimit = (uint64_t)settings->sink.sinkBase + (uint64_t)(settings->sink.sinkSize-1);

            if ((sinkLimit >> 32) != 0) {
                printf("Warning: initTraceEncoder(): SBA sink buffer extends across 32 bit boundry. Truncated\n");

                sinkLimit = 0xfffffffcUL;
            }

            setTfSinkLimit(sinkLimit);
        }

        teSinkWP = settings->sink.sinkBase;
    }
    else {
        teSinkWP = 0;
    }

    setTfSinkWp(teSinkWP);
    setTfSinkRp(0);

    return 0;
}

__attribute__((no_instrument_function)) void perfWriteCntrs()
{
    if (perfTraceEnabled == 0) {
        return;
    }

    uint64_t pc;

#if __riscv_xlen == 32

    uint32_t pcL;

    // get lower 32 bits of return address into pc, upper 32 bits (if they exist) into pcH

    asm volatile ("sw ra, %0": "=m"(pcL));

    pc = (uint64_t)pcL;

#else

    asm volatile ("sd ra, %0": "=m"(pc));

#endif

    int core;

    core = metal_cpu_get_current_hartid();

    uint32_t perfCntrMask = perfCounterCPUPairing[core];

    volatile uint32_t *stimulus = perfStimulusCPUPairing[core];

    write_trace_record_fn(core,perfRecord_Manual,perfCntrMask,stimulus,(void*)pc,NULL);
}

__attribute__((no_instrument_function)) static int initTraceEngineDefaults()
{
    perfSettings_t settings;

    settings.teControl.teInstruction = TE_INSTRUCTION_NONE;
    settings.teControl.teInstrumentation = TE_INSTRUMENTATION_ITC;
    settings.teControl.teStallOrOverflow = 0;
    settings.teControl.teStallEnable = 0;
    settings.teControl.teStopOnWrap = 1;
    settings.teControl.teInhibitSrc = 0;
    settings.teControl.teSyncMaxBTM = TE_SYNCMAXBTM_OFF;
    settings.teControl.teSyncMaxInst = TE_SYNCMAXINST_OFF;

    settings.tfControl.tfStopOnWrap = 1;

    settings.itcTraceEnable = 0x00000000;

    settings.tsControl.tsCount = 1;
    settings.tsControl.tsDebug = 0;
    settings.tsControl.tsPrescale = TS_PRESCL_1;
    settings.tsControl.tsEnable = 1;
    settings.tsControl.tsBranch = BRNCH_ALL;
    settings.tsControl.tsInstrumentation = 1;
    settings.tsControl.tsOwnership = 1;

    settings.sink.sink = TE_SINK_SRAM;
    settings.sink.sinkBase = 0;
    settings.sink.sinkBaseH = 0;
    settings.sink.sinkSize = 0;

    settings.itcChannel = 0;

    int rc;

    // initialize all trace encoders to defaults. Trace encoder are disabled

    rc = initTraceEncoder(numCores,&settings);
    if (rc!= 0) {
        return 1;
    }

    // initializae funnels. Funnels are enabled

    rc = initTraceFunnels(&settings);
    if (rc!= 0) {
        return 1;
    }

    return 0;
}

__attribute__((no_instrument_function)) static void perfGetInitialCnts(int core)
{
    uint32_t perfCntrMask;

    perfCntrMask = perfCounterCPUPairing[core];

    if (perfCountType == perfCount_Delta) {
        for (int i = 0; perfCntrMask; i++) {
            if (perfCntrMask & 1) {
                if (i == 1) {
                	prevCntrVal[core][i] = perfReadTsCounter(core);
                }
                else {
                	prevCntrVal[core][i] = hpm_read_counter(i);
                }
            }

            perfCntrMask >>= 1;
        }
    }
    else {
        for (int i = 0; perfCntrMask; i++) {
            if (perfCntrMask & 1) {
               	prevCntrVal[core][i] = 0;
            }

            perfCntrMask >>= 1;
        }
    }
}

__attribute__((no_instrument_function)) static uint32_t perfGetCntrMask()
{
	uint32_t saved;
	uint32_t mask;

	saved = csr_read(MCOUNTEREN);

	csr_write(MCOUNTEREN,0xffffffff);

	mask = csr_read(MCOUNTEREN);

	csr_write(MCOUNTEREN,0xffffffff);

	return mask;
}

__attribute__((no_instrument_function)) static int perfInitCntrs(int core,perfEvent *pCntrLst,int nCntrs)
{
    if (perfCntrLst != NULL) {
        free(perfCntrLst);
        perfCntrLst = NULL;
    }

    uint32_t perfCntrMask = 0;

    // Get the HW counter mask

    if ((pCntrLst != NULL) && (nCntrs != 0)) {
        uint32_t hwPerfCntrMask;
        int rc;

        hwPerfCntrMask = perfGetCntrMask();

        // allocate buffer for perf cntr list and then psuedo sort them, assigning counter numbers to each

        // figure out max ctr index so we know how many to allocate

        int maxCntrIndex = 0;

		for (int i = 0; i < nCntrs; i++) {
            if ((pCntrLst[i].type == perfEventHWGeneral) && (pCntrLst[i].code == HW_CPU_CYCLES)) {
            	if (maxCntrIndex < 0) {
            		maxCntrIndex = 0;
            	}
            }
            else if ((pCntrLst[i].type == perfEventHWGeneral) && (pCntrLst[i].code == HW_TIMESTAMP)) {
            	if (maxCntrIndex < 1) {
            		maxCntrIndex = 1;
            	}
            }
            else if ((pCntrLst[i].type == perfEventHWGeneral) && (pCntrLst[i].code == HW_INSTRUCTIONS)) {
            	if (maxCntrIndex < 2) {
            		maxCntrIndex = 2;
            	}
            }
            else if (hwPerfCntrMask & (1 << i)) {
            	if (maxCntrIndex < i) {
            		maxCntrIndex = i;
            	}
            }
            else {
                printf("Error: perfInitCntrs(): number of HW counters exceeded by counter definitions\n");
                printf("Ignorming counter deffinition %d\n",i+1);
            }
		}

        perfCntrLst = (perfEvent*)perfMalloc(sizeof(perfEvent)*(maxCntrIndex+1));
        if (perfCntrLst == NULL) {
            printf("Error: perfInitCntrs(): malloc() failed\n");

            return 1;
        }

        // mark all perfCntrLst cntrs as unused

        for (int i = 0; i <= maxCntrIndex; i++) {
            perfCntrLst[i].ctrIdx = -1;
        }

        int nxtCntrIdx = 3;

        for (int i = 0; i < nCntrs; i++) {
            if ((pCntrLst[i].type == perfEventHWGeneral) && (pCntrLst[i].code == HW_CPU_CYCLES)) {
                if (perfCntrLst[0].ctrIdx == -1) {
                    perfCntrLst[0] = pCntrLst[i];
                    perfCntrLst[0].ctrIdx = 0;

                    perfCntrMask |= 1 << 0;
                }
            }
            else if ((pCntrLst[i].type == perfEventHWGeneral) && (pCntrLst[i].code == HW_TIMESTAMP)) {
                if (perfCntrLst[1].ctrIdx == -1) {
                    perfCntrLst[1] = pCntrLst[i];
                    perfCntrLst[1].ctrIdx = 1;

                    perfCntrMask |= 1 << 1;
                }
            }
            else if ((pCntrLst[i].type == perfEventHWGeneral) && (pCntrLst[i].code == HW_INSTRUCTIONS)) {
                if (perfCntrLst[2].ctrIdx == -1) {
                    perfCntrLst[2] = pCntrLst[i];
                    perfCntrLst[2].ctrIdx = 2;

                    perfCntrMask |= 1 << 2;
                }
            }
            else if (hwPerfCntrMask & (1 << i)) {
                perfCntrLst[nxtCntrIdx] = pCntrLst[i];
                perfCntrLst[nxtCntrIdx].ctrIdx = nxtCntrIdx;

                perfCntrMask |= 1 << nxtCntrIdx;;
                nxtCntrIdx += 1;
            }
            else {
                printf("Error: perfInitCntrs(): number of HW counters exceeded by counter definitions\n");
                printf("Ignorming counter deffinition %d\n",i+1);
            }
        }

	    // Stop counters. Setting the bit stops the counter in that bit position

        csr_write(MCOUNTINHIBIT,0xffffffff);

        // Configure counters. This also gets the size and CSR for the event

        for (int i = 0; i < nxtCntrIdx; i++) {
            if (perfCntrMask & (1 << i)) {

        	    // figure out how many bits each register is

                uint64_t tmp;
                int csr;
                int size;

                switch (perfCntrLst[i].ctrIdx) {
                case 0:
                    hpm_write(CSR_MCYCLE,0xffffffffffffffffU);
            		tmp = hpm_read(CSR_MCYCLE);
            		hpm_write(CSR_MCYCLE,0);
            		csr = CSR_CYCLE;
            		break;
            	case 1:
            		{
            		int w;
    				w = getTsWidth(core);
    				tmp = 0xffffffffffffffffU;

    				while (w < 64) {
    					tmp >>= 1;
    					w += 1;
    				}

            		csr = 0;
            		}
            		break;
            	case 2:
            		hpm_write(CSR_MINSTRET,0xffffffffffffffffU);
            		tmp = hpm_read(CSR_MINSTRET);
            		hpm_write(CSR_MINSTRET,0);
            		csr = CSR_INSTRET;
            		break;
            	case 3:
            		hpm_write(CSR_MHPMCTR3,0xffffffffffffffffU);
            		tmp = hpm_read(CSR_MHPMCTR3);
            		hpm_write(CSR_MHPMCTR3,0);
            		csr = CSR_HPMCTR3;
            		break;
            	case 4:
            		hpm_write(CSR_MHPMCTR4,0xffffffffffffffffU);
            		tmp = hpm_read(CSR_MHPMCTR4);
            		hpm_write(CSR_MHPMCTR4,0);
            		csr = CSR_HPMCTR4;
            		break;
            	case 5:
            		hpm_write(CSR_MHPMCTR5,0xffffffffffffffffU);
            		tmp = hpm_read(CSR_MHPMCTR5);
            		hpm_write(CSR_MHPMCTR5,0);
            		csr = CSR_HPMCTR5;
            		break;
            	case 6:
            		hpm_write(CSR_MHPMCTR6,0xffffffffffffffffU);
            		tmp = hpm_read(CSR_MHPMCTR6);
            		hpm_write(CSR_MHPMCTR6,0);
            		csr = CSR_HPMCTR6;
            		break;
            	default:
            		printf("Error: perfInitCtrs(): Invalid counter index: %d\n",perfCntrLst[i].ctrIdx);
            		return 1;
                }

            	if (tmp == 0xffffffffffffffffU) {
            		size = 64;
            	}
            	else {
            		for (size = 0; (1UL << size) < tmp; size++) { /* empty */ }
            	}

            	perfCntrLst[i].ctrInfo = ((size - 1) << 12) | csr;

                // fill in array of counter wrap values

                if (size < 64) {
                    cntrWrapVal[i] = (uint64_t)1 << size;
                }
                else {
                    // cntr is 64 bits and we can't go any bigger

                    cntrWrapVal[i] = 0;
                }

                // finally, program counter

                if (perfCntrLst[i].type == perfEventHWRaw) {
                    switch (perfCntrLst[i].ctrIdx) {
                    case 3:
                    	csr_write(MHPMEVENT3,perfCntrLst[i].event_data);
                    	break;
                    case 4:
                    	csr_write(MHPMEVENT4,perfCntrLst[i].event_data);
                    	break;
                    case 5:
                    	csr_write(MHPMEVENT5,perfCntrLst[i].event_data);
                    	break;
                    case 6:
                    	csr_write(MHPMEVENT6,perfCntrLst[i].event_data);
                    	break;
                    }
                }
            }
        }

        // Start counters. 0's start the counter in that bit position


        csr_write(MCOUNTINHIBIT,~perfCntrMask);

        perfCounterCPUPairing[core] = perfCntrMask;

        if (prevCntrVal[core] == NULL) {
        	prevCntrVal[core] = (uint64_t *)perfMalloc(sizeof(uint64_t) * PERF_MAX_CNTRS);
        	if (prevCntrVal[core] == NULL) {
        		printf("Error: perfInitCntrs(): malloc() failed\n");
        		return 1;
        	}
        }

        for (int i = 0; i < PERF_MAX_CNTRS; i++) {
        	prevCntrVal[core][i] = 0;
        }
    }
    else {
        perfCntrLst = NULL;
        perfCounterCPUPairing[core] = 0;

        if (prevCntrVal[core] != NULL) {
            free(prevCntrVal[core]);
            prevCntrVal[core] = NULL;
        }
    }

    return 0;
}

__attribute__((no_instrument_function)) static int perfDeviceDriverInit(int core,uint32_t sink_size,perfEvent *pCntrList,int nCntrs)
{
	int rc;

	rc = perfInitCntrs(core,pCntrList,nCntrs);
    if (rc != 0) {
        return rc;
    }

    if (sink_size > 0) {
        // allocate SBA trae buffer

    	SBABufferPhysAddr = (unsigned  long)perfMalloc(sink_size);
    	if (SBABufferPhysAddr == 0) {
    		printf("Error: PerfDeviceDriverInit(): SBA buffer allocation failed\n");
    		return 1;
    	}

    	SBABufferSize = sink_size;
    }
    else {
        SBABufferSize = 0;
        SBABufferPhysAddr = 0;
    }

    // Init all trace engines and funnels into a known state

    rc = initTraceEngineDefaults();
    if (rc != 0) {
        return 1;
    }

    return 0;
}

__attribute__((no_instrument_function)) int perfInit(int num_cores,int num_funnels)
{
	perfTraceEnabled = 0;

    if (numCores > 0) {
        // this routine should only be called once!!

        printf("Error: perfInit(): perfInit() should only be called once\n");

        return 1;
    }

    if (num_cores <= 0) {
        printf("Error: perfInit(): Invalid num_cores argument: %d\n",num_cores);

        return 1;
    }

    if (num_funnels < 0) {
        printf("Error: perfInit(): Invalid num_funnels argument: %d\n",num_funnels);

        return 1;
    }

    numCores = num_cores;
    numFunnels = num_funnels;

    for (int i = 0; i < sizeof perfStimulusCPUPairing / sizeof perfStimulusCPUPairing[0]; i++) {
    	perfStimulusCPUPairing[i] = NULL;
    }

    for (int i = 0; i < sizeof perfCounterCPUPairing / sizeof perfCounterCPUPairing[0]; i++) {
    	perfCounterCPUPairing[i] = 0;
    }

    for (int i = 0; i < sizeof prevCntrVal / sizeof prevCntrVal[0]; i++) {
    	prevCntrVal[i] = NULL;
    }

    for (int i = 0; i < sizeof cntrWrapVal / sizeof cntrWrapVal[0]; i++) {
    	cntrWrapVal[i] = 0;
    }

    for (int i = 0; i < sizeof cachedCPU / sizeof cachedCPU[0]; i++) {
    	cachedCPU[i] = NULL;
    }

    return 0;
}

__attribute__((no_instrument_function)) static int perfTraceEngineInit(int core,perfSettings_t *settings)
{
    if ((core < 0) || (core >= numCores)) {
        return 1;
    }

    if (settings == NULL) {
        return 1;
    }

    if (numFunnels > 1) {
    	// currently don't support more than one funnel (multi-cluster)

    	return 1;
    }

    // set channel pairing

    int rc;

    rc = perfSetChannel(core,settings->itcChannel);
    if (rc != 0) {
        return 1;
    }

    // doctor up cntrInfo for the timestamp

    if ((masterTsControl != NULL) && (perfCounterCPUPairing[core] & (1 << 1))) {
        int tsBits;

        tsBits = (int)(*masterTsControl >> 24);

        if (tsBits < 64) {
            cntrWrapVal[1] = (uint64_t)1 << tsBits;
        }
        else {
            cntrWrapVal[1] = 0;
        }

        perfCntrLst[1].ctrInfo = (tsBits-1) << 12;
    }

    rc = initTraceEncoder(core,settings);
    if (rc != 0) {
        return 1;
    }

    // trace encoder for core is now initted, but disabled

    // initializae funnels. Funnels are enabled

    rc = initTraceFunnels(settings);
    if (rc!= 0) {
        return 1;
    }

    // enable trace encoder

    setTeTracing(core,1);

    return 0;
}

__attribute__((no_instrument_function)) static inline void write_trace_record_raw(int core,perfRecordType_t recType,uint32_t perfCntrMask,volatile uint32_t *stimulus,void *this_fn,void *call_site)
{
    // block until room in FIFO
    while (*stimulus == 0) { /* empty */ }

    // need to write an record type ID tag so we know this is a func entry, eixit, or whatever

    ((uint8_t*)stimulus)[3] = (uint8_t)recType;

    uint32_t fnL;
    uint32_t fnH;
    uint32_t csL;
    uint32_t csH;

    if (sizeof(void*) > sizeof(uint32_t)) {
        fnL = ((uint32_t*)&this_fn)[0];
        fnH = ((uint32_t*)&this_fn)[1];

        csL = ((uint32_t*)&call_site)[0];
        csH = ((uint32_t*)&call_site)[1];
    }
    else {
        fnL = *(uint32_t*)&this_fn;
        fnH = 0;

        csL = *(uint32_t*)&call_site;
        csH = 0;
    }

    if (fnH != 0) {
        // block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write the first 32 bits, set bit 0 to indicate 64 bit address
        *stimulus = fnL | 1;

    	// block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write the second 32 bits
        *stimulus = fnH;
    }
    else {
        // block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write 32 bit pc
        *stimulus = fnL;
    }

    if ((recType == perfRecord_FuncEnter) || (recType == perfRecord_FuncExit)) {
        if (csH != 0) {
            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the first 32 bits, set bit 0 to indicate 64 bit address
            *stimulus = csL | 1;

            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the second 32 bits
            *stimulus = csH;
        }
        else {
            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write 32 bit pc
            *stimulus = csL;
        }
    }

    if (prevCntrVal[core] == NULL) {
        return;
    }

    int perfCntrIndex = 0;

    while (perfCntrMask != 0) {
        if (perfCntrMask & 1) {
            uint64_t newCntrVal;

            if (perfCntrIndex == 1) {
            	newCntrVal = perfReadTsCounter(core);
            }
            else {
            	newCntrVal = hpm_read_counter(perfCntrIndex);
            }

            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the first 32 bits
            *stimulus = (uint32_t)newCntrVal;

            // write an extra 16 bits if needed; if it has non-zero data

            newCntrVal >>= 32;

            if (newCntrVal != 0) {
                // block until room in FIFO
                while (*stimulus == 0) { /* empty */ }

                // write extra  bits

                ((uint16_t*)stimulus)[1] = (uint16_t)newCntrVal;
            }
        }

        perfCntrIndex += 1;
        perfCntrMask >>= 1;
    }
}

__attribute__((no_instrument_function)) static inline void write_trace_record_delta(int core,perfRecordType_t recType,uint32_t perfCntrMask,volatile uint32_t *stimulus,void *this_fn,void *call_site)
{

    // block until room in FIFO
    while (*stimulus == 0) { /* empty */ }

    // need to write an record type ID tag so we know this is a func entry, eixit, or whatever

    ((uint8_t*)stimulus)[3] = (uint8_t)recType;

    uint32_t fnL;
    uint32_t fnH;
    uint32_t csL;
    uint32_t csH;

    if (sizeof(void*) > sizeof(uint32_t)) {
        fnL = ((uint32_t*)&this_fn)[0];
        fnH = ((uint32_t*)&this_fn)[1];

        csL = ((uint32_t*)&call_site)[0];
        csH = ((uint32_t*)&call_site)[1];
    }
    else {
        fnL = *(uint32_t*)&this_fn;
        fnH = 0;

        csL = *(uint32_t*)&call_site;
        csH = 0;
    }

    if (fnH != 0) {
        // block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write the first 32 bits, set bit 0 to indicate 64 bit address
        *stimulus = fnL | 1;

    	// block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write the second 32 bits
        *stimulus = fnH;
    }
    else {
        // block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write 32 bit pc
        *stimulus = fnL;
    }

    if ((recType == perfRecord_FuncEnter) || (recType == perfRecord_FuncExit)) {
        if (csH != 0) {
            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the first 32 bits, set bit 0 to indicate 64 bit address
            *stimulus = csL | 1;

            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the second 32 bits
            *stimulus = csH;
        }
        else {
            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write 32 bit pc
            *stimulus = csL;
        }
    }

    if (prevCntrVal[core] == NULL) {
        return;
    }

    int perfCntrIndex = 0;

    while (perfCntrMask != 0) {
        if (perfCntrMask & 1) {
            uint64_t newCntrVal;
            uint64_t oldCntrVal;
            uint64_t delta;

            if (perfCntrIndex == 1) {
            	newCntrVal = perfReadTsCounter(core);
            }
            else {
            	newCntrVal = hpm_read_counter(perfCntrIndex);
            }

            oldCntrVal = prevCntrVal[core][perfCntrIndex];

            if (newCntrVal >= oldCntrVal) { // no wrap
                delta = newCntrVal - oldCntrVal;
            }
            else { // wrapped
           		delta = newCntrVal + cntrWrapVal[perfCntrIndex] - oldCntrVal;
           	}

            prevCntrVal[core][perfCntrIndex] = newCntrVal;

            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the first 32 bits
            *stimulus = (uint32_t)delta;

            // write an extra 16 bits if needed; if it has non-zero data

            delta >>= 32;

            if (delta != 0) {
                // block until room in FIFO
                while (*stimulus == 0) { /* empty */ }

                // write extra  bits

                ((uint16_t*)stimulus)[1] = (uint16_t)delta;
            }
        }

        perfCntrIndex += 1;
        perfCntrMask >>= 1;
    }
}

__attribute__((no_instrument_function)) static inline void write_trace_record_deltaXOR(int core,perfRecordType_t recType,uint32_t perfCntrMask,volatile uint32_t *stimulus,void *this_fn,void *call_site)
{
    // block until room in FIFO
    while (*stimulus == 0) { /* empty */ }

    // need to write an record type ID tag so we know this is a func entry, eixit, or whatever

    ((uint8_t*)stimulus)[3] = (uint8_t)recType;

    uint32_t fnL;
    uint32_t fnH;
    uint32_t csL;
    uint32_t csH;

    if (sizeof(void*) > sizeof(uint32_t)) {
        fnL = ((uint32_t*)&this_fn)[0];
        fnH = ((uint32_t*)&this_fn)[1];

        csL = ((uint32_t*)&call_site)[0];
        csH = ((uint32_t*)&call_site)[1];
    }
    else {
        fnL = *(uint32_t*)&this_fn;
        fnH = 0;

        csL = *(uint32_t*)&call_site;
        csH = 0;
    }

    if (fnH != 0) {
        // block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write the first 32 bits, set bit 0 to indicate 64 bit address
        *stimulus = fnL | 1;

    	// block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write the second 32 bits
        *stimulus = fnH;
    }
    else {
        // block until room in FIFO
        while (*stimulus == 0) { /* empty */ }

        // write 32 bit pc
        *stimulus = fnL;
    }

    if ((recType == perfRecord_FuncEnter) || (recType == perfRecord_FuncExit)) {
        if (csH != 0) {
            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the first 32 bits, set bit 0 to indicate 64 bit address
            *stimulus = csL | 1;

            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the second 32 bits
            *stimulus = csH;
        }
        else {
            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write 32 bit pc
            *stimulus = csL;
        }
    }

    if (prevCntrVal[core] == NULL) {
        return;
    }

    int perfCntrIndex = 0;

    while (perfCntrMask != 0) {
        if (perfCntrMask & 1) {
            uint64_t newCntrVal;
            uint64_t oldCntrVal;
            uint64_t delta;

            if (perfCntrIndex == 1) {
            	newCntrVal = perfReadTsCounter(core);
            }
            else {
            	newCntrVal = hpm_read_counter(perfCntrIndex);
            }

            oldCntrVal = prevCntrVal[core][perfCntrIndex];

            if (newCntrVal >= oldCntrVal) { // no wrap
                delta = newCntrVal ^ oldCntrVal;
            }
            else { // wrapped
           		delta = (newCntrVal + cntrWrapVal[perfCntrIndex]) ^ oldCntrVal;
           	}

            prevCntrVal[core][perfCntrIndex] = newCntrVal;

            // block until room in FIFO
            while (*stimulus == 0) { /* empty */ }

            // write the first 32 bits
            *stimulus = (uint32_t)delta;

            // write an extra 16 bits if needed; if it has non-zero data

            delta >>= 32;

            if (delta != 0) {
                // block until room in FIFO
                while (*stimulus == 0) { /* empty */ }

                // write extra  bits

                ((uint16_t*)stimulus)[1] = (uint16_t)delta;
            }
        }

        perfCntrIndex += 1;
        perfCntrMask >>= 1;
    }
}


static unsigned long long next_mcount;
static unsigned long long interval;

__attribute__((no_instrument_function)) static void perfTimerHandler(int id,void *data)
{
    int core;
    struct metal_cpu *cpu;

    cpu = (struct metal_cpu *)data;

    if (perfTraceEnabled) {

	    unsigned long pc;

	    pc = metal_cpu_get_exception_pc(cpu);

	    core = metal_cpu_get_current_hartid();

	    uint32_t perfCntrMask = perfCounterCPUPairing[core];

	    volatile uint32_t *stimulus = perfStimulusCPUPairing[core];

        write_trace_record_fn(core,perfRecord_ISR,perfCntrMask,stimulus,(void*)pc,NULL);
	}

	// set time for next interrupt

    next_mcount += interval;

    metal_cpu_set_mtimecmp(cpu, next_mcount);
}

int volatile infunc = 0;

__attribute__((no_instrument_function)) void __cyg_profile_func_enter(void *this_fn,void *call_site)
{
    if (perfTraceEnabled == 0) {
        return;
	}

	// use hartID as CPU index

	int core;

    core = metal_cpu_get_current_hartid();

	uint32_t perfCntrMask = perfCounterCPUPairing[core];

	volatile uint32_t *stimulus = perfStimulusCPUPairing[core];

	write_trace_record_fn(core,perfRecord_FuncEnter,perfCntrMask,stimulus,this_fn,call_site);
}

__attribute__((no_instrument_function)) void __cyg_profile_func_exit(void *this_fn,void *call_site)
{
    if (perfTraceEnabled == 0) {
        return;
    }

    // use hartID as CPU index

    int core;

    core = metal_cpu_get_current_hartid();

    uint32_t perfCntrMask = perfCounterCPUPairing[core];

    volatile uint32_t *stimulus = perfStimulusCPUPairing[core];

    write_trace_record_fn(core,perfRecord_FuncExit,perfCntrMask,stimulus,this_fn,call_site);
}

__attribute__((no_instrument_function)) static int perfTimerInit(int core,int _interval)
{
    if ((core < 0) || (core >= numCores)) {
        return 1;
    }

    if (_interval < 100) {
        _interval = 100;
    }

    struct metal_cpu *cpu;

    cpu = cachedCPU[core];
    if (cpu == NULL) {
        return 1;
    }

    cachedCPU[core] = cpu;

    unsigned long long mtimeval;
    unsigned long long mtimebase;

    mtimeval = metal_cpu_get_mtime(cpu);
    mtimebase = metal_cpu_get_timebase(cpu);

    if ((mtimeval == 0) || (mtimebase == 0)) {
        return 1;
    }

    interval = mtimebase * _interval / 1000000;

    struct metal_interrupt *cpu_intr;

    cpu_intr = metal_cpu_interrupt_controller(cpu);
    if (cpu_intr == NULL) {
        return 1;
    }

    if (metal_hpm_init(cpu)) {
        return 1;
    }

    metal_interrupt_init(cpu_intr);

    struct metal_interrupt *tmr_intr;

    tmr_intr = metal_cpu_timer_interrupt_controller(cpu);
    if (tmr_intr == NULL) {
        return 1;
    }

    metal_interrupt_init(tmr_intr);

    int tmr_id;

    tmr_id = metal_cpu_timer_get_interrupt_id(cpu);

    int rc;

    rc = metal_interrupt_register_handler(tmr_intr,tmr_id,perfTimerHandler,cpu);
    if (rc < 0) {
        return 1;
    }

    next_mcount = metal_cpu_get_mtime(cpu) + interval;

    metal_cpu_set_mtimecmp(cpu, next_mcount);
    if (metal_interrupt_enable(tmr_intr, tmr_id) == -1) {
        return 1;
    }

    if (metal_interrupt_enable(cpu_intr, 0) == -1) {
        return 1;
    }

    return 0;
}

__attribute__((no_instrument_function)) static int perfTraceInit(int core,perfEvent *pCntrLst,int nCntrs,int itcChannel,uint32_t sink_size)
{
    if ((core < 0) || (core >= numCores)) {
        return 1;
    }

    int rc;

    rc = perfDeviceDriverInit(core,sink_size,pCntrLst,nCntrs);
    if (rc != 0) {
        return 1;
    }

    perfSettings_t settings;

    settings.teControl.teInstruction = TE_INSTRUCTION_NONE;
    settings.teControl.teInstrumentation = TE_INSTRUMENTATION_ITC;
    settings.teControl.teStallOrOverflow = 0;
    settings.teControl.teStallEnable = 0;
    settings.teControl.teStopOnWrap = 1;

    settings.teControl.teInhibitSrc = 0;
//    settings.teControl.teInhibitSrc = 1;

    settings.teControl.teSyncMaxBTM = TE_SYNCMAXBTM_OFF;
//    settings.teControl.teSyncMaxBTM = 0;
    settings.teControl.teSyncMaxInst = TE_SYNCMAXINST_OFF;
//    settings.teControl.teSyncMaxInst = 0;

    settings.tfControl.tfStopOnWrap = 1;

    settings.itcTraceEnable = 1 << itcChannel;

    settings.tsControl.tsCount = 1;
    settings.tsControl.tsDebug = 0;
    settings.tsControl.tsPrescale = TS_PRESCL_1;

    settings.tsControl.tsEnable = 1;
//    settings.tsControl.tsEnable = 0;

    settings.tsControl.tsBranch = BRNCH_ALL;
    settings.tsControl.tsInstrumentation = 1;
    settings.tsControl.tsOwnership = 1;

    if (SBABufferSize != 0) {
        settings.sink.sink = TE_SINK_SBA;
        settings.sink.sinkBase = (unsigned int)SBABufferPhysAddr;
        settings.sink.sinkBaseH = (unsigned int)(SBABufferPhysAddr >> 32);
        settings.sink.sinkSize = SBABufferSize -1;
    }
    else {
        settings.sink.sink = TE_SINK_SRAM;
        settings.sink.sinkBase = 0;
        settings.sink.sinkBaseH = 0;
        settings.sink.sinkSize = 0;
    }

    settings.itcChannel = itcChannel;

    rc = perfTraceEngineInit(core,&settings);
    if (rc!= 0) {
        return rc;
    }

    return 0;
}

__attribute__((no_instrument_function)) static int perfCacheCPU()
{
    int core;

    core = metal_cpu_get_current_hartid();

    struct metal_cpu *cpu;

    cpu = metal_cpu_get(core);

    cachedCPU[core] = cpu;

    return core;
}

__attribute__((no_instrument_function)) int perfFuncEntryExitInit(perfEvent *perfCntrList,int numCntrs,int itcChannel,perfCountType_t cntType,uint32_t sink_size)
{
    perfTraceEnabled = 0;

    int core;

    core = perfCacheCPU();

    int rc;

    rc = perfTraceInit(core,perfCntrList,numCntrs,itcChannel,sink_size);
    if (rc != 0) {
        return 1;
    }

    perfMarkerVal = PERF_MARKER_VAL;
    perfCountType = cntType;

    switch (cntType) {
    case perfCount_Raw:
        write_trace_record_fn = write_trace_record_raw;
        break;
    case perfCount_Delta:
        write_trace_record_fn = write_trace_record_delta;
        break;
    case perfCount_DeltaXOR:
        write_trace_record_fn = write_trace_record_deltaXOR;
        break;
    default:
        printf("Error: perfFuncEntryExitInit(): invalid perfCountType\n");
        return 1;
    }

    return 0;
}

__attribute__((no_instrument_function)) int perfManualInit(perfEvent *perfCntrList,int numCntrs,int itcChannel,perfCountType_t cntType,uint32_t sink_size)
{
    perfTraceEnabled = 0;

    int core;

    core = perfCacheCPU();

    int rc;

    rc = perfTraceInit(core,perfCntrList,numCntrs,itcChannel,sink_size);
    if (rc != 0) {
        return rc;
    }

    perfMarkerVal = PERF_MARKER_VAL;
    perfCountType = cntType;

    switch (cntType) {
    case perfCount_Raw:
        write_trace_record_fn = write_trace_record_raw;
        break;
    case perfCount_Delta:
        write_trace_record_fn = write_trace_record_delta;
        break;
    case perfCount_DeltaXOR:
        write_trace_record_fn = write_trace_record_deltaXOR;
        break;
    default:
        printf("Error: perfFuncEntryExitInit(): invalid perfCountType\n");
        return 1;
    }

    return 0;
}

__attribute__((no_instrument_function)) int perfTimerISRInit(perfEvent *perfCntrList,int numCntrs,int itcChannel,perfCountType_t cntType,uint32_t sink_size,int interval)
{
    perfTraceEnabled = 0;

    int core;

    core = perfCacheCPU();

    int rc;

    rc = perfTraceInit(core,perfCntrList,numCntrs,itcChannel,sink_size);
    if (rc != 0) {
        return rc;
    }

    rc = perfTimerInit(core,interval);
    if (rc != 0) {
        return rc;
    }

    perfMarkerVal = PERF_MARKER_VAL;
    perfCountType = cntType;

    switch (cntType) {
    case perfCount_Raw:
        write_trace_record_fn = write_trace_record_raw;
        break;
    case perfCount_Delta:
        write_trace_record_fn = write_trace_record_delta;
        break;
    case perfCount_DeltaXOR:
        write_trace_record_fn = write_trace_record_deltaXOR;
        break;
    default:
        printf("Error: perfFuncEntryExitInit(): invalid perfCountType\n");
        return 1;
    }

    return 0;
}
