<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<module id='DEBUG' HW_revision='' XML_version='1.2' description='External Debug Registers'>
    <register id='DBGAUTHSTATUS_EL1' acronym='DBGAUTHSTATUS_EL1' width='32' description='Debug Authentication Status Register'>
<!--	    <bitfield id='RES0' width='24' begin='31' end='8' description='Reserved' rwaccess='R'/>-->
	    <bitfield id='SNID' width='2' begin='7' end='6' description='Secure non-invasive debug' rwaccess='R'/>
	    <bitfield id='SID' width='2' begin='5' end='4' description='Secure invasive debug' rwaccess='R'/>
	    <bitfield id='NSNID' width='2' begin='3' end='2' description='Non-secure non-invasive debug' rwaccess='R'/>
	    <bitfield id='NSID' width='2' begin='1' end='0' description='Non-secure invasive debug' rwaccess='R'/>
    </register>
    <register id='DBGBCR0_EL1' acronym='DBGBCR0_EL1' width='32' description='Debug Breakpoint Control Register 0'/>
    <register id='DBGBCR1_EL1' acronym='DBGBCR1_EL1' width='32' description='Debug Breakpoint Control Register 1'/>
    <register id='DBGBCR2_EL1' acronym='DBGBCR2_EL1' width='32' description='Debug Breakpoint Control Register 2'/>
    <register id='DBGBCR3_EL1' acronym='DBGBCR3_EL1' width='32' description='Debug Breakpoint Control Register 3'/>
    <register id='DBGBCR4_EL1' acronym='DBGBCR4_EL1' width='32' description='Debug Breakpoint Control Register 4'/>
    <register id='DBGBCR5_EL1' acronym='DBGBCR5_EL1' width='32' description='Debug Breakpoint Control Register 5'/>
    <register id='DBGBVR0_EL1' acronym='DBGBVR0_EL1' width='64' description='Debug Breakpoint Value Register 0'/>
    <register id='DBGBVR1_EL1' acronym='DBGBVR1_EL1' width='64' description='Debug Breakpoint Value Register 1'/>
    <register id='DBGBVR2_EL1' acronym='DBGBVR2_EL1' width='64' description='Debug Breakpoint Value Register 2'/>
    <register id='DBGBVR3_EL1' acronym='DBGBVR3_EL1' width='64' description='Debug Breakpoint Value Register 3'/>
    <register id='DBGBVR4_EL1' acronym='DBGBVR4_EL1' width='64' description='Debug Breakpoint Value Register 4'/>
    <register id='DBGBVR5_EL1' acronym='DBGBVR5_EL1' width='64' description='Debug Breakpoint Value Register 5'/>
    <register id='DBGCLAIMCLR_EL1' acronym='DBGCLAIMCLR_EL1' width='32' description='Debug Claim Tag Clear Register'/>
    <register id='DBGCLAIMSET_EL1' acronym='DBGCLAIMSET_EL1' width='32' description='Debug Claim Tag Set Register'/>
    <!--
    <register id='DBGDTRRX_EL0' acronym='DBGDTRRX_EL0' width='32' description=''/>
    <register id='DBGDTRTX_EL0' acronym='DBGDTRTX_EL0' width='32' description=''/>
    -->
    <register id='DBGWCR0_EL1' acronym='DBGWCR0_EL1' width='32' description='Debug Watchpoint Control Register 0'/>
    <register id='DBGWCR1_EL1' acronym='DBGWCR1_EL1' width='32' description='Debug Watchpoint Control Register 1'/>
    <register id='DBGWCR2_EL1' acronym='DBGWCR2_EL1' width='32' description='Debug Watchpoint Control Register 2'/>
    <register id='DBGWCR3_EL1' acronym='DBGWCR3_EL1' width='32' description='Debug Watchpoint Control Register 3'/>
    <register id='DBGWVR0_EL1' acronym='DBGWVR0_EL1' width='32' description='Debug Watchpoint Value Register 0'/>
    <register id='DBGWVR1_EL1' acronym='DBGWVR1_EL1' width='32' description='Debug Watchpoint Value Register 1'/>
    <register id='DBGWVR2_EL1' acronym='DBGWVR2_EL1' width='32' description='Debug Watchpoint Value Register 2'/>
    <register id='DBGWVR3_EL1' acronym='DBGWVR3_EL1' width='32' description='Debug Watchpoint Value Register 3'/>
    <register id='EDAA32PFR' acronym='EDAA32PFR' width='64' description='External Debug AArch32 Processor Feature Register'>
	    <bitfield id='EL3' width='4' begin='15' end='12' description='AArch32 EL3 Exception level handling' rwaccess='R'/>
	    <bitfield id='EL2' width='4' begin='11' end='8' description='AArch32 EL2 Exception level handling' rwaccess='R'/>
	    <bitfield id='PMSA' width='4' begin='7' end='4' description='Support for a PMSA' rwaccess='R'/>
	    <bitfield id='VMSA' width='4' begin='3' end='0' description='Support for a VMSA' rwaccess='R'/>
    </register>
    <register id='EDACR' acronym='EDACR' width='32' description='External debug Auxiliary Control Register'/>
    <register id='EDCIDR0' acronym='EDCIDR0' width='32' description='External Debug Component Identification Register 0'/>
    <register id='EDCIDR1' acronym='EDCIDR1' width='32' description='External Debug Component Identification Register 1'/>
    <register id='EDCIDR2' acronym='EDCIDR2' width='32' description='External Debug Component Identification Register 2'/>
    <register id='EDCIDR3' acronym='EDCIDR3' width='32' description='External Debug Component Identification Register 3'/>
    <register id='EDCIDSR' acronym='EDCIDSR' width='32' description='External Debug Context ID Sample Register'/>
    <register id='EDDEVAFF0' acronym='EDDEVAFF0' width='32' description='External Debug device Affinity Register 0'/>
    <register id='EDDEVAFF1' acronym='EDDEVAFF1' width='32' description='External Debug device Affinity Register 1'/>
    <register id='EDDEVARCH' acronym='EDDEVARCH' width='32' description='External Debug Device Architecture Register'/>
    <register id='EDDEVID0' acronym='EDDEVID0' width='32' description='External Debug Device ID Register 0'/>
    <register id='EDDEVID1' acronym='EDDEVID1' width='32' description='External Debug Device ID Register 1'/>
    <register id='EDDEVID2' acronym='EDDEVID2' width='32' description='External Debug Device ID Register 2'/>
    <register id='EDDEVTYPE' acronym='EDDEVTYPE' width='32' description='External Debug Device Type Register'/>
    <register id='EDDFR' acronym='EDDFR' width='64' description='External Debug Feature Register'>
	    <bitfield id='CTX_CMPs' width='4' begin='31' end='28' description='Number of context-aware BPs - 1' rwaccess='R'/>
	    <bitfield id='WRPs' width='4' begin='23' end='20' description='Number of watchpoints - 1' rwaccess='R'/>
	    <bitfield id='BRPs' width='4' begin='15' end='12' description='Number of breakpoints - 1' rwaccess='R'/>
	    <bitfield id='PMUVer' width='4' begin='11' end='8' description='Performance Montiors Extension version' rwaccess='R'/>
	    <bitfield id='TraceVer' width='4' begin='7' end='4' description='Trace support' rwaccess='R'/>
    </register>
    <register id='EDECCR' acronym='EDECCR' width='32' description='External Debug Exception Catch Register'>
<!--	    <bitfield id='RES0' width='24' begin='31' end='8' description='Reserved' rwaccess='R'/>-->
	    <bitfield id='NSE' width='4' begin='7' end='4' description='Coarse-grained Non-secure exception catch' rwaccess='RW'/>
	    <bitfield id='SE' width='4' begin='3' end='0' description='Coarse-grained secure exception catch' rwaccess='RW'/>
    </register>
    <register id='EDECR' acronym='EDECR' width='32' description='External Debug Event Catch Register'>
<!--	    <bitfield id='RES0' width='29' begin='31' end='3' description='Reserved' rwaccess='R'/>-->
	    <bitfield id='SS' width='1' begin='2' end='2' description='Halting step enable' rwaccess='RW'/>
	    <bitfield id='RCE' width='1' begin='1' end='1' description='Reset catch enable' rwaccess='RW'/>
	    <bitfield id='OSUCE' width='1' begin='0' end='0' description='OS unlock catch enable' rwaccess='RW'/>
    </register>
    <register id='EDESR' acronym='EDESR' width='32' description='External Debug Event Status Register'>
<!--	    <bitfield id='RES0' width='29' begin='31' end='3' description='Reserved' rwaccess='R'/>-->
	    <bitfield id='SS' width='1' begin='2' end='2' description='Halting step event pending' rwaccess='RW'/>
	    <bitfield id='RCE' width='1' begin='1' end='1' description='Reset catch event pending' rwaccess='RW'/>
	    <bitfield id='OSUCE' width='1' begin='0' end='0' description='OS unlock catch event pending' rwaccess='RW'/>
    </register>
    <register id='EDITCTRL' acronym='EDITCTRL' width='32' description='External Debug Integration Mode Control Register'>
	    <bitfield id='IME' width='1' begin='0' end='0' description='Integration mode enable' rwaccess='RW'/>
    </register>
    <register id='EDITR' acronym='EDITR' width='32' description='External Debug Instruction Transfer Register'/>
    <register id='EDLAR' acronym='EDLAR' width='32' description='External Debug Lock Access Register'/>
    <register id='EDLSR' acronym='EDLSR' width='32' description='External Debug Lock Status Register'>
	    <bitfield id='nTT' width='1' begin='2' end='2' description='Not thirty-two bit access required - RAZ' rwaccess='RW'/>
	    <bitfield id='SLK' width='1' begin='1' end='1' description='Software lock status' rwaccess='RW'/>
	    <bitfield id='OSUCE' width='1' begin='0' end='0' description='Software lock implemented' rwaccess='RW'/>
    </register>
    <!-- <register id='EDPCSR' acronym='EDPCSR' width='64' description=''/> -->
    <register id='EDPFR' acronym='EDPFR' width='64' description='External Debug Processor Feature Register'>
	    <bitfield id='GIC'      width='4' begin='27' end='24' description='System Register GIC interface support' rwaccess='R'/>
	    <bitfield id='AdvSIMD'  width='4' begin='23' end='20' description='Advanced SIMD' rwaccess='R'/>
	    <bitfield id='FP'       width='4' begin='19' end='16' description='Floating point' rwaccess='R'/>
	    <bitfield id='EL3'      width='4' begin='15' end='12' description='AArch64 EL3 Exception level handling' rwaccess='R'/>
	    <bitfield id='EL2'      width='4' begin='11' end='8' description='AArch64 EL2 Exception level handling' rwaccess='R'/>
	    <bitfield id='EL1'      width='4' begin='7' end='4' description='AArch64 EL1 Exception level handling' rwaccess='R'/>
	    <bitfield id='EL0'      width='4' begin='3' end='0' description='AArch64 EL0 Exception level handling' rwaccess='R'/>
    </register>
    <register id='EDPIDR0' acronym='EDPIDR0' width='32' description='External Debug Peripheral ID Register 0'/>
    <register id='EDPIDR1' acronym='EDPIDR1' width='32' description='External Debug Peripheral ID Register 1'/>
    <register id='EDPIDR2' acronym='EDPIDR2' width='32' description='External Debug Peripheral ID Register 2'/>
    <register id='EDPIDR3' acronym='EDPIDR3' width='32' description='External Debug Peripheral ID Register 3'/>
    <register id='EDPIDR4' acronym='EDPIDR4' width='32' description='External Debug Peripheral ID Register 4'/>
    <register id='EDPRCR' acronym='EDPRCR' width='32' description='External Debug Power/Reset Control Register'>
	    <bitfield id='COREPURQ'  width='1' begin='3' end='3' description='Core powerup request' rwaccess='RW'/>
	    <bitfield id='CWRR'      width='1' begin='1' end='1' description='Warm reset request' rwaccess='RW'/>
	    <bitfield id='CORENPDRQ' width='1' begin='0' end='0' description='Core no powerdown request' rwaccess='RW'/>
    </register>
    <!-- <register id='EDPRSR' acronym='EDPRSR' width='32' description=''/> -->
    <register id='EDRCR' acronym='EDRCR' width='32' description='External Debug Reserve Control Register'>
	    <bitfield id='CBRRQ' width='1' begin='4' end='4' description='Allow imprecise entry to Debug state' rwaccess='RW'/>
	    <bitfield id='CSPA' width='1' begin='3' end='3' description='Clear sticky pipeline advance' rwaccess='RW'/>
	    <bitfield id='CSE' width='1' begin='2' end='2' description='Clear Sticky Error' rwaccess='RW'/>
    </register>
    <register id='EDSCR' acronym='EDSCR' width='32' description='External Debug Status and Control Register'>
<!--	    <bitfield id='RES0_0' width='1' begin='31' end='31' description='Reserved' rwaccess='R'/> -->
	    <bitfield id='RXfull' width='1' begin='30' end='30' description='DTRRX full' rwaccess='R'/>
	    <bitfield id='TXfull' width='1' begin='29' end='29' description='DTRTX full' rwaccess='R'/>
	    <bitfield id='ITO'    width='1' begin='28' end='28' description='EDITR overrun' rwaccess='R'/>
	    <bitfield id='RXO'    width='1' begin='27' end='27' description='DTRRX overrun' rwaccess='R'/>
	    <bitfield id='TXU'    width='1' begin='26' end='26' description='DTRTX underrun' rwaccess='R'/>
	    <bitfield id='PipeAdv' width='1' begin='25' end='25' description='Pipeline advance' rwaccess='R'/>
	    <bitfield id='ITE'    width='1' begin='24' end='24' description='ITR empty' rwaccess='R'/>
	    <bitfield id='INTdis' width='2' begin='23' end='22' description='Interrupt disable' rwaccess='RW'/>
	    <bitfield id='TDA'    width='1' begin='21' end='21' description='Trap debug register accesses' rwaccess='RW'/>
	    <bitfield id='MA'     width='1' begin='20' end='20' description='Memory access mode' rwaccess='RW'/>
<!--	    <bitfield id='RES0_1' width='1' begin='19' end='19' description='Reserved' rwaccess='R'/>-->
	    <bitfield id='NS'     width='1' begin='18' end='18' description='Non-secure status' rwaccess='R'/>
<!--	    <bitfield id='RES0_2' width='1' begin='17' end='17' description='Reserved' rwaccess='R'/>-->
	    <bitfield id='SDD'    width='1' begin='16' end='16' description='Secure debug disabled' rwaccess='R'/>
<!--	    <bitfield id='RES0_3' width='1' begin='15' end='15' description='Reserved' rwaccess='R'/>-->
	    <bitfield id='HDE'    width='1' begin='14' end='14' description='Halting debug mode enable' rwaccess='RW'/>
	    <bitfield id='RW'     width='4' begin='13' end='10' description='Exception level register-width status' rwaccess='R'/>
	    <bitfield id='EL'     width='2' begin='9'  end='8'  description='Exception level' rwaccess='R'/>
	    <bitfield id='A'      width='1' begin='7'  end='7'  description='System Error interrupt pending' rwaccess='R'/>
	    <bitfield id='ERR'    width='1' begin='6'  end='6'  description='Cumulative error flag' rwaccess='R'/>
	    <bitfield id='STATUS' width='6' begin='5'  end='0'  description='Debug status' rwaccess='R'/>
    </register>
    <!-- <register id='EDVIDSR' acronym='EDVIDSR' width='32' description=''/> -->
    <register id='EDWAR' acronym='EDWAR' width='64' description='External Debug Watchpoint Address Register'/>
    <!--
    <register id='ID_AA64DFR0_EL1' acronym='ID_AA64DFR0_EL1' width='64' description=''/>
    <register id='ID_AA64DFR1_EL1' acronym='ID_AA64DFR1_EL1' width='64' description=''/>
    <register id='ID_AA64ISAR0_EL1' acronym='ID_AA64ISAR0_EL1' width='64' description=''/>
    <register id='ID_AA64ISAR1_EL1' acronym='ID_AA64ISAR1_EL1' width='64' description=''/>
    <register id='ID_AA64MMFR0_EL1' acronym='ID_AA64MMFR0_EL1' width='64' description=''/>
    <register id='ID_AA64MMFR1_EL1' acronym='ID_AA64MMFR1_EL1' width='64' description=''/>
    <register id='ID_AA64PFR0_EL1' acronym='ID_AA64PFR0_EL1' width='64' description=''/>
    <register id='ID_AA64PFR1_EL1' acronym='ID_AA64PFR1_EL1' width='64' description=''/>
     -->
    <register id='MIDR_EL1' acronym='MIDR_EL1' width='32' description='Main ID Register'>
	    <bitfield id='Implementer'  width='8'  begin='31'  end='24'  description='Implementer code' rwaccess='R'/>
	    <bitfield id='Variant'      width='4'  begin='23'  end='20'  description='Variant code' rwaccess='R'/>
	    <bitfield id='Architecture' width='4'  begin='19'  end='16'  description='Architecture' rwaccess='R'/>
	    <bitfield id='PartNum'      width='12' begin='15'  end='4'  description='Primary part number' rwaccess='R'/>
	    <bitfield id='Revision'     width='4'  begin='3'   end='0'  description='Revision number' rwaccess='R'/>
    </register>
    <register id='OSLAR_EL1' acronym='OSLAR_EL1' width='32' description='OS Lock Access Register'>
	    <bitfield id='OSLK' width='1' begin='0'  end='0'  description='OS lock' rwaccess='RW'/>
    </register>
</module>
