`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/13/2025 04:54:54 AM
// Design Name: 
// Module Name: add32
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module add32 #(
    parameter int N   = 8,
    parameter bit SAT = 1
)(
    input  logic signed [N-1:0] a,
    input  logic signed [N-1:0] b,
    output logic signed [N-1:0] y,
    output logic                ovf
);
    logic signed [N:0] s_ext;

    assign s_ext = {a[N-1], a} + {b[N-1], b};

    // overflow signed: bit d?u v� bit k? ti?p kh�c nhau
    assign ovf = (s_ext[N] != s_ext[N-1]);

    if (SAT) begin : WITH_SAT
        localparam logic signed [N-1:0] MAXV = {1'b0, {(N-1){1'b1}}};
        localparam logic signed [N-1:0] MINV = {1'b1, {(N-1){1'b0}}};

        always_comb begin
            if (ovf) begin
                // n?u s_ext[N] = 1 => overflow �m => clamp MINV
                // n?u s_ext[N] = 0 => overflow d??ng => clamp MAXV
                y = s_ext[N] ? MINV : MAXV;
            end else begin
                y = s_ext[N-1:0];
            end
        end
    end else begin : NO_SAT
        always_comb begin
            y = s_ext[N-1:0];
        end
    end

endmodule