{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 17:59:41 2022 " "Info: Processing started: Sun Oct 23 17:59:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EE342exp7 -c EE342exp7top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EE342exp7 -c EE342exp7top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Accumulator:Acc\|FFstore\[6\] register Accumulator:Acc\|FFstore\[7\] 155.3 MHz 6.439 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 155.3 MHz between source register \"Accumulator:Acc\|FFstore\[6\]\" and destination register \"Accumulator:Acc\|FFstore\[7\]\" (period= 6.439 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.178 ns + Longest register register " "Info: + Longest register to register delay is 6.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Accumulator:Acc\|FFstore\[6\] 1 REG LC_X15_Y9_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y9_N6; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.114 ns) 1.879 ns Dbus\[6\]~33 2 COMB LC_X12_Y7_N2 1 " "Info: 2: + IC(1.765 ns) + CELL(0.114 ns) = 1.879 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; COMB Node = 'Dbus\[6\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { Accumulator:Acc|FFstore[6] Dbus[6]~33 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 3.232 ns Dbus\[6\]~34 3 COMB LC_X12_Y9_N4 3 " "Info: 3: + IC(1.239 ns) + CELL(0.114 ns) = 3.232 ns; Loc. = LC_X12_Y9_N4; Fanout = 3; COMB Node = 'Dbus\[6\]~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Dbus[6]~33 Dbus[6]~34 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 3.686 ns Dbus\[6\]~44 4 COMB LC_X12_Y9_N5 6 " "Info: 4: + IC(0.340 ns) + CELL(0.114 ns) = 3.686 ns; Loc. = LC_X12_Y9_N5; Fanout = 6; COMB Node = 'Dbus\[6\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Dbus[6]~34 Dbus[6]~44 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.432 ns) 5.391 ns Accumulator:Acc\|FFstore\[6\]~45COUT1_67 5 COMB LC_X15_Y9_N6 1 " "Info: 5: + IC(1.273 ns) + CELL(0.432 ns) = 5.391 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'Accumulator:Acc\|FFstore\[6\]~45COUT1_67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Dbus[6]~44 Accumulator:Acc|FFstore[6]~45COUT1_67 } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 6.178 ns Accumulator:Acc\|FFstore\[7\] 6 REG LC_X15_Y9_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.787 ns) = 6.178 ns; Loc. = LC_X15_Y9_N7; Fanout = 2; REG Node = 'Accumulator:Acc\|FFstore\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { Accumulator:Acc|FFstore[6]~45COUT1_67 Accumulator:Acc|FFstore[7] } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.561 ns ( 25.27 % ) " "Info: Total cell delay = 1.561 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.617 ns ( 74.73 % ) " "Info: Total interconnect delay = 4.617 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { Accumulator:Acc|FFstore[6] Dbus[6]~33 Dbus[6]~34 Dbus[6]~44 Accumulator:Acc|FFstore[6]~45COUT1_67 Accumulator:Acc|FFstore[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { Accumulator:Acc|FFstore[6] {} Dbus[6]~33 {} Dbus[6]~34 {} Dbus[6]~44 {} Accumulator:Acc|FFstore[6]~45COUT1_67 {} Accumulator:Acc|FFstore[7] {} } { 0.000ns 1.765ns 1.239ns 0.340ns 1.273ns 0.000ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.432ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 33; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|FFstore\[7\] 2 REG LC_X15_Y9_N7 2 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y9_N7; Fanout = 2; REG Node = 'Accumulator:Acc\|FFstore\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|FFstore[7] } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 33; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|FFstore\[6\] 2 REG LC_X15_Y9_N6 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y9_N6; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { Accumulator:Acc|FFstore[6] Dbus[6]~33 Dbus[6]~34 Dbus[6]~44 Accumulator:Acc|FFstore[6]~45COUT1_67 Accumulator:Acc|FFstore[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { Accumulator:Acc|FFstore[6] {} Dbus[6]~33 {} Dbus[6]~34 {} Dbus[6]~44 {} Accumulator:Acc|FFstore[6]~45COUT1_67 {} Accumulator:Acc|FFstore[7] {} } { 0.000ns 1.765ns 1.239ns 0.340ns 1.273ns 0.000ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.432ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Accumulator:Acc\|FFstore\[5\] RnW1 Clock 13.342 ns register " "Info: tsu for register \"Accumulator:Acc\|FFstore\[5\]\" (data pin = \"RnW1\", clock pin = \"Clock\") is 13.342 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.087 ns + Longest pin register " "Info: + Longest pin to register delay is 16.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW1 1 PIN PIN_83 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_83; Fanout = 3; PIN Node = 'RnW1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW1 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.156 ns) + CELL(0.590 ns) 9.215 ns Reg8bit:R1\|Dio~16 2 COMB LC_X12_Y7_N1 9 " "Info: 2: + IC(7.156 ns) + CELL(0.590 ns) = 9.215 ns; Loc. = LC_X12_Y7_N1; Fanout = 9; COMB Node = 'Reg8bit:R1\|Dio~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.746 ns" { RnW1 Reg8bit:R1|Dio~16 } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.590 ns) 11.920 ns Dbus\[2\]~20 3 COMB LC_X17_Y9_N8 1 " "Info: 3: + IC(2.115 ns) + CELL(0.590 ns) = 11.920 ns; Loc. = LC_X17_Y9_N8; Fanout = 1; COMB Node = 'Dbus\[2\]~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { Reg8bit:R1|Dio~16 Dbus[2]~20 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.442 ns) 12.762 ns Dbus\[2\]~22 4 COMB LC_X17_Y9_N1 3 " "Info: 4: + IC(0.400 ns) + CELL(0.442 ns) = 12.762 ns; Loc. = LC_X17_Y9_N1; Fanout = 3; COMB Node = 'Dbus\[2\]~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { Dbus[2]~20 Dbus[2]~22 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.114 ns) 13.319 ns Dbus\[2\]~40 5 COMB LC_X17_Y9_N0 6 " "Info: 5: + IC(0.443 ns) + CELL(0.114 ns) = 13.319 ns; Loc. = LC_X17_Y9_N0; Fanout = 6; COMB Node = 'Dbus\[2\]~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { Dbus[2]~22 Dbus[2]~40 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.423 ns) 14.992 ns Accumulator:Acc\|FFstore\[2\]~37 6 COMB LC_X15_Y9_N2 2 " "Info: 6: + IC(1.250 ns) + CELL(0.423 ns) = 14.992 ns; Loc. = LC_X15_Y9_N2; Fanout = 2; COMB Node = 'Accumulator:Acc\|FFstore\[2\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { Dbus[2]~40 Accumulator:Acc|FFstore[2]~37 } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.070 ns Accumulator:Acc\|FFstore\[3\]~39 7 COMB LC_X15_Y9_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.078 ns) = 15.070 ns; Loc. = LC_X15_Y9_N3; Fanout = 2; COMB Node = 'Accumulator:Acc\|FFstore\[3\]~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Accumulator:Acc|FFstore[2]~37 Accumulator:Acc|FFstore[3]~39 } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 15.248 ns Accumulator:Acc\|FFstore\[4\]~41 8 COMB LC_X15_Y9_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 15.248 ns; Loc. = LC_X15_Y9_N4; Fanout = 3; COMB Node = 'Accumulator:Acc\|FFstore\[4\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Accumulator:Acc|FFstore[3]~39 Accumulator:Acc|FFstore[4]~41 } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 16.087 ns Accumulator:Acc\|FFstore\[5\] 9 REG LC_X15_Y9_N5 4 " "Info: 9: + IC(0.000 ns) + CELL(0.839 ns) = 16.087 ns; Loc. = LC_X15_Y9_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Accumulator:Acc|FFstore[4]~41 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.723 ns ( 29.36 % ) " "Info: Total cell delay = 4.723 ns ( 29.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.364 ns ( 70.64 % ) " "Info: Total interconnect delay = 11.364 ns ( 70.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.087 ns" { RnW1 Reg8bit:R1|Dio~16 Dbus[2]~20 Dbus[2]~22 Dbus[2]~40 Accumulator:Acc|FFstore[2]~37 Accumulator:Acc|FFstore[3]~39 Accumulator:Acc|FFstore[4]~41 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.087 ns" { RnW1 {} RnW1~out0 {} Reg8bit:R1|Dio~16 {} Dbus[2]~20 {} Dbus[2]~22 {} Dbus[2]~40 {} Accumulator:Acc|FFstore[2]~37 {} Accumulator:Acc|FFstore[3]~39 {} Accumulator:Acc|FFstore[4]~41 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 7.156ns 2.115ns 0.400ns 0.443ns 1.250ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.442ns 0.114ns 0.423ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 33; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|FFstore\[5\] 2 REG LC_X15_Y9_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y9_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.087 ns" { RnW1 Reg8bit:R1|Dio~16 Dbus[2]~20 Dbus[2]~22 Dbus[2]~40 Accumulator:Acc|FFstore[2]~37 Accumulator:Acc|FFstore[3]~39 Accumulator:Acc|FFstore[4]~41 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.087 ns" { RnW1 {} RnW1~out0 {} Reg8bit:R1|Dio~16 {} Dbus[2]~20 {} Dbus[2]~22 {} Dbus[2]~40 {} Accumulator:Acc|FFstore[2]~37 {} Accumulator:Acc|FFstore[3]~39 {} Accumulator:Acc|FFstore[4]~41 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 7.156ns 2.115ns 0.400ns 0.443ns 1.250ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.442ns 0.114ns 0.423ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock DioExt\[6\] Accumulator:Acc\|FFstore\[6\] 11.766 ns register " "Info: tco from clock \"Clock\" to destination pin \"DioExt\[6\]\" through register \"Accumulator:Acc\|FFstore\[6\]\" is 11.766 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 33; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|FFstore\[6\] 2 REG LC_X15_Y9_N6 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y9_N6; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.760 ns + Longest register pin " "Info: + Longest register to pin delay is 8.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Accumulator:Acc\|FFstore\[6\] 1 REG LC_X15_Y9_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y9_N6; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.114 ns) 1.879 ns Dbus\[6\]~33 2 COMB LC_X12_Y7_N2 1 " "Info: 2: + IC(1.765 ns) + CELL(0.114 ns) = 1.879 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; COMB Node = 'Dbus\[6\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { Accumulator:Acc|FFstore[6] Dbus[6]~33 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 3.232 ns Dbus\[6\]~34 3 COMB LC_X12_Y9_N4 3 " "Info: 3: + IC(1.239 ns) + CELL(0.114 ns) = 3.232 ns; Loc. = LC_X12_Y9_N4; Fanout = 3; COMB Node = 'Dbus\[6\]~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Dbus[6]~33 Dbus[6]~34 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.404 ns) + CELL(2.124 ns) 8.760 ns DioExt\[6\] 4 PIN PIN_74 0 " "Info: 4: + IC(3.404 ns) + CELL(2.124 ns) = 8.760 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'DioExt\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.528 ns" { Dbus[6]~34 DioExt[6] } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.352 ns ( 26.85 % ) " "Info: Total cell delay = 2.352 ns ( 26.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.408 ns ( 73.15 % ) " "Info: Total interconnect delay = 6.408 ns ( 73.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.760 ns" { Accumulator:Acc|FFstore[6] Dbus[6]~33 Dbus[6]~34 DioExt[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.760 ns" { Accumulator:Acc|FFstore[6] {} Dbus[6]~33 {} Dbus[6]~34 {} DioExt[6] {} } { 0.000ns 1.765ns 1.239ns 3.404ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|FFstore[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.760 ns" { Accumulator:Acc|FFstore[6] Dbus[6]~33 Dbus[6]~34 DioExt[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.760 ns" { Accumulator:Acc|FFstore[6] {} Dbus[6]~33 {} Dbus[6]~34 {} DioExt[6] {} } { 0.000ns 1.765ns 1.239ns 3.404ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RnW1 DioExt\[1\] 18.210 ns Longest " "Info: Longest tpd from source pin \"RnW1\" to destination pin \"DioExt\[1\]\" is 18.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW1 1 PIN PIN_83 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_83; Fanout = 3; PIN Node = 'RnW1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW1 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.156 ns) + CELL(0.590 ns) 9.215 ns Reg8bit:R1\|Dio~16 2 COMB LC_X12_Y7_N1 9 " "Info: 2: + IC(7.156 ns) + CELL(0.590 ns) = 9.215 ns; Loc. = LC_X12_Y7_N1; Fanout = 9; COMB Node = 'Reg8bit:R1\|Dio~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.746 ns" { RnW1 Reg8bit:R1|Dio~16 } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.590 ns) 11.921 ns Dbus\[1\]~17 3 COMB LC_X17_Y9_N6 1 " "Info: 3: + IC(2.116 ns) + CELL(0.590 ns) = 11.921 ns; Loc. = LC_X17_Y9_N6; Fanout = 1; COMB Node = 'Dbus\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { Reg8bit:R1|Dio~16 Dbus[1]~17 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.114 ns) 12.484 ns Dbus\[1\]~19 4 COMB LC_X17_Y9_N4 3 " "Info: 4: + IC(0.449 ns) + CELL(0.114 ns) = 12.484 ns; Loc. = LC_X17_Y9_N4; Fanout = 3; COMB Node = 'Dbus\[1\]~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { Dbus[1]~17 Dbus[1]~19 } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.602 ns) + CELL(2.124 ns) 18.210 ns DioExt\[1\] 5 PIN PIN_32 0 " "Info: 5: + IC(3.602 ns) + CELL(2.124 ns) = 18.210 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'DioExt\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { Dbus[1]~19 DioExt[1] } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.887 ns ( 26.84 % ) " "Info: Total cell delay = 4.887 ns ( 26.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.323 ns ( 73.16 % ) " "Info: Total interconnect delay = 13.323 ns ( 73.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.210 ns" { RnW1 Reg8bit:R1|Dio~16 Dbus[1]~17 Dbus[1]~19 DioExt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.210 ns" { RnW1 {} RnW1~out0 {} Reg8bit:R1|Dio~16 {} Dbus[1]~17 {} Dbus[1]~19 {} DioExt[1] {} } { 0.000ns 0.000ns 7.156ns 2.116ns 0.449ns 3.602ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Accumulator:Acc\|ResetEn RnWAcc Clock -1.538 ns register " "Info: th for register \"Accumulator:Acc\|ResetEn\" (data pin = \"RnWAcc\", clock pin = \"Clock\") is -1.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 33; CLK Node = 'Clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Accumulator:Acc\|ResetEn 2 REG LC_X15_Y9_N9 10 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y9_N9; Fanout = 10; REG Node = 'Accumulator:Acc\|ResetEn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Accumulator:Acc|ResetEn } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|ResetEn } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|ResetEn {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.335 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnWAcc 1 PIN PIN_16 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 4; PIN Node = 'RnWAcc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnWAcc } "NODE_NAME" } } { "EE342exp7top.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7top.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.607 ns) 4.335 ns Accumulator:Acc\|ResetEn 2 REG LC_X15_Y9_N9 10 " "Info: 2: + IC(2.259 ns) + CELL(0.607 ns) = 4.335 ns; Loc. = LC_X15_Y9_N9; Fanout = 10; REG Node = 'Accumulator:Acc\|ResetEn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { RnWAcc Accumulator:Acc|ResetEn } "NODE_NAME" } } { "EE342exp7modules.v" "" { Text "C:/Users/nevfe/Desktop/EE342exp7/EE342exp7modules.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 47.89 % ) " "Info: Total cell delay = 2.076 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.259 ns ( 52.11 % ) " "Info: Total interconnect delay = 2.259 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.335 ns" { RnWAcc Accumulator:Acc|ResetEn } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.335 ns" { RnWAcc {} RnWAcc~out0 {} Accumulator:Acc|ResetEn {} } { 0.000ns 0.000ns 2.259ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Accumulator:Acc|ResetEn } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Accumulator:Acc|ResetEn {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.335 ns" { RnWAcc Accumulator:Acc|ResetEn } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.335 ns" { RnWAcc {} RnWAcc~out0 {} Accumulator:Acc|ResetEn {} } { 0.000ns 0.000ns 2.259ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 17:59:41 2022 " "Info: Processing ended: Sun Oct 23 17:59:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
