{"vcs1":{"timestamp_begin":1731175337.024119002, "rt":3.14, "ut":1.81, "st":0.21}}
{"vcselab":{"timestamp_begin":1731175340.239780131, "rt":1.24, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1731175341.555351075, "rt":0.33, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731175336.368672990}
{"VCS_COMP_START_TIME": 1731175336.368672990}
{"VCS_COMP_END_TIME": 1731175343.205817089}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336664}}
{"stitch_vcselab": {"peak_mem": 231628}}
