ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 2
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_sysint.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Cy_SysInt_Init,"ax",%progbits
  21              		.align	2
  22              		.global	Cy_SysInt_Init
  23              		.thumb
  24              		.thumb_func
  25              		.type	Cy_SysInt_Init, %function
  26              	Cy_SysInt_Init:
  27              	.LFB135:
  28              		.file 1 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \file  cy_sysint.c
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Provides an API implementation of the SysInt driver.
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #include "cy_sysint.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_Init
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Initializes the referenced interrupt by setting the priority and the
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt vector.
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Use the CMSIS core function NVIC_EnableIRQ(config.intrSrc) to enable the interrupt.
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param config
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt configuration structure
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 2


  30:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Initialization status  
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note The interrupt vector will be relocated only if the vector table was
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * moved to __ramVectors in SRAM. Otherwise it is ignored.
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_Init
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_sysint_status_t Cy_SysInt_Init(const cy_stc_sysint_t* config, cy_israddress userIsr)
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  29              		.loc 1 45 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if(NULL != config)
  35              		.loc 1 48 0
  36 0000 00B3     		cbz	r0, .L5
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L3(CY_SYSINT_IS_PRIORITY_VALID(config->intrPriority));
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #if (CY_CPU_CORTEX_M0P)
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             if (config->intrSrc > SysTick_IRQn)
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 Cy_SysInt_SetInterruptSource(config->intrSrc, config->cm0pSrc);
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             else
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 status = CY_SYSINT_BAD_PARAM;
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         NVIC_SetPriority(config->intrSrc, config->intrPriority);
  37              		.loc 1 63 0
  38 0002 B0F90030 		ldrsh	r3, [r0]
  39 0006 4268     		ldr	r2, [r0, #4]
  40              	.LVL1:
  41              	.LBB6:
  42              	.LBB7:
  43              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 3


   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 4


  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 5


 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 6


 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 7


 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 8


 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 9


 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 10


 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 11


 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 12


 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 13


 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 14


 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 15


 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 16


 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 17


 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 18


 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 19


 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 20


 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 21


1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 22


1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 23


1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 24


1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 25


1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 26


1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 27


1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 28


1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 29


1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 30


1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 31


1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 32


1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 33


1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 34


1776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
1777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
1798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              		.loc 2 1807 0
  45 0008 002B     		cmp	r3, #0
  46              	.LBE7:
  47              	.LBE6:
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  48              		.loc 1 45 0
  49 000a 10B4     		push	{r4}
  50              		.cfi_def_cfa_offset 4
  51              		.cfi_offset 4, -4
  52              	.LBB10:
  53              	.LBB8:
  54              		.loc 2 1807 0
  55 000c 1CDB     		blt	.L3
1808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
  56              		.loc 2 1809 0
  57 000e 03F16043 		add	r3, r3, #-536870912
  58              	.LVL2:
  59 0012 03F56143 		add	r3, r3, #57600
  60              	.LVL3:
  61 0016 5201     		lsls	r2, r2, #5
  62              	.LVL4:
  63 0018 D2B2     		uxtb	r2, r2
  64 001a 83F80023 		strb	r2, [r3, #768]
  65              	.LVL5:
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 35


  66              	.L4:
  67              	.LBE8:
  68              	.LBE10:
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         /* Set the new vector only if it was moved to __ramVectors */
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if (SCB->VTOR == (uint32_t)&__ramVectors)
  69              		.loc 1 66 0
  70 001e 0E4A     		ldr	r2, .L11
  71 0020 0E4C     		ldr	r4, .L11+4
  72 0022 9368     		ldr	r3, [r2, #8]
  73 0024 A342     		cmp	r3, r4
  74 0026 03D0     		beq	.L10
  75              	.L7:
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  76              		.loc 1 46 0
  77 0028 0020     		movs	r0, #0
  78              	.LVL6:
  79              	.L2:
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         status = CY_SYSINT_BAD_PARAM;
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return(status);
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  80              		.loc 1 77 0
  81 002a 5DF8044B 		ldr	r4, [sp], #4
  82              		.cfi_remember_state
  83              		.cfi_restore 4
  84              		.cfi_def_cfa_offset 0
  85 002e 7047     		bx	lr
  86              	.LVL7:
  87              	.L10:
  88              		.cfi_restore_state
  89              	.LBB11:
  90              	.LBB12:
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if (CY_CPU_CORTEX_M0P) || defined (CY_DOXYGEN)
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetInterruptSource
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Configures the interrupt selection for the specified NVIC channel.
  87:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * To disconnect the interrupt source from the NVIC channel
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * use the \ref Cy_SysInt_DisconnectInterruptSource.
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 36


  95:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt to be routed to the NVIC channel.
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_SetInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {    
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos = (uint32_t)((uint32_t)IRQn - (uint32_t)(regPos << CY_SYSINT_CM0P
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CY_REG32_CLR_SET(CPUSS_CM0_INT_CTL[regPos], bitfield, devIntrSrc);
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_CPUSS_DISCONNECTED_IRQN != devIntrSrc); /* Disconnection feature doesn't wo
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] = _VAL2FLD(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, IR
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                                                       | CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_M
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_DisconnectInterruptSource
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Disconnect the interrupt source from the specified NVIC channel.
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core.
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver2.
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt routed to the NVIC channel.
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This parameter is ignored for devices using CPUSS_ver1.
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_DisconnectInterruptSource
 144:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_DisconnectInterruptSource(IRQn_Type IRQn, cy_en_intr_t devIntrSrc)
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         Cy_SysInt_SetInterruptSource(IRQn, CY_CPUSS_DISCONNECTED_IRQN);
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 37


 152:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else /* CPUSS_V2 */
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CPUSS_CM0_SYSTEM_INT_CTL[devIntrSrc] &= (uint32_t)~ CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VAL
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptSource
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the interrupt source of the NVIC channel.
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that the interrupt source is disconnected.  
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver1. For all
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * other devices, use the Cy_SysInt_GetNvicConnection() function.
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptSource(IRQn_Type IRQn)
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (CY_CPUSS_V1)
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         uint32_t regPos  = ((uint32_t)IRQn >> CY_SYSINT_CM0P_MUX_SHIFT);
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if(0UL == (regPos & (uint32_t)~CY_SYSINT_MUX_REG_MSK))
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Pos  = ((uint32_t)IRQn - (regPos <<  CY_SYSINT_CM0P_MUX_SHIFT)) <<  C
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             uint32_t bitfield_Msk = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitfield_Pos);
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = _FLD2VAL(bitfield, CPUSS_CM0_INT_CTL[regPos]);
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((cy_en_intr_t)tempReg);
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 201:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetNvicConnection
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the NVIC channel to which the interrupt source is connected.
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param devIntrSrc
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt that is potentially connected to the NVIC channel.
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 38


 209:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core. A returned value of
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "unconnected_IRQn" indicates that the interrupt source is disabled.
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetInterruptSource
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** IRQn_Type Cy_SysInt_GetNvicConnection(cy_en_intr_t devIntrSrc)
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID, 
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX, CPUSS_CM0_SYSTEM_INT_CTL[devInt
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return ((IRQn_Type)tempReg);
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetInterruptActive
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the highest priority active interrupt for the selected NVIC channel.
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * The priority of the interrupt in a given channel is determined by the index
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * value of the interrupt in the cy_en_intr_t enum. The lower the index, the 
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * higher the priority. E.g. Consider a case where an interrupt source with value
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * 29 and an interrupt source with value 46 both source the same NVIC channel. If
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * both are active (triggered) at the same time, calling Cy_SysInt_GetInterruptActive()
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * will return 29 as the active interrupt.
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC channel number connected to the CPU core
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt connected to the NVIC channel. A returned value of 
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" indicates that there are no active (pending) interrupts 
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * on this NVIC channel.  
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function is available for CM0+ core only.
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note This function supports only devices using CPUSS_ver2 or higher.
 258:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_GetInterruptActive
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetInterruptActive(IRQn_Type IRQn)
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = CY_CPUSS_NOT_CONNECTED_IRQN;
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 39


 266:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t locIdx = (uint32_t)IRQn & CY_SYSINT_INT_STATUS_MSK;
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if ((!CY_CPUSS_V1) && (CY_SYSINT_ENABLE == _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID, 
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         tempReg = _FLD2VAL(CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX, CPUSS_CM0_INT_STATUS[locIdx]);
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return (cy_en_intr_t)tempReg;
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetVector
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Changes the ISR vector for the interrupt.
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR to set in the interrupt vector table
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Previous address of the ISR in the interrupt vector table
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function sets the interrupt vector for the interrupt
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 304:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_SetVector(IRQn_Type IRQn, cy_israddress userIsr)
 305:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 306:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 307:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 308:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Set the new vector only if it was moved to __ramVectors */
 309:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
  91              		.loc 1 309 0
  92 0030 9268     		ldr	r2, [r2, #8]
  93 0032 9A42     		cmp	r2, r3
  94 0034 F8D1     		bne	.L7
  95              	.LVL8:
 310:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 311:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
 312:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + IRQn] = userIsr;
  96              		.loc 1 314 0
  97 0036 B0F90030 		ldrsh	r3, [r0]
  98              	.LVL9:
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 40


  99 003a 1033     		adds	r3, r3, #16
 100              	.LVL10:
 101              	.LBE12:
 102              	.LBE11:
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 103              		.loc 1 46 0
 104 003c 0020     		movs	r0, #0
 105              	.LVL11:
 106              	.LBB14:
 107              	.LBB13:
 108              		.loc 1 314 0
 109 003e 42F82310 		str	r1, [r2, r3, lsl #2]
 110              	.LVL12:
 111 0042 F2E7     		b	.L2
 112              	.LVL13:
 113              	.L5:
 114              		.cfi_def_cfa_offset 0
 115              		.cfi_restore 4
 116              	.LBE13:
 117              	.LBE14:
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 118              		.loc 1 73 0
 119 0044 0648     		ldr	r0, .L11+8
 120              	.LVL14:
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 121              		.loc 1 77 0
 122 0046 7047     		bx	lr
 123              	.LVL15:
 124              	.L3:
 125              		.cfi_def_cfa_offset 4
 126              		.cfi_offset 4, -4
 127              	.LBB15:
 128              	.LBB9:
1810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 129              		.loc 2 1813 0
 130 0048 064C     		ldr	r4, .L11+12
 131 004a 03F00F03 		and	r3, r3, #15
 132              	.LVL16:
 133 004e 5201     		lsls	r2, r2, #5
 134              	.LVL17:
 135 0050 1C44     		add	r4, r4, r3
 136 0052 D2B2     		uxtb	r2, r2
 137 0054 2276     		strb	r2, [r4, #24]
 138              	.LVL18:
 139 0056 E2E7     		b	.L4
 140              	.L12:
 141              		.align	2
 142              	.L11:
 143 0058 00ED00E0 		.word	-536810240
 144 005c 00000000 		.word	__ramVectors
 145 0060 01005600 		.word	5636097
 146 0064 FCEC00E0 		.word	-536810244
 147              	.LBE9:
 148              	.LBE15:
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 41


 149              		.cfi_endproc
 150              	.LFE135:
 151              		.size	Cy_SysInt_Init, .-Cy_SysInt_Init
 152              		.section	.text.Cy_SysInt_SetVector,"ax",%progbits
 153              		.align	2
 154              		.global	Cy_SysInt_SetVector
 155              		.thumb
 156              		.thumb_func
 157              		.type	Cy_SysInt_SetVector, %function
 158              	Cy_SysInt_SetVector:
 159              	.LFB136:
 305:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 160              		.loc 1 305 0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 165              	.LVL19:
 309:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 166              		.loc 1 309 0
 167 0000 084A     		ldr	r2, .L17
 168 0002 094B     		ldr	r3, .L17+4
 169 0004 9268     		ldr	r2, [r2, #8]
 170 0006 9A42     		cmp	r2, r3
 171 0008 04D0     		beq	.L16
 315:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 316:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 317:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 318:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
 172              		.loc 1 318 0
 173 000a 084B     		ldr	r3, .L17+8
 174 000c 1030     		adds	r0, r0, #16
 175              	.LVL20:
 176 000e 53F82000 		ldr	r0, [r3, r0, lsl #2]
 177              	.LVL21:
 319:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 320:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 321:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return prevIsr;
 322:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 178              		.loc 1 322 0
 179 0012 7047     		bx	lr
 180              	.LVL22:
 181              	.L16:
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + IRQn] = userIsr;
 182              		.loc 1 313 0
 183 0014 00F11003 		add	r3, r0, #16
 184 0018 52F82300 		ldr	r0, [r2, r3, lsl #2]
 185              	.LVL23:
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 186              		.loc 1 314 0
 187 001c 42F82310 		str	r1, [r2, r3, lsl #2]
 188 0020 7047     		bx	lr
 189              	.L18:
 190 0022 00BF     		.align	2
 191              	.L17:
 192 0024 00ED00E0 		.word	-536810240
 193 0028 00000000 		.word	__ramVectors
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 42


 194 002c 00000000 		.word	__Vectors
 195              		.cfi_endproc
 196              	.LFE136:
 197              		.size	Cy_SysInt_SetVector, .-Cy_SysInt_SetVector
 198              		.section	.text.Cy_SysInt_GetVector,"ax",%progbits
 199              		.align	2
 200              		.global	Cy_SysInt_GetVector
 201              		.thumb
 202              		.thumb_func
 203              		.type	Cy_SysInt_GetVector, %function
 204              	Cy_SysInt_GetVector:
 205              	.LFB137:
 323:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 324:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 325:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 326:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetVector
 327:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 328:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 329:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the address of the current ISR vector for the interrupt.
 330:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 331:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * This function relies on the assumption that the vector table is
 332:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 333:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in the flash vector table.
 334:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 335:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param IRQn
 336:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 337:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 338:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 339:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR in the interrupt vector table
 340:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 341:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \note For CM0+, this function returns the interrupt vector for the interrupt 
 342:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * channel on the NVIC.
 343:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 344:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 345:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint\1.20\snippet\main.c snippet_Cy_SysInt_SetVector
 346:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 347:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 348:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_GetVector(IRQn_Type IRQn)
 349:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 206              		.loc 1 349 0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		@ link register save eliminated.
 211              	.LVL24:
 350:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress currIsr;
 351:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 352:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Return the SRAM ISR address only if it was moved to __ramVectors */
 353:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 212              		.loc 1 353 0
 213 0000 044B     		ldr	r3, .L23
 214 0002 054A     		ldr	r2, .L23+4
 215 0004 9B68     		ldr	r3, [r3, #8]
 216 0006 9342     		cmp	r3, r2
 354:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 355:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __ramVectors[CY_INT_IRQ_BASE + IRQn];
 356:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 43


 357:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 358:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 359:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __Vectors[CY_INT_IRQ_BASE + IRQn];
 217              		.loc 1 359 0
 218 0008 18BF     		it	ne
 219 000a 044B     		ldrne	r3, .L23+8
 355:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 220              		.loc 1 355 0
 221 000c 1030     		adds	r0, r0, #16
 222              	.LVL25:
 223              		.loc 1 359 0
 224 000e 53F82000 		ldr	r0, [r3, r0, lsl #2]
 225              	.LVL26:
 360:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 361:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 362:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return currIsr;
 363:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 226              		.loc 1 363 0
 227 0012 7047     		bx	lr
 228              	.L24:
 229              		.align	2
 230              	.L23:
 231 0014 00ED00E0 		.word	-536810240
 232 0018 00000000 		.word	__ramVectors
 233 001c 00000000 		.word	__Vectors
 234              		.cfi_endproc
 235              	.LFE137:
 236              		.size	Cy_SysInt_GetVector, .-Cy_SysInt_GetVector
 237              		.text
 238              	.Letext0:
 239              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 240              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 241              		.file 5 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 242              		.file 6 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 243              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 244              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.h"
 245              		.section	.debug_info,"",%progbits
 246              	.Ldebug_info0:
 247 0000 EF0D0000 		.4byte	0xdef
 248 0004 0400     		.2byte	0x4
 249 0006 00000000 		.4byte	.Ldebug_abbrev0
 250 000a 04       		.byte	0x4
 251 000b 01       		.uleb128 0x1
 252 000c B9060000 		.4byte	.LASF317
 253 0010 0C       		.byte	0xc
 254 0011 4E030000 		.4byte	.LASF318
 255 0015 59180000 		.4byte	.LASF319
 256 0019 38000000 		.4byte	.Ldebug_ranges0+0x38
 257 001d 00000000 		.4byte	0
 258 0021 00000000 		.4byte	.Ldebug_line0
 259 0025 02       		.uleb128 0x2
 260 0026 04       		.byte	0x4
 261 0027 05       		.byte	0x5
 262 0028 696E7400 		.ascii	"int\000"
 263 002c 03       		.uleb128 0x3
 264 002d 04       		.byte	0x4
 265 002e 07       		.byte	0x7
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 44


 266 002f C9010000 		.4byte	.LASF0
 267 0033 03       		.uleb128 0x3
 268 0034 08       		.byte	0x8
 269 0035 05       		.byte	0x5
 270 0036 E00C0000 		.4byte	.LASF1
 271 003a 03       		.uleb128 0x3
 272 003b 08       		.byte	0x8
 273 003c 04       		.byte	0x4
 274 003d E80F0000 		.4byte	.LASF2
 275 0041 03       		.uleb128 0x3
 276 0042 01       		.byte	0x1
 277 0043 06       		.byte	0x6
 278 0044 DE160000 		.4byte	.LASF3
 279 0048 04       		.uleb128 0x4
 280 0049 59160000 		.4byte	.LASF5
 281 004d 03       		.byte	0x3
 282 004e 1D       		.byte	0x1d
 283 004f 53000000 		.4byte	0x53
 284 0053 03       		.uleb128 0x3
 285 0054 01       		.byte	0x1
 286 0055 08       		.byte	0x8
 287 0056 8E150000 		.4byte	.LASF4
 288 005a 04       		.uleb128 0x4
 289 005b 880D0000 		.4byte	.LASF6
 290 005f 03       		.byte	0x3
 291 0060 29       		.byte	0x29
 292 0061 65000000 		.4byte	0x65
 293 0065 03       		.uleb128 0x3
 294 0066 02       		.byte	0x2
 295 0067 05       		.byte	0x5
 296 0068 E7020000 		.4byte	.LASF7
 297 006c 04       		.uleb128 0x4
 298 006d 86070000 		.4byte	.LASF8
 299 0071 03       		.byte	0x3
 300 0072 2B       		.byte	0x2b
 301 0073 77000000 		.4byte	0x77
 302 0077 03       		.uleb128 0x3
 303 0078 02       		.byte	0x2
 304 0079 07       		.byte	0x7
 305 007a D50F0000 		.4byte	.LASF9
 306 007e 04       		.uleb128 0x4
 307 007f 36020000 		.4byte	.LASF10
 308 0083 03       		.byte	0x3
 309 0084 3F       		.byte	0x3f
 310 0085 89000000 		.4byte	0x89
 311 0089 03       		.uleb128 0x3
 312 008a 04       		.byte	0x4
 313 008b 05       		.byte	0x5
 314 008c 61110000 		.4byte	.LASF11
 315 0090 04       		.uleb128 0x4
 316 0091 9C150000 		.4byte	.LASF12
 317 0095 03       		.byte	0x3
 318 0096 41       		.byte	0x41
 319 0097 9B000000 		.4byte	0x9b
 320 009b 03       		.uleb128 0x3
 321 009c 04       		.byte	0x4
 322 009d 07       		.byte	0x7
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 45


 323 009e 68140000 		.4byte	.LASF13
 324 00a2 03       		.uleb128 0x3
 325 00a3 08       		.byte	0x8
 326 00a4 07       		.byte	0x7
 327 00a5 34060000 		.4byte	.LASF14
 328 00a9 04       		.uleb128 0x4
 329 00aa 400C0000 		.4byte	.LASF15
 330 00ae 04       		.byte	0x4
 331 00af 18       		.byte	0x18
 332 00b0 48000000 		.4byte	0x48
 333 00b4 04       		.uleb128 0x4
 334 00b5 38040000 		.4byte	.LASF16
 335 00b9 04       		.byte	0x4
 336 00ba 20       		.byte	0x20
 337 00bb 5A000000 		.4byte	0x5a
 338 00bf 04       		.uleb128 0x4
 339 00c0 F40F0000 		.4byte	.LASF17
 340 00c4 04       		.byte	0x4
 341 00c5 24       		.byte	0x24
 342 00c6 6C000000 		.4byte	0x6c
 343 00ca 04       		.uleb128 0x4
 344 00cb BC140000 		.4byte	.LASF18
 345 00cf 04       		.byte	0x4
 346 00d0 2C       		.byte	0x2c
 347 00d1 7E000000 		.4byte	0x7e
 348 00d5 04       		.uleb128 0x4
 349 00d6 DD040000 		.4byte	.LASF19
 350 00da 04       		.byte	0x4
 351 00db 30       		.byte	0x30
 352 00dc 90000000 		.4byte	0x90
 353 00e0 05       		.uleb128 0x5
 354 00e1 D5000000 		.4byte	0xd5
 355 00e5 06       		.uleb128 0x6
 356 00e6 E0000000 		.4byte	0xe0
 357 00ea 03       		.uleb128 0x3
 358 00eb 04       		.byte	0x4
 359 00ec 07       		.byte	0x7
 360 00ed CD100000 		.4byte	.LASF20
 361 00f1 07       		.uleb128 0x7
 362 00f2 E5000000 		.4byte	0xe5
 363 00f6 01010000 		.4byte	0x101
 364 00fa 08       		.uleb128 0x8
 365 00fb EA000000 		.4byte	0xea
 366 00ff 03       		.byte	0x3
 367 0100 00       		.byte	0
 368 0101 07       		.uleb128 0x7
 369 0102 E5000000 		.4byte	0xe5
 370 0106 11010000 		.4byte	0x111
 371 010a 08       		.uleb128 0x8
 372 010b EA000000 		.4byte	0xea
 373 010f 04       		.byte	0x4
 374 0110 00       		.byte	0
 375 0111 07       		.uleb128 0x7
 376 0112 E0000000 		.4byte	0xe0
 377 0116 21010000 		.4byte	0x121
 378 011a 08       		.uleb128 0x8
 379 011b EA000000 		.4byte	0xea
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 46


 380 011f 07       		.byte	0x7
 381 0120 00       		.byte	0
 382 0121 07       		.uleb128 0x7
 383 0122 E5000000 		.4byte	0xe5
 384 0126 31010000 		.4byte	0x131
 385 012a 08       		.uleb128 0x8
 386 012b EA000000 		.4byte	0xea
 387 012f 01       		.byte	0x1
 388 0130 00       		.byte	0
 389 0131 05       		.uleb128 0x5
 390 0132 A9000000 		.4byte	0xa9
 391 0136 09       		.uleb128 0x9
 392 0137 B8       		.byte	0xb8
 393 0138 05       		.byte	0x5
 394 0139 34       		.byte	0x34
 395 013a 47050000 		.4byte	0x547
 396 013e 0A       		.uleb128 0xa
 397 013f 68020000 		.4byte	.LASF21
 398 0143 05       		.byte	0x5
 399 0144 37       		.byte	0x37
 400 0145 D5000000 		.4byte	0xd5
 401 0149 00       		.byte	0
 402 014a 0A       		.uleb128 0xa
 403 014b B6050000 		.4byte	.LASF22
 404 014f 05       		.byte	0x5
 405 0150 38       		.byte	0x38
 406 0151 D5000000 		.4byte	0xd5
 407 0155 04       		.byte	0x4
 408 0156 0A       		.uleb128 0xa
 409 0157 81010000 		.4byte	.LASF23
 410 015b 05       		.byte	0x5
 411 015c 39       		.byte	0x39
 412 015d D5000000 		.4byte	0xd5
 413 0161 08       		.byte	0x8
 414 0162 0A       		.uleb128 0xa
 415 0163 04150000 		.4byte	.LASF24
 416 0167 05       		.byte	0x5
 417 0168 3A       		.byte	0x3a
 418 0169 D5000000 		.4byte	0xd5
 419 016d 0C       		.byte	0xc
 420 016e 0A       		.uleb128 0xa
 421 016f FC110000 		.4byte	.LASF25
 422 0173 05       		.byte	0x5
 423 0174 3B       		.byte	0x3b
 424 0175 D5000000 		.4byte	0xd5
 425 0179 10       		.byte	0x10
 426 017a 0A       		.uleb128 0xa
 427 017b 9E0D0000 		.4byte	.LASF26
 428 017f 05       		.byte	0x5
 429 0180 3C       		.byte	0x3c
 430 0181 D5000000 		.4byte	0xd5
 431 0185 14       		.byte	0x14
 432 0186 0A       		.uleb128 0xa
 433 0187 4C090000 		.4byte	.LASF27
 434 018b 05       		.byte	0x5
 435 018c 3D       		.byte	0x3d
 436 018d D5000000 		.4byte	0xd5
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 47


 437 0191 18       		.byte	0x18
 438 0192 0A       		.uleb128 0xa
 439 0193 B9170000 		.4byte	.LASF28
 440 0197 05       		.byte	0x5
 441 0198 3E       		.byte	0x3e
 442 0199 D5000000 		.4byte	0xd5
 443 019d 1C       		.byte	0x1c
 444 019e 0A       		.uleb128 0xa
 445 019f EE0C0000 		.4byte	.LASF29
 446 01a3 05       		.byte	0x5
 447 01a4 3F       		.byte	0x3f
 448 01a5 D5000000 		.4byte	0xd5
 449 01a9 20       		.byte	0x20
 450 01aa 0A       		.uleb128 0xa
 451 01ab 050D0000 		.4byte	.LASF30
 452 01af 05       		.byte	0x5
 453 01b0 40       		.byte	0x40
 454 01b1 D5000000 		.4byte	0xd5
 455 01b5 24       		.byte	0x24
 456 01b6 0A       		.uleb128 0xa
 457 01b7 87110000 		.4byte	.LASF31
 458 01bb 05       		.byte	0x5
 459 01bc 43       		.byte	0x43
 460 01bd A9000000 		.4byte	0xa9
 461 01c1 28       		.byte	0x28
 462 01c2 0A       		.uleb128 0xa
 463 01c3 78050000 		.4byte	.LASF32
 464 01c7 05       		.byte	0x5
 465 01c8 44       		.byte	0x44
 466 01c9 A9000000 		.4byte	0xa9
 467 01cd 29       		.byte	0x29
 468 01ce 0A       		.uleb128 0xa
 469 01cf 7F100000 		.4byte	.LASF33
 470 01d3 05       		.byte	0x5
 471 01d4 45       		.byte	0x45
 472 01d5 A9000000 		.4byte	0xa9
 473 01d9 2A       		.byte	0x2a
 474 01da 0A       		.uleb128 0xa
 475 01db DC110000 		.4byte	.LASF34
 476 01df 05       		.byte	0x5
 477 01e0 46       		.byte	0x46
 478 01e1 A9000000 		.4byte	0xa9
 479 01e5 2B       		.byte	0x2b
 480 01e6 0A       		.uleb128 0xa
 481 01e7 A1110000 		.4byte	.LASF35
 482 01eb 05       		.byte	0x5
 483 01ec 47       		.byte	0x47
 484 01ed A9000000 		.4byte	0xa9
 485 01f1 2C       		.byte	0x2c
 486 01f2 0A       		.uleb128 0xa
 487 01f3 2C140000 		.4byte	.LASF36
 488 01f7 05       		.byte	0x5
 489 01f8 48       		.byte	0x48
 490 01f9 A9000000 		.4byte	0xa9
 491 01fd 2D       		.byte	0x2d
 492 01fe 0A       		.uleb128 0xa
 493 01ff 12190000 		.4byte	.LASF37
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 48


 494 0203 05       		.byte	0x5
 495 0204 49       		.byte	0x49
 496 0205 A9000000 		.4byte	0xa9
 497 0209 2E       		.byte	0x2e
 498 020a 0A       		.uleb128 0xa
 499 020b 88170000 		.4byte	.LASF38
 500 020f 05       		.byte	0x5
 501 0210 4A       		.byte	0x4a
 502 0211 A9000000 		.4byte	0xa9
 503 0215 2F       		.byte	0x2f
 504 0216 0A       		.uleb128 0xa
 505 0217 86130000 		.4byte	.LASF39
 506 021b 05       		.byte	0x5
 507 021c 4B       		.byte	0x4b
 508 021d A9000000 		.4byte	0xa9
 509 0221 30       		.byte	0x30
 510 0222 0A       		.uleb128 0xa
 511 0223 680E0000 		.4byte	.LASF40
 512 0227 05       		.byte	0x5
 513 0228 4E       		.byte	0x4e
 514 0229 A9000000 		.4byte	0xa9
 515 022d 31       		.byte	0x31
 516 022e 0A       		.uleb128 0xa
 517 022f 18170000 		.4byte	.LASF41
 518 0233 05       		.byte	0x5
 519 0234 4F       		.byte	0x4f
 520 0235 A9000000 		.4byte	0xa9
 521 0239 32       		.byte	0x32
 522 023a 0A       		.uleb128 0xa
 523 023b F20D0000 		.4byte	.LASF42
 524 023f 05       		.byte	0x5
 525 0240 50       		.byte	0x50
 526 0241 A9000000 		.4byte	0xa9
 527 0245 33       		.byte	0x33
 528 0246 0A       		.uleb128 0xa
 529 0247 CA0A0000 		.4byte	.LASF43
 530 024b 05       		.byte	0x5
 531 024c 51       		.byte	0x51
 532 024d A9000000 		.4byte	0xa9
 533 0251 34       		.byte	0x34
 534 0252 0A       		.uleb128 0xa
 535 0253 91060000 		.4byte	.LASF44
 536 0257 05       		.byte	0x5
 537 0258 52       		.byte	0x52
 538 0259 B4000000 		.4byte	0xb4
 539 025d 36       		.byte	0x36
 540 025e 0A       		.uleb128 0xa
 541 025f 72020000 		.4byte	.LASF45
 542 0263 05       		.byte	0x5
 543 0264 53       		.byte	0x53
 544 0265 B4000000 		.4byte	0xb4
 545 0269 38       		.byte	0x38
 546 026a 0A       		.uleb128 0xa
 547 026b B5020000 		.4byte	.LASF46
 548 026f 05       		.byte	0x5
 549 0270 54       		.byte	0x54
 550 0271 B4000000 		.4byte	0xb4
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 49


 551 0275 3A       		.byte	0x3a
 552 0276 0A       		.uleb128 0xa
 553 0277 59020000 		.4byte	.LASF47
 554 027b 05       		.byte	0x5
 555 027c 55       		.byte	0x55
 556 027d A9000000 		.4byte	0xa9
 557 0281 3C       		.byte	0x3c
 558 0282 0A       		.uleb128 0xa
 559 0283 73080000 		.4byte	.LASF48
 560 0287 05       		.byte	0x5
 561 0288 56       		.byte	0x56
 562 0289 A9000000 		.4byte	0xa9
 563 028d 3D       		.byte	0x3d
 564 028e 0A       		.uleb128 0xa
 565 028f 0F090000 		.4byte	.LASF49
 566 0293 05       		.byte	0x5
 567 0294 57       		.byte	0x57
 568 0295 A9000000 		.4byte	0xa9
 569 0299 3E       		.byte	0x3e
 570 029a 0A       		.uleb128 0xa
 571 029b 920D0000 		.4byte	.LASF50
 572 029f 05       		.byte	0x5
 573 02a0 58       		.byte	0x58
 574 02a1 A9000000 		.4byte	0xa9
 575 02a5 3F       		.byte	0x3f
 576 02a6 0A       		.uleb128 0xa
 577 02a7 F3010000 		.4byte	.LASF51
 578 02ab 05       		.byte	0x5
 579 02ac 59       		.byte	0x59
 580 02ad A9000000 		.4byte	0xa9
 581 02b1 40       		.byte	0x40
 582 02b2 0A       		.uleb128 0xa
 583 02b3 71130000 		.4byte	.LASF52
 584 02b7 05       		.byte	0x5
 585 02b8 5A       		.byte	0x5a
 586 02b9 A9000000 		.4byte	0xa9
 587 02bd 41       		.byte	0x41
 588 02be 0A       		.uleb128 0xa
 589 02bf A7160000 		.4byte	.LASF53
 590 02c3 05       		.byte	0x5
 591 02c4 5B       		.byte	0x5b
 592 02c5 A9000000 		.4byte	0xa9
 593 02c9 42       		.byte	0x42
 594 02ca 0A       		.uleb128 0xa
 595 02cb 230A0000 		.4byte	.LASF54
 596 02cf 05       		.byte	0x5
 597 02d0 5C       		.byte	0x5c
 598 02d1 A9000000 		.4byte	0xa9
 599 02d5 43       		.byte	0x43
 600 02d6 0A       		.uleb128 0xa
 601 02d7 720B0000 		.4byte	.LASF55
 602 02db 05       		.byte	0x5
 603 02dc 5D       		.byte	0x5d
 604 02dd A9000000 		.4byte	0xa9
 605 02e1 44       		.byte	0x44
 606 02e2 0A       		.uleb128 0xa
 607 02e3 EA110000 		.4byte	.LASF56
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 50


 608 02e7 05       		.byte	0x5
 609 02e8 5E       		.byte	0x5e
 610 02e9 D5000000 		.4byte	0xd5
 611 02ed 48       		.byte	0x48
 612 02ee 0A       		.uleb128 0xa
 613 02ef A5030000 		.4byte	.LASF57
 614 02f3 05       		.byte	0x5
 615 02f4 5F       		.byte	0x5f
 616 02f5 D5000000 		.4byte	0xd5
 617 02f9 4C       		.byte	0x4c
 618 02fa 0A       		.uleb128 0xa
 619 02fb 85160000 		.4byte	.LASF58
 620 02ff 05       		.byte	0x5
 621 0300 60       		.byte	0x60
 622 0301 A9000000 		.4byte	0xa9
 623 0305 50       		.byte	0x50
 624 0306 0A       		.uleb128 0xa
 625 0307 E7080000 		.4byte	.LASF59
 626 030b 05       		.byte	0x5
 627 030c 61       		.byte	0x61
 628 030d A9000000 		.4byte	0xa9
 629 0311 51       		.byte	0x51
 630 0312 0A       		.uleb128 0xa
 631 0313 24060000 		.4byte	.LASF60
 632 0317 05       		.byte	0x5
 633 0318 62       		.byte	0x62
 634 0319 A9000000 		.4byte	0xa9
 635 031d 52       		.byte	0x52
 636 031e 0A       		.uleb128 0xa
 637 031f 86050000 		.4byte	.LASF61
 638 0323 05       		.byte	0x5
 639 0324 63       		.byte	0x63
 640 0325 A9000000 		.4byte	0xa9
 641 0329 53       		.byte	0x53
 642 032a 0A       		.uleb128 0xa
 643 032b EC150000 		.4byte	.LASF62
 644 032f 05       		.byte	0x5
 645 0330 64       		.byte	0x64
 646 0331 A9000000 		.4byte	0xa9
 647 0335 54       		.byte	0x54
 648 0336 0A       		.uleb128 0xa
 649 0337 1D090000 		.4byte	.LASF63
 650 033b 05       		.byte	0x5
 651 033c 65       		.byte	0x65
 652 033d A9000000 		.4byte	0xa9
 653 0341 55       		.byte	0x55
 654 0342 0A       		.uleb128 0xa
 655 0343 00000000 		.4byte	.LASF64
 656 0347 05       		.byte	0x5
 657 0348 66       		.byte	0x66
 658 0349 A9000000 		.4byte	0xa9
 659 034d 56       		.byte	0x56
 660 034e 0A       		.uleb128 0xa
 661 034f C2170000 		.4byte	.LASF65
 662 0353 05       		.byte	0x5
 663 0354 67       		.byte	0x67
 664 0355 A9000000 		.4byte	0xa9
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 51


 665 0359 57       		.byte	0x57
 666 035a 0A       		.uleb128 0xa
 667 035b 55080000 		.4byte	.LASF66
 668 035f 05       		.byte	0x5
 669 0360 68       		.byte	0x68
 670 0361 A9000000 		.4byte	0xa9
 671 0365 58       		.byte	0x58
 672 0366 0A       		.uleb128 0xa
 673 0367 0F180000 		.4byte	.LASF67
 674 036b 05       		.byte	0x5
 675 036c 69       		.byte	0x69
 676 036d A9000000 		.4byte	0xa9
 677 0371 59       		.byte	0x59
 678 0372 0A       		.uleb128 0xa
 679 0373 18160000 		.4byte	.LASF68
 680 0377 05       		.byte	0x5
 681 0378 6E       		.byte	0x6e
 682 0379 BF000000 		.4byte	0xbf
 683 037d 5A       		.byte	0x5a
 684 037e 0A       		.uleb128 0xa
 685 037f AE010000 		.4byte	.LASF69
 686 0383 05       		.byte	0x5
 687 0384 6F       		.byte	0x6f
 688 0385 BF000000 		.4byte	0xbf
 689 0389 5C       		.byte	0x5c
 690 038a 0A       		.uleb128 0xa
 691 038b F60C0000 		.4byte	.LASF70
 692 038f 05       		.byte	0x5
 693 0390 70       		.byte	0x70
 694 0391 A9000000 		.4byte	0xa9
 695 0395 5E       		.byte	0x5e
 696 0396 0A       		.uleb128 0xa
 697 0397 69100000 		.4byte	.LASF71
 698 039b 05       		.byte	0x5
 699 039c 71       		.byte	0x71
 700 039d A9000000 		.4byte	0xa9
 701 03a1 5F       		.byte	0x5f
 702 03a2 0A       		.uleb128 0xa
 703 03a3 2E0A0000 		.4byte	.LASF72
 704 03a7 05       		.byte	0x5
 705 03a8 72       		.byte	0x72
 706 03a9 A9000000 		.4byte	0xa9
 707 03ad 60       		.byte	0x60
 708 03ae 0A       		.uleb128 0xa
 709 03af 180C0000 		.4byte	.LASF73
 710 03b3 05       		.byte	0x5
 711 03b4 73       		.byte	0x73
 712 03b5 D5000000 		.4byte	0xd5
 713 03b9 64       		.byte	0x64
 714 03ba 0A       		.uleb128 0xa
 715 03bb F9080000 		.4byte	.LASF74
 716 03bf 05       		.byte	0x5
 717 03c0 76       		.byte	0x76
 718 03c1 BF000000 		.4byte	0xbf
 719 03c5 68       		.byte	0x68
 720 03c6 0A       		.uleb128 0xa
 721 03c7 02100000 		.4byte	.LASF75
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 52


 722 03cb 05       		.byte	0x5
 723 03cc 77       		.byte	0x77
 724 03cd BF000000 		.4byte	0xbf
 725 03d1 6A       		.byte	0x6a
 726 03d2 0A       		.uleb128 0xa
 727 03d3 CD0D0000 		.4byte	.LASF76
 728 03d7 05       		.byte	0x5
 729 03d8 78       		.byte	0x78
 730 03d9 BF000000 		.4byte	0xbf
 731 03dd 6C       		.byte	0x6c
 732 03de 0A       		.uleb128 0xa
 733 03df 27030000 		.4byte	.LASF77
 734 03e3 05       		.byte	0x5
 735 03e4 79       		.byte	0x79
 736 03e5 BF000000 		.4byte	0xbf
 737 03e9 6E       		.byte	0x6e
 738 03ea 0A       		.uleb128 0xa
 739 03eb 720C0000 		.4byte	.LASF78
 740 03ef 05       		.byte	0x5
 741 03f0 7B       		.byte	0x7b
 742 03f1 A9000000 		.4byte	0xa9
 743 03f5 70       		.byte	0x70
 744 03f6 0A       		.uleb128 0xa
 745 03f7 40040000 		.4byte	.LASF79
 746 03fb 05       		.byte	0x5
 747 03fc 7C       		.byte	0x7c
 748 03fd A9000000 		.4byte	0xa9
 749 0401 71       		.byte	0x71
 750 0402 0A       		.uleb128 0xa
 751 0403 8F030000 		.4byte	.LASF80
 752 0407 05       		.byte	0x5
 753 0408 7D       		.byte	0x7d
 754 0409 A9000000 		.4byte	0xa9
 755 040d 72       		.byte	0x72
 756 040e 0A       		.uleb128 0xa
 757 040f 00020000 		.4byte	.LASF81
 758 0413 05       		.byte	0x5
 759 0414 7E       		.byte	0x7e
 760 0415 A9000000 		.4byte	0xa9
 761 0419 73       		.byte	0x73
 762 041a 0A       		.uleb128 0xa
 763 041b F5100000 		.4byte	.LASF82
 764 041f 05       		.byte	0x5
 765 0420 80       		.byte	0x80
 766 0421 BF000000 		.4byte	0xbf
 767 0425 74       		.byte	0x74
 768 0426 0A       		.uleb128 0xa
 769 0427 A80F0000 		.4byte	.LASF83
 770 042b 05       		.byte	0x5
 771 042c 81       		.byte	0x81
 772 042d BF000000 		.4byte	0xbf
 773 0431 76       		.byte	0x76
 774 0432 0A       		.uleb128 0xa
 775 0433 300B0000 		.4byte	.LASF84
 776 0437 05       		.byte	0x5
 777 0438 82       		.byte	0x82
 778 0439 BF000000 		.4byte	0xbf
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 53


 779 043d 78       		.byte	0x78
 780 043e 0A       		.uleb128 0xa
 781 043f 4B060000 		.4byte	.LASF85
 782 0443 05       		.byte	0x5
 783 0444 83       		.byte	0x83
 784 0445 BF000000 		.4byte	0xbf
 785 0449 7A       		.byte	0x7a
 786 044a 0A       		.uleb128 0xa
 787 044b A70C0000 		.4byte	.LASF86
 788 044f 05       		.byte	0x5
 789 0450 86       		.byte	0x86
 790 0451 A9000000 		.4byte	0xa9
 791 0455 7C       		.byte	0x7c
 792 0456 0A       		.uleb128 0xa
 793 0457 96160000 		.4byte	.LASF87
 794 045b 05       		.byte	0x5
 795 045c 87       		.byte	0x87
 796 045d A9000000 		.4byte	0xa9
 797 0461 7D       		.byte	0x7d
 798 0462 0A       		.uleb128 0xa
 799 0463 DD050000 		.4byte	.LASF88
 800 0467 05       		.byte	0x5
 801 0468 88       		.byte	0x88
 802 0469 A9000000 		.4byte	0xa9
 803 046d 7E       		.byte	0x7e
 804 046e 0A       		.uleb128 0xa
 805 046f 39050000 		.4byte	.LASF89
 806 0473 05       		.byte	0x5
 807 0474 89       		.byte	0x89
 808 0475 A9000000 		.4byte	0xa9
 809 0479 7F       		.byte	0x7f
 810 047a 0A       		.uleb128 0xa
 811 047b 60060000 		.4byte	.LASF90
 812 047f 05       		.byte	0x5
 813 0480 8A       		.byte	0x8a
 814 0481 A9000000 		.4byte	0xa9
 815 0485 80       		.byte	0x80
 816 0486 0A       		.uleb128 0xa
 817 0487 AF000000 		.4byte	.LASF91
 818 048b 05       		.byte	0x5
 819 048c 8D       		.byte	0x8d
 820 048d D5000000 		.4byte	0xd5
 821 0491 84       		.byte	0x84
 822 0492 0A       		.uleb128 0xa
 823 0493 B60D0000 		.4byte	.LASF92
 824 0497 05       		.byte	0x5
 825 0498 8E       		.byte	0x8e
 826 0499 D5000000 		.4byte	0xd5
 827 049d 88       		.byte	0x88
 828 049e 0A       		.uleb128 0xa
 829 049f 730E0000 		.4byte	.LASF93
 830 04a3 05       		.byte	0x5
 831 04a4 8F       		.byte	0x8f
 832 04a5 D5000000 		.4byte	0xd5
 833 04a9 8C       		.byte	0x8c
 834 04aa 0A       		.uleb128 0xa
 835 04ab 0C150000 		.4byte	.LASF94
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 54


 836 04af 05       		.byte	0x5
 837 04b0 90       		.byte	0x90
 838 04b1 D5000000 		.4byte	0xd5
 839 04b5 90       		.byte	0x90
 840 04b6 0A       		.uleb128 0xa
 841 04b7 E2120000 		.4byte	.LASF95
 842 04bb 05       		.byte	0x5
 843 04bc 91       		.byte	0x91
 844 04bd D5000000 		.4byte	0xd5
 845 04c1 94       		.byte	0x94
 846 04c2 0A       		.uleb128 0xa
 847 04c3 55040000 		.4byte	.LASF96
 848 04c7 05       		.byte	0x5
 849 04c8 92       		.byte	0x92
 850 04c9 D5000000 		.4byte	0xd5
 851 04cd 98       		.byte	0x98
 852 04ce 0A       		.uleb128 0xa
 853 04cf E5130000 		.4byte	.LASF97
 854 04d3 05       		.byte	0x5
 855 04d4 93       		.byte	0x93
 856 04d5 D5000000 		.4byte	0xd5
 857 04d9 9C       		.byte	0x9c
 858 04da 0A       		.uleb128 0xa
 859 04db 0D0A0000 		.4byte	.LASF98
 860 04df 05       		.byte	0x5
 861 04e0 94       		.byte	0x94
 862 04e1 D5000000 		.4byte	0xd5
 863 04e5 A0       		.byte	0xa0
 864 04e6 0A       		.uleb128 0xa
 865 04e7 99010000 		.4byte	.LASF99
 866 04eb 05       		.byte	0x5
 867 04ec 95       		.byte	0x95
 868 04ed BF000000 		.4byte	0xbf
 869 04f1 A4       		.byte	0xa4
 870 04f2 0A       		.uleb128 0xa
 871 04f3 D6100000 		.4byte	.LASF100
 872 04f7 05       		.byte	0x5
 873 04f8 96       		.byte	0x96
 874 04f9 BF000000 		.4byte	0xbf
 875 04fd A6       		.byte	0xa6
 876 04fe 0A       		.uleb128 0xa
 877 04ff 94140000 		.4byte	.LASF101
 878 0503 05       		.byte	0x5
 879 0504 97       		.byte	0x97
 880 0505 BF000000 		.4byte	0xbf
 881 0509 A8       		.byte	0xa8
 882 050a 0A       		.uleb128 0xa
 883 050b D20C0000 		.4byte	.LASF102
 884 050f 05       		.byte	0x5
 885 0510 98       		.byte	0x98
 886 0511 BF000000 		.4byte	0xbf
 887 0515 AA       		.byte	0xaa
 888 0516 0A       		.uleb128 0xa
 889 0517 B3030000 		.4byte	.LASF103
 890 051b 05       		.byte	0x5
 891 051c 99       		.byte	0x99
 892 051d BF000000 		.4byte	0xbf
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 55


 893 0521 AC       		.byte	0xac
 894 0522 0A       		.uleb128 0xa
 895 0523 FC0E0000 		.4byte	.LASF104
 896 0527 05       		.byte	0x5
 897 0528 9A       		.byte	0x9a
 898 0529 BF000000 		.4byte	0xbf
 899 052d AE       		.byte	0xae
 900 052e 0A       		.uleb128 0xa
 901 052f 5A140000 		.4byte	.LASF105
 902 0533 05       		.byte	0x5
 903 0534 9D       		.byte	0x9d
 904 0535 BF000000 		.4byte	0xbf
 905 0539 B0       		.byte	0xb0
 906 053a 0A       		.uleb128 0xa
 907 053b 74000000 		.4byte	.LASF106
 908 053f 05       		.byte	0x5
 909 0540 9E       		.byte	0x9e
 910 0541 D5000000 		.4byte	0xd5
 911 0545 B4       		.byte	0xb4
 912 0546 00       		.byte	0
 913 0547 04       		.uleb128 0x4
 914 0548 C4140000 		.4byte	.LASF107
 915 054c 05       		.byte	0x5
 916 054d 9F       		.byte	0x9f
 917 054e 36010000 		.4byte	0x136
 918 0552 0B       		.uleb128 0xb
 919 0553 02       		.byte	0x2
 920 0554 65000000 		.4byte	0x65
 921 0558 06       		.byte	0x6
 922 0559 24       		.byte	0x24
 923 055a 13090000 		.4byte	0x913
 924 055e 0C       		.uleb128 0xc
 925 055f 2C0D0000 		.4byte	.LASF108
 926 0563 71       		.sleb128 -15
 927 0564 0C       		.uleb128 0xc
 928 0565 AD110000 		.4byte	.LASF109
 929 0569 72       		.sleb128 -14
 930 056a 0C       		.uleb128 0xc
 931 056b CF160000 		.4byte	.LASF110
 932 056f 73       		.sleb128 -13
 933 0570 0C       		.uleb128 0xc
 934 0571 96040000 		.4byte	.LASF111
 935 0575 74       		.sleb128 -12
 936 0576 0C       		.uleb128 0xc
 937 0577 A80D0000 		.4byte	.LASF112
 938 057b 75       		.sleb128 -11
 939 057c 0C       		.uleb128 0xc
 940 057d 4E150000 		.4byte	.LASF113
 941 0581 76       		.sleb128 -10
 942 0582 0C       		.uleb128 0xc
 943 0583 91070000 		.4byte	.LASF114
 944 0587 7B       		.sleb128 -5
 945 0588 0C       		.uleb128 0xc
 946 0589 3C150000 		.4byte	.LASF115
 947 058d 7C       		.sleb128 -4
 948 058e 0C       		.uleb128 0xc
 949 058f 16040000 		.4byte	.LASF116
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 56


 950 0593 7E       		.sleb128 -2
 951 0594 0C       		.uleb128 0xc
 952 0595 1F140000 		.4byte	.LASF117
 953 0599 7F       		.sleb128 -1
 954 059a 0D       		.uleb128 0xd
 955 059b D6170000 		.4byte	.LASF118
 956 059f 00       		.byte	0
 957 05a0 0D       		.uleb128 0xd
 958 05a1 0A0F0000 		.4byte	.LASF119
 959 05a5 01       		.byte	0x1
 960 05a6 0D       		.uleb128 0xd
 961 05a7 99020000 		.4byte	.LASF120
 962 05ab 02       		.byte	0x2
 963 05ac 0D       		.uleb128 0xd
 964 05ad 38130000 		.4byte	.LASF121
 965 05b1 03       		.byte	0x3
 966 05b2 0D       		.uleb128 0xd
 967 05b3 5B0A0000 		.4byte	.LASF122
 968 05b7 04       		.byte	0x4
 969 05b8 0D       		.uleb128 0xd
 970 05b9 4B170000 		.4byte	.LASF123
 971 05bd 05       		.byte	0x5
 972 05be 0D       		.uleb128 0xd
 973 05bf 4C0E0000 		.4byte	.LASF124
 974 05c3 06       		.byte	0x6
 975 05c4 0D       		.uleb128 0xd
 976 05c5 01050000 		.4byte	.LASF125
 977 05c9 07       		.byte	0x7
 978 05ca 0D       		.uleb128 0xd
 979 05cb AA120000 		.4byte	.LASF126
 980 05cf 08       		.byte	0x8
 981 05d0 0D       		.uleb128 0xd
 982 05d1 F1090000 		.4byte	.LASF127
 983 05d5 09       		.byte	0x9
 984 05d6 0D       		.uleb128 0xd
 985 05d7 770A0000 		.4byte	.LASF128
 986 05db 0A       		.byte	0xa
 987 05dc 0D       		.uleb128 0xd
 988 05dd FE070000 		.4byte	.LASF129
 989 05e1 0B       		.byte	0xb
 990 05e2 0D       		.uleb128 0xd
 991 05e3 2F110000 		.4byte	.LASF130
 992 05e7 0C       		.byte	0xc
 993 05e8 0D       		.uleb128 0xd
 994 05e9 2B010000 		.4byte	.LASF131
 995 05ed 0D       		.byte	0xd
 996 05ee 0D       		.uleb128 0xd
 997 05ef 54120000 		.4byte	.LASF132
 998 05f3 0E       		.byte	0xe
 999 05f4 0D       		.uleb128 0xd
 1000 05f5 40000000 		.4byte	.LASF133
 1001 05f9 0F       		.byte	0xf
 1002 05fa 0D       		.uleb128 0xd
 1003 05fb 41160000 		.4byte	.LASF134
 1004 05ff 10       		.byte	0x10
 1005 0600 0D       		.uleb128 0xd
 1006 0601 BC0C0000 		.4byte	.LASF135
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 57


 1007 0605 11       		.byte	0x11
 1008 0606 0D       		.uleb128 0xd
 1009 0607 81040000 		.4byte	.LASF136
 1010 060b 12       		.byte	0x12
 1011 060c 0D       		.uleb128 0xd
 1012 060d 860C0000 		.4byte	.LASF137
 1013 0611 13       		.byte	0x13
 1014 0612 0D       		.uleb128 0xd
 1015 0613 7D020000 		.4byte	.LASF138
 1016 0617 14       		.byte	0x14
 1017 0618 0D       		.uleb128 0xd
 1018 0619 9E060000 		.4byte	.LASF139
 1019 061d 15       		.byte	0x15
 1020 061e 0D       		.uleb128 0xd
 1021 061f B60A0000 		.4byte	.LASF140
 1022 0623 16       		.byte	0x16
 1023 0624 0D       		.uleb128 0xd
 1024 0625 40020000 		.4byte	.LASF141
 1025 0629 17       		.byte	0x17
 1026 062a 0D       		.uleb128 0xd
 1027 062b 4C110000 		.4byte	.LASF142
 1028 062f 18       		.byte	0x18
 1029 0630 0D       		.uleb128 0xd
 1030 0631 100D0000 		.4byte	.LASF143
 1031 0635 19       		.byte	0x19
 1032 0636 0D       		.uleb128 0xd
 1033 0637 FA000000 		.4byte	.LASF144
 1034 063b 1A       		.byte	0x1a
 1035 063c 0D       		.uleb128 0xd
 1036 063d 95080000 		.4byte	.LASF145
 1037 0641 1B       		.byte	0x1b
 1038 0642 0D       		.uleb128 0xd
 1039 0643 1D190000 		.4byte	.LASF146
 1040 0647 1C       		.byte	0x1c
 1041 0648 0D       		.uleb128 0xd
 1042 0649 D0150000 		.4byte	.LASF147
 1043 064d 1D       		.byte	0x1d
 1044 064e 0D       		.uleb128 0xd
 1045 064f C6120000 		.4byte	.LASF148
 1046 0653 1E       		.byte	0x1e
 1047 0654 0D       		.uleb128 0xd
 1048 0655 71120000 		.4byte	.LASF149
 1049 0659 1F       		.byte	0x1f
 1050 065a 0D       		.uleb128 0xd
 1051 065b AA100000 		.4byte	.LASF150
 1052 065f 20       		.byte	0x20
 1053 0660 0D       		.uleb128 0xd
 1054 0661 1B080000 		.4byte	.LASF151
 1055 0665 21       		.byte	0x21
 1056 0666 0D       		.uleb128 0xd
 1057 0667 67170000 		.4byte	.LASF152
 1058 066b 22       		.byte	0x22
 1059 066c 0D       		.uleb128 0xd
 1060 066d B30B0000 		.4byte	.LASF153
 1061 0671 23       		.byte	0x23
 1062 0672 0D       		.uleb128 0xd
 1063 0673 D6010000 		.4byte	.LASF154
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 58


 1064 0677 24       		.byte	0x24
 1065 0678 0D       		.uleb128 0xd
 1066 0679 37120000 		.4byte	.LASF155
 1067 067d 25       		.byte	0x25
 1068 067e 0D       		.uleb128 0xd
 1069 067f 74060000 		.4byte	.LASF156
 1070 0683 26       		.byte	0x26
 1071 0684 0D       		.uleb128 0xd
 1072 0685 63160000 		.4byte	.LASF157
 1073 0689 27       		.byte	0x27
 1074 068a 0D       		.uleb128 0xd
 1075 068b 6B0D0000 		.4byte	.LASF158
 1076 068f 28       		.byte	0x28
 1077 0690 0D       		.uleb128 0xd
 1078 0691 9D070000 		.4byte	.LASF159
 1079 0695 29       		.byte	0x29
 1080 0696 0D       		.uleb128 0xd
 1081 0697 1C0E0000 		.4byte	.LASF160
 1082 069b 2A       		.byte	0x2a
 1083 069c 0D       		.uleb128 0xd
 1084 069d 0B130000 		.4byte	.LASF161
 1085 06a1 2B       		.byte	0x2b
 1086 06a2 0D       		.uleb128 0xd
 1087 06a3 16010000 		.4byte	.LASF162
 1088 06a7 2C       		.byte	0x2c
 1089 06a8 0D       		.uleb128 0xd
 1090 06a9 98050000 		.4byte	.LASF163
 1091 06ad 2D       		.byte	0x2d
 1092 06ae 0D       		.uleb128 0xd
 1093 06af 560D0000 		.4byte	.LASF164
 1094 06b3 2E       		.byte	0x2e
 1095 06b4 0D       		.uleb128 0xd
 1096 06b5 05120000 		.4byte	.LASF165
 1097 06b9 2F       		.byte	0x2f
 1098 06ba 0D       		.uleb128 0xd
 1099 06bb 39190000 		.4byte	.LASF166
 1100 06bf 30       		.byte	0x30
 1101 06c0 0D       		.uleb128 0xd
 1102 06c1 CC070000 		.4byte	.LASF167
 1103 06c5 31       		.byte	0x31
 1104 06c6 0D       		.uleb128 0xd
 1105 06c7 C9130000 		.4byte	.LASF168
 1106 06cb 32       		.byte	0x32
 1107 06cc 0D       		.uleb128 0xd
 1108 06cd 140B0000 		.4byte	.LASF169
 1109 06d1 33       		.byte	0x33
 1110 06d2 0D       		.uleb128 0xd
 1111 06d3 14000000 		.4byte	.LASF170
 1112 06d7 34       		.byte	0x34
 1113 06d8 0D       		.uleb128 0xd
 1114 06d9 E00E0000 		.4byte	.LASF171
 1115 06dd 35       		.byte	0x35
 1116 06de 0D       		.uleb128 0xd
 1117 06df A0140000 		.4byte	.LASF172
 1118 06e3 36       		.byte	0x36
 1119 06e4 0D       		.uleb128 0xd
 1120 06e5 FC150000 		.4byte	.LASF173
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 59


 1121 06e9 37       		.byte	0x37
 1122 06ea 0D       		.uleb128 0xd
 1123 06eb 3F0A0000 		.4byte	.LASF174
 1124 06ef 38       		.byte	0x38
 1125 06f0 0D       		.uleb128 0xd
 1126 06f1 C6000000 		.4byte	.LASF175
 1127 06f5 39       		.byte	0x39
 1128 06f6 0D       		.uleb128 0xd
 1129 06f7 B3160000 		.4byte	.LASF176
 1130 06fb 3A       		.byte	0x3a
 1131 06fc 0D       		.uleb128 0xd
 1132 06fd C40E0000 		.4byte	.LASF177
 1133 0701 3B       		.byte	0x3b
 1134 0702 0D       		.uleb128 0xd
 1135 0703 B9090000 		.4byte	.LASF178
 1136 0707 3C       		.byte	0x3c
 1137 0708 0D       		.uleb128 0xd
 1138 0709 F2170000 		.4byte	.LASF179
 1139 070d 3D       		.byte	0x3d
 1140 070e 0D       		.uleb128 0xd
 1141 070f 330F0000 		.4byte	.LASF180
 1142 0713 3E       		.byte	0x3e
 1143 0714 0D       		.uleb128 0xd
 1144 0715 CA020000 		.4byte	.LASF181
 1145 0719 3F       		.byte	0x3f
 1146 071a 0D       		.uleb128 0xd
 1147 071b 54130000 		.4byte	.LASF182
 1148 071f 40       		.byte	0x40
 1149 0720 0D       		.uleb128 0xd
 1150 0721 990A0000 		.4byte	.LASF183
 1151 0725 41       		.byte	0x41
 1152 0726 0D       		.uleb128 0xd
 1153 0727 C1030000 		.4byte	.LASF184
 1154 072b 42       		.byte	0x42
 1155 072c 0D       		.uleb128 0xd
 1156 072d 3E140000 		.4byte	.LASF185
 1157 0731 43       		.byte	0x43
 1158 0732 0D       		.uleb128 0xd
 1159 0733 560B0000 		.4byte	.LASF186
 1160 0737 44       		.byte	0x44
 1161 0738 0D       		.uleb128 0xd
 1162 0739 23180000 		.4byte	.LASF187
 1163 073d 45       		.byte	0x45
 1164 073e 0D       		.uleb128 0xd
 1165 073f 550F0000 		.4byte	.LASF188
 1166 0743 46       		.byte	0x46
 1167 0744 0D       		.uleb128 0xd
 1168 0745 C1050000 		.4byte	.LASF189
 1169 0749 47       		.byte	0x47
 1170 074a 0D       		.uleb128 0xd
 1171 074b 92130000 		.4byte	.LASF190
 1172 074f 48       		.byte	0x48
 1173 0750 0D       		.uleb128 0xd
 1174 0751 DB0A0000 		.4byte	.LASF191
 1175 0755 49       		.byte	0x49
 1176 0756 0D       		.uleb128 0xd
 1177 0757 48010000 		.4byte	.LASF192
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 60


 1178 075b 4A       		.byte	0x4a
 1179 075c 0D       		.uleb128 0xd
 1180 075d A80E0000 		.4byte	.LASF193
 1181 0761 4B       		.byte	0x4b
 1182 0762 0D       		.uleb128 0xd
 1183 0763 710F0000 		.4byte	.LASF194
 1184 0767 4C       		.byte	0x4c
 1185 0768 0D       		.uleb128 0xd
 1186 0769 F0050000 		.4byte	.LASF195
 1187 076d 4D       		.byte	0x4d
 1188 076e 0D       		.uleb128 0xd
 1189 076f 8D120000 		.4byte	.LASF196
 1190 0773 4E       		.byte	0x4e
 1191 0774 0D       		.uleb128 0xd
 1192 0775 F70A0000 		.4byte	.LASF197
 1193 0779 4F       		.byte	0x4f
 1194 077a 0D       		.uleb128 0xd
 1195 077b 64010000 		.4byte	.LASF198
 1196 077f 50       		.byte	0x50
 1197 0780 0D       		.uleb128 0xd
 1198 0781 6A110000 		.4byte	.LASF199
 1199 0785 51       		.byte	0x51
 1200 0786 0D       		.uleb128 0xd
 1201 0787 37080000 		.4byte	.LASF200
 1202 078b 52       		.byte	0x52
 1203 078c 0D       		.uleb128 0xd
 1204 078d 94170000 		.4byte	.LASF201
 1205 0791 53       		.byte	0x53
 1206 0792 0D       		.uleb128 0xd
 1207 0793 DC180000 		.4byte	.LASF202
 1208 0797 54       		.byte	0x54
 1209 0798 0D       		.uleb128 0xd
 1210 0799 D00B0000 		.4byte	.LASF203
 1211 079d 55       		.byte	0x55
 1212 079e 0D       		.uleb128 0xd
 1213 079f 880E0000 		.4byte	.LASF204
 1214 07a3 56       		.byte	0x56
 1215 07a4 0D       		.uleb128 0xd
 1216 07a5 52050000 		.4byte	.LASF205
 1217 07a9 57       		.byte	0x57
 1218 07aa 0D       		.uleb128 0xd
 1219 07ab 4E190000 		.4byte	.LASF206
 1220 07af 58       		.byte	0x58
 1221 07b0 0D       		.uleb128 0xd
 1222 07b1 14100000 		.4byte	.LASF207
 1223 07b5 59       		.byte	0x59
 1224 07b6 0D       		.uleb128 0xd
 1225 07b7 F8180000 		.4byte	.LASF208
 1226 07bb 5A       		.byte	0x5a
 1227 07bc 0D       		.uleb128 0xd
 1228 07bd 370D0000 		.4byte	.LASF209
 1229 07c1 5B       		.byte	0x5b
 1230 07c2 0D       		.uleb128 0xd
 1231 07c3 FC030000 		.4byte	.LASF210
 1232 07c7 5C       		.byte	0x5c
 1233 07c8 0D       		.uleb128 0xd
 1234 07c9 7A140000 		.4byte	.LASF211
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 61


 1235 07cd 5D       		.byte	0x5d
 1236 07ce 0D       		.uleb128 0xd
 1237 07cf C7080000 		.4byte	.LASF212
 1238 07d3 5E       		.byte	0x5e
 1239 07d4 0D       		.uleb128 0xd
 1240 07d5 3F180000 		.4byte	.LASF213
 1241 07d9 5F       		.byte	0x5f
 1242 07da 0D       		.uleb128 0xd
 1243 07db 8E0F0000 		.4byte	.LASF214
 1244 07df 60       		.byte	0x60
 1245 07e0 0D       		.uleb128 0xd
 1246 07e1 34030000 		.4byte	.LASF215
 1247 07e5 61       		.byte	0x61
 1248 07e6 0D       		.uleb128 0xd
 1249 07e7 5E150000 		.4byte	.LASF216
 1250 07eb 62       		.byte	0x62
 1251 07ec 0D       		.uleb128 0xd
 1252 07ed 6E090000 		.4byte	.LASF217
 1253 07f1 63       		.byte	0x63
 1254 07f2 0D       		.uleb128 0xd
 1255 07f3 6E190000 		.4byte	.LASF218
 1256 07f7 64       		.byte	0x64
 1257 07f8 0D       		.uleb128 0xd
 1258 07f9 34100000 		.4byte	.LASF219
 1259 07fd 65       		.byte	0x65
 1260 07fe 0D       		.uleb128 0xd
 1261 07ff B2070000 		.4byte	.LASF220
 1262 0803 66       		.byte	0x66
 1263 0804 0D       		.uleb128 0xd
 1264 0805 D4140000 		.4byte	.LASF221
 1265 0809 67       		.byte	0x67
 1266 080a 0D       		.uleb128 0xd
 1267 080b E80B0000 		.4byte	.LASF222
 1268 080f 68       		.byte	0x68
 1269 0810 0D       		.uleb128 0xd
 1270 0811 17020000 		.4byte	.LASF223
 1271 0815 69       		.byte	0x69
 1272 0816 0D       		.uleb128 0xd
 1273 0817 BB0F0000 		.4byte	.LASF224
 1274 081b 6A       		.byte	0x6a
 1275 081c 0D       		.uleb128 0xd
 1276 081d 6C070000 		.4byte	.LASF225
 1277 0821 6B       		.byte	0x6b
 1278 0822 0D       		.uleb128 0xd
 1279 0823 30170000 		.4byte	.LASF226
 1280 0827 6C       		.byte	0x6c
 1281 0828 0D       		.uleb128 0xd
 1282 0829 310E0000 		.4byte	.LASF227
 1283 082d 6D       		.byte	0x6d
 1284 082e 0D       		.uleb128 0xd
 1285 082f E6040000 		.4byte	.LASF228
 1286 0833 6E       		.byte	0x6e
 1287 0834 0D       		.uleb128 0xd
 1288 0835 B5150000 		.4byte	.LASF229
 1289 0839 6F       		.byte	0x6f
 1290 083a 0D       		.uleb128 0xd
 1291 083b D6090000 		.4byte	.LASF230
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 62


 1292 083f 70       		.byte	0x70
 1293 0840 0D       		.uleb128 0xd
 1294 0841 59000000 		.4byte	.LASF231
 1295 0845 71       		.byte	0x71
 1296 0846 0D       		.uleb128 0xd
 1297 0847 89100000 		.4byte	.LASF232
 1298 084b 72       		.byte	0x72
 1299 084c 0D       		.uleb128 0xd
 1300 084d AC040000 		.4byte	.LASF233
 1301 0851 73       		.byte	0x73
 1302 0852 0D       		.uleb128 0xd
 1303 0853 21150000 		.4byte	.LASF234
 1304 0857 74       		.byte	0x74
 1305 0858 0D       		.uleb128 0xd
 1306 0859 4F0C0000 		.4byte	.LASF235
 1307 085d 75       		.byte	0x75
 1308 085e 0D       		.uleb128 0xd
 1309 085f C1110000 		.4byte	.LASF236
 1310 0863 76       		.byte	0x76
 1311 0864 0D       		.uleb128 0xd
 1312 0865 0C030000 		.4byte	.LASF237
 1313 0869 77       		.byte	0x77
 1314 086a 0D       		.uleb128 0xd
 1315 086b AE130000 		.4byte	.LASF238
 1316 086f 78       		.byte	0x78
 1317 0870 0D       		.uleb128 0xd
 1318 0871 F1020000 		.4byte	.LASF239
 1319 0875 79       		.byte	0x79
 1320 0876 0D       		.uleb128 0xd
 1321 0877 02170000 		.4byte	.LASF240
 1322 087b 7A       		.byte	0x7a
 1323 087c 0D       		.uleb128 0xd
 1324 087d DC0D0000 		.4byte	.LASF241
 1325 0881 7B       		.byte	0x7b
 1326 0882 0D       		.uleb128 0xd
 1327 0883 C7040000 		.4byte	.LASF242
 1328 0887 7C       		.byte	0x7c
 1329 0888 0D       		.uleb128 0xd
 1330 0889 78150000 		.4byte	.LASF243
 1331 088d 7D       		.byte	0x7d
 1332 088e 0D       		.uleb128 0xd
 1333 088f 88090000 		.4byte	.LASF244
 1334 0893 7E       		.byte	0x7e
 1335 0894 0D       		.uleb128 0xd
 1336 0895 B1080000 		.4byte	.LASF245
 1337 0899 7F       		.byte	0x7f
 1338 089a 0D       		.uleb128 0xd
 1339 089b 4E100000 		.4byte	.LASF246
 1340 089f 80       		.byte	0x80
 1341 08a0 0D       		.uleb128 0xd
 1342 08a1 6B040000 		.4byte	.LASF247
 1343 08a5 81       		.byte	0x81
 1344 08a6 0D       		.uleb128 0xd
 1345 08a7 EE140000 		.4byte	.LASF248
 1346 08ab 82       		.byte	0x82
 1347 08ac 0D       		.uleb128 0xd
 1348 08ad 020C0000 		.4byte	.LASF249
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 63


 1349 08b1 83       		.byte	0x83
 1350 08b2 0D       		.uleb128 0xd
 1351 08b3 98000000 		.4byte	.LASF250
 1352 08b7 84       		.byte	0x84
 1353 08b8 0D       		.uleb128 0xd
 1354 08b9 7E080000 		.4byte	.LASF251
 1355 08bd 85       		.byte	0x85
 1356 08be 0D       		.uleb128 0xd
 1357 08bf 08140000 		.4byte	.LASF252
 1358 08c3 86       		.byte	0x86
 1359 08c4 0D       		.uleb128 0xd
 1360 08c5 290C0000 		.4byte	.LASF253
 1361 08c9 87       		.byte	0x87
 1362 08ca 0D       		.uleb128 0xd
 1363 08cb DD030000 		.4byte	.LASF254
 1364 08cf 88       		.byte	0x88
 1365 08d0 0D       		.uleb128 0xd
 1366 08d1 22050000 		.4byte	.LASF255
 1367 08d5 89       		.byte	0x89
 1368 08d6 0D       		.uleb128 0xd
 1369 08d7 EA160000 		.4byte	.LASF256
 1370 08db 8A       		.byte	0x8a
 1371 08dc 0D       		.uleb128 0xd
 1372 08dd 31090000 		.4byte	.LASF257
 1373 08e1 8B       		.byte	0x8b
 1374 08e2 0D       		.uleb128 0xd
 1375 08e3 9E090000 		.4byte	.LASF258
 1376 08e7 8C       		.byte	0x8c
 1377 08e8 0D       		.uleb128 0xd
 1378 08e9 DF070000 		.4byte	.LASF259
 1379 08ed 8D       		.byte	0x8d
 1380 08ee 0D       		.uleb128 0xd
 1381 08ef F7120000 		.4byte	.LASF260
 1382 08f3 8E       		.byte	0x8e
 1383 08f4 0D       		.uleb128 0xd
 1384 08f5 FE0D0000 		.4byte	.LASF261
 1385 08f9 8F       		.byte	0x8f
 1386 08fa 0D       		.uleb128 0xd
 1387 08fb 0D060000 		.4byte	.LASF262
 1388 08ff 90       		.byte	0x90
 1389 0900 0D       		.uleb128 0xd
 1390 0901 970B0000 		.4byte	.LASF263
 1391 0905 91       		.byte	0x91
 1392 0906 0D       		.uleb128 0xd
 1393 0907 55090000 		.4byte	.LASF264
 1394 090b 92       		.byte	0x92
 1395 090c 0D       		.uleb128 0xd
 1396 090d 450B0000 		.4byte	.LASF265
 1397 0911 F0       		.byte	0xf0
 1398 0912 00       		.byte	0
 1399 0913 04       		.uleb128 0x4
 1400 0914 69080000 		.4byte	.LASF266
 1401 0918 06       		.byte	0x6
 1402 0919 F4       		.byte	0xf4
 1403 091a 52050000 		.4byte	0x552
 1404 091e 0E       		.uleb128 0xe
 1405 091f 040E     		.2byte	0xe04
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 64


 1406 0921 02       		.byte	0x2
 1407 0922 9601     		.2byte	0x196
 1408 0924 DA090000 		.4byte	0x9da
 1409 0928 0F       		.uleb128 0xf
 1410 0929 4D050000 		.4byte	.LASF267
 1411 092d 02       		.byte	0x2
 1412 092e 9801     		.2byte	0x198
 1413 0930 DA090000 		.4byte	0x9da
 1414 0934 00       		.byte	0
 1415 0935 0F       		.uleb128 0xf
 1416 0936 EB100000 		.4byte	.LASF268
 1417 093a 02       		.byte	0x2
 1418 093b 9901     		.2byte	0x199
 1419 093d DF090000 		.4byte	0x9df
 1420 0941 20       		.byte	0x20
 1421 0942 0F       		.uleb128 0xf
 1422 0943 23160000 		.4byte	.LASF269
 1423 0947 02       		.byte	0x2
 1424 0948 9A01     		.2byte	0x19a
 1425 094a EF090000 		.4byte	0x9ef
 1426 094e 80       		.byte	0x80
 1427 094f 0F       		.uleb128 0xf
 1428 0950 AD050000 		.4byte	.LASF270
 1429 0954 02       		.byte	0x2
 1430 0955 9B01     		.2byte	0x19b
 1431 0957 DF090000 		.4byte	0x9df
 1432 095b A0       		.byte	0xa0
 1433 095c 10       		.uleb128 0x10
 1434 095d 83170000 		.4byte	.LASF271
 1435 0961 02       		.byte	0x2
 1436 0962 9C01     		.2byte	0x19c
 1437 0964 F4090000 		.4byte	0x9f4
 1438 0968 0001     		.2byte	0x100
 1439 096a 10       		.uleb128 0x10
 1440 096b 07110000 		.4byte	.LASF272
 1441 096f 02       		.byte	0x2
 1442 0970 9D01     		.2byte	0x19d
 1443 0972 DF090000 		.4byte	0x9df
 1444 0976 2001     		.2byte	0x120
 1445 0978 10       		.uleb128 0x10
 1446 0979 A20C0000 		.4byte	.LASF273
 1447 097d 02       		.byte	0x2
 1448 097e 9E01     		.2byte	0x19e
 1449 0980 F9090000 		.4byte	0x9f9
 1450 0984 8001     		.2byte	0x180
 1451 0986 10       		.uleb128 0x10
 1452 0987 11110000 		.4byte	.LASF274
 1453 098b 02       		.byte	0x2
 1454 098c 9F01     		.2byte	0x19f
 1455 098e DF090000 		.4byte	0x9df
 1456 0992 A001     		.2byte	0x1a0
 1457 0994 10       		.uleb128 0x10
 1458 0995 28160000 		.4byte	.LASF275
 1459 0999 02       		.byte	0x2
 1460 099a A001     		.2byte	0x1a0
 1461 099c FE090000 		.4byte	0x9fe
 1462 09a0 0002     		.2byte	0x200
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 65


 1463 09a2 10       		.uleb128 0x10
 1464 09a3 1B110000 		.4byte	.LASF276
 1465 09a7 02       		.byte	0x2
 1466 09a8 A101     		.2byte	0x1a1
 1467 09aa 030A0000 		.4byte	0xa03
 1468 09ae 2002     		.2byte	0x220
 1469 09b0 11       		.uleb128 0x11
 1470 09b1 495000   		.ascii	"IP\000"
 1471 09b4 02       		.byte	0x2
 1472 09b5 A201     		.2byte	0x1a2
 1473 09b7 230A0000 		.4byte	0xa23
 1474 09bb 0003     		.2byte	0x300
 1475 09bd 10       		.uleb128 0x10
 1476 09be 25110000 		.4byte	.LASF277
 1477 09c2 02       		.byte	0x2
 1478 09c3 A301     		.2byte	0x1a3
 1479 09c5 280A0000 		.4byte	0xa28
 1480 09c9 F003     		.2byte	0x3f0
 1481 09cb 10       		.uleb128 0x10
 1482 09cc 64100000 		.4byte	.LASF278
 1483 09d0 02       		.byte	0x2
 1484 09d1 A401     		.2byte	0x1a4
 1485 09d3 E0000000 		.4byte	0xe0
 1486 09d7 000E     		.2byte	0xe00
 1487 09d9 00       		.byte	0
 1488 09da 05       		.uleb128 0x5
 1489 09db 11010000 		.4byte	0x111
 1490 09df 07       		.uleb128 0x7
 1491 09e0 D5000000 		.4byte	0xd5
 1492 09e4 EF090000 		.4byte	0x9ef
 1493 09e8 08       		.uleb128 0x8
 1494 09e9 EA000000 		.4byte	0xea
 1495 09ed 17       		.byte	0x17
 1496 09ee 00       		.byte	0
 1497 09ef 05       		.uleb128 0x5
 1498 09f0 11010000 		.4byte	0x111
 1499 09f4 05       		.uleb128 0x5
 1500 09f5 11010000 		.4byte	0x111
 1501 09f9 05       		.uleb128 0x5
 1502 09fa 11010000 		.4byte	0x111
 1503 09fe 05       		.uleb128 0x5
 1504 09ff 11010000 		.4byte	0x111
 1505 0a03 07       		.uleb128 0x7
 1506 0a04 D5000000 		.4byte	0xd5
 1507 0a08 130A0000 		.4byte	0xa13
 1508 0a0c 08       		.uleb128 0x8
 1509 0a0d EA000000 		.4byte	0xea
 1510 0a11 37       		.byte	0x37
 1511 0a12 00       		.byte	0
 1512 0a13 07       		.uleb128 0x7
 1513 0a14 31010000 		.4byte	0x131
 1514 0a18 230A0000 		.4byte	0xa23
 1515 0a1c 08       		.uleb128 0x8
 1516 0a1d EA000000 		.4byte	0xea
 1517 0a21 EF       		.byte	0xef
 1518 0a22 00       		.byte	0
 1519 0a23 05       		.uleb128 0x5
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 66


 1520 0a24 130A0000 		.4byte	0xa13
 1521 0a28 07       		.uleb128 0x7
 1522 0a29 D5000000 		.4byte	0xd5
 1523 0a2d 390A0000 		.4byte	0xa39
 1524 0a31 12       		.uleb128 0x12
 1525 0a32 EA000000 		.4byte	0xea
 1526 0a36 8302     		.2byte	0x283
 1527 0a38 00       		.byte	0
 1528 0a39 13       		.uleb128 0x13
 1529 0a3a 20130000 		.4byte	.LASF279
 1530 0a3e 02       		.byte	0x2
 1531 0a3f A501     		.2byte	0x1a5
 1532 0a41 1E090000 		.4byte	0x91e
 1533 0a45 14       		.uleb128 0x14
 1534 0a46 8C       		.byte	0x8c
 1535 0a47 02       		.byte	0x2
 1536 0a48 B801     		.2byte	0x1b8
 1537 0a4a 600B0000 		.4byte	0xb60
 1538 0a4e 0F       		.uleb128 0xf
 1539 0a4f 09090000 		.4byte	.LASF280
 1540 0a53 02       		.byte	0x2
 1541 0a54 BA01     		.2byte	0x1ba
 1542 0a56 E5000000 		.4byte	0xe5
 1543 0a5a 00       		.byte	0
 1544 0a5b 0F       		.uleb128 0xf
 1545 0a5c 39140000 		.4byte	.LASF281
 1546 0a60 02       		.byte	0x2
 1547 0a61 BB01     		.2byte	0x1bb
 1548 0a63 E0000000 		.4byte	0xe0
 1549 0a67 04       		.byte	0x4
 1550 0a68 0F       		.uleb128 0xf
 1551 0a69 81130000 		.4byte	.LASF282
 1552 0a6d 02       		.byte	0x2
 1553 0a6e BC01     		.2byte	0x1bc
 1554 0a70 E0000000 		.4byte	0xe0
 1555 0a74 08       		.byte	0x8
 1556 0a75 0F       		.uleb128 0xf
 1557 0a76 AD0B0000 		.4byte	.LASF283
 1558 0a7a 02       		.byte	0x2
 1559 0a7b BD01     		.2byte	0x1bd
 1560 0a7d E0000000 		.4byte	0xe0
 1561 0a81 0C       		.byte	0xc
 1562 0a82 15       		.uleb128 0x15
 1563 0a83 53435200 		.ascii	"SCR\000"
 1564 0a87 02       		.byte	0x2
 1565 0a88 BE01     		.2byte	0x1be
 1566 0a8a E0000000 		.4byte	0xe0
 1567 0a8e 10       		.byte	0x10
 1568 0a8f 15       		.uleb128 0x15
 1569 0a90 43435200 		.ascii	"CCR\000"
 1570 0a94 02       		.byte	0x2
 1571 0a95 BF01     		.2byte	0x1bf
 1572 0a97 E0000000 		.4byte	0xe0
 1573 0a9b 14       		.byte	0x14
 1574 0a9c 15       		.uleb128 0x15
 1575 0a9d 53485000 		.ascii	"SHP\000"
 1576 0aa1 02       		.byte	0x2
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 67


 1577 0aa2 C001     		.2byte	0x1c0
 1578 0aa4 700B0000 		.4byte	0xb70
 1579 0aa8 18       		.byte	0x18
 1580 0aa9 0F       		.uleb128 0xf
 1581 0aaa E1080000 		.4byte	.LASF284
 1582 0aae 02       		.byte	0x2
 1583 0aaf C101     		.2byte	0x1c1
 1584 0ab1 E0000000 		.4byte	0xe0
 1585 0ab5 24       		.byte	0x24
 1586 0ab6 0F       		.uleb128 0xf
 1587 0ab7 510D0000 		.4byte	.LASF285
 1588 0abb 02       		.byte	0x2
 1589 0abc C201     		.2byte	0x1c2
 1590 0abe E0000000 		.4byte	0xe0
 1591 0ac2 28       		.byte	0x28
 1592 0ac3 0F       		.uleb128 0xf
 1593 0ac4 940A0000 		.4byte	.LASF286
 1594 0ac8 02       		.byte	0x2
 1595 0ac9 C301     		.2byte	0x1c3
 1596 0acb E0000000 		.4byte	0xe0
 1597 0acf 2C       		.byte	0x2c
 1598 0ad0 0F       		.uleb128 0xf
 1599 0ad1 31020000 		.4byte	.LASF287
 1600 0ad5 02       		.byte	0x2
 1601 0ad6 C401     		.2byte	0x1c4
 1602 0ad8 E0000000 		.4byte	0xe0
 1603 0adc 30       		.byte	0x30
 1604 0add 0F       		.uleb128 0xf
 1605 0ade A4100000 		.4byte	.LASF288
 1606 0ae2 02       		.byte	0x2
 1607 0ae3 C501     		.2byte	0x1c5
 1608 0ae5 E0000000 		.4byte	0xe0
 1609 0ae9 34       		.byte	0x34
 1610 0aea 0F       		.uleb128 0xf
 1611 0aeb 33130000 		.4byte	.LASF289
 1612 0aef 02       		.byte	0x2
 1613 0af0 C601     		.2byte	0x1c6
 1614 0af2 E0000000 		.4byte	0xe0
 1615 0af6 38       		.byte	0x38
 1616 0af7 0F       		.uleb128 0xf
 1617 0af8 500F0000 		.4byte	.LASF290
 1618 0afc 02       		.byte	0x2
 1619 0afd C701     		.2byte	0x1c7
 1620 0aff E0000000 		.4byte	0xe0
 1621 0b03 3C       		.byte	0x3c
 1622 0b04 15       		.uleb128 0x15
 1623 0b05 50465200 		.ascii	"PFR\000"
 1624 0b09 02       		.byte	0x2
 1625 0b0a C801     		.2byte	0x1c8
 1626 0b0c 7A0B0000 		.4byte	0xb7a
 1627 0b10 40       		.byte	0x40
 1628 0b11 15       		.uleb128 0x15
 1629 0b12 44465200 		.ascii	"DFR\000"
 1630 0b16 02       		.byte	0x2
 1631 0b17 C901     		.2byte	0x1c9
 1632 0b19 E5000000 		.4byte	0xe5
 1633 0b1d 48       		.byte	0x48
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 68


 1634 0b1e 15       		.uleb128 0x15
 1635 0b1f 41445200 		.ascii	"ADR\000"
 1636 0b23 02       		.byte	0x2
 1637 0b24 CA01     		.2byte	0x1ca
 1638 0b26 E5000000 		.4byte	0xe5
 1639 0b2a 4C       		.byte	0x4c
 1640 0b2b 0F       		.uleb128 0xf
 1641 0b2c 1D050000 		.4byte	.LASF291
 1642 0b30 02       		.byte	0x2
 1643 0b31 CB01     		.2byte	0x1cb
 1644 0b33 840B0000 		.4byte	0xb84
 1645 0b37 50       		.byte	0x50
 1646 0b38 0F       		.uleb128 0xf
 1647 0b39 80160000 		.4byte	.LASF292
 1648 0b3d 02       		.byte	0x2
 1649 0b3e CC01     		.2byte	0x1cc
 1650 0b40 8E0B0000 		.4byte	0xb8e
 1651 0b44 60       		.byte	0x60
 1652 0b45 0F       		.uleb128 0xf
 1653 0b46 EB100000 		.4byte	.LASF268
 1654 0b4a 02       		.byte	0x2
 1655 0b4b CD01     		.2byte	0x1cd
 1656 0b4d 930B0000 		.4byte	0xb93
 1657 0b51 74       		.byte	0x74
 1658 0b52 0F       		.uleb128 0xf
 1659 0b53 88000000 		.4byte	.LASF293
 1660 0b57 02       		.byte	0x2
 1661 0b58 CE01     		.2byte	0x1ce
 1662 0b5a E0000000 		.4byte	0xe0
 1663 0b5e 88       		.byte	0x88
 1664 0b5f 00       		.byte	0
 1665 0b60 07       		.uleb128 0x7
 1666 0b61 31010000 		.4byte	0x131
 1667 0b65 700B0000 		.4byte	0xb70
 1668 0b69 08       		.uleb128 0x8
 1669 0b6a EA000000 		.4byte	0xea
 1670 0b6e 0B       		.byte	0xb
 1671 0b6f 00       		.byte	0
 1672 0b70 05       		.uleb128 0x5
 1673 0b71 600B0000 		.4byte	0xb60
 1674 0b75 05       		.uleb128 0x5
 1675 0b76 21010000 		.4byte	0x121
 1676 0b7a 06       		.uleb128 0x6
 1677 0b7b 750B0000 		.4byte	0xb75
 1678 0b7f 05       		.uleb128 0x5
 1679 0b80 F1000000 		.4byte	0xf1
 1680 0b84 06       		.uleb128 0x6
 1681 0b85 7F0B0000 		.4byte	0xb7f
 1682 0b89 05       		.uleb128 0x5
 1683 0b8a 01010000 		.4byte	0x101
 1684 0b8e 06       		.uleb128 0x6
 1685 0b8f 890B0000 		.4byte	0xb89
 1686 0b93 07       		.uleb128 0x7
 1687 0b94 D5000000 		.4byte	0xd5
 1688 0b98 A30B0000 		.4byte	0xba3
 1689 0b9c 08       		.uleb128 0x8
 1690 0b9d EA000000 		.4byte	0xea
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 69


 1691 0ba1 04       		.byte	0x4
 1692 0ba2 00       		.byte	0
 1693 0ba3 13       		.uleb128 0x13
 1694 0ba4 2A130000 		.4byte	.LASF294
 1695 0ba8 02       		.byte	0x2
 1696 0ba9 CF01     		.2byte	0x1cf
 1697 0bab 450A0000 		.4byte	0xa45
 1698 0baf 13       		.uleb128 0x13
 1699 0bb0 A7150000 		.4byte	.LASF295
 1700 0bb4 07       		.byte	0x7
 1701 0bb5 EE01     		.2byte	0x1ee
 1702 0bb7 BB0B0000 		.4byte	0xbbb
 1703 0bbb 16       		.uleb128 0x16
 1704 0bbc 04       		.byte	0x4
 1705 0bbd C10B0000 		.4byte	0xbc1
 1706 0bc1 17       		.uleb128 0x17
 1707 0bc2 03       		.uleb128 0x3
 1708 0bc3 01       		.byte	0x1
 1709 0bc4 08       		.byte	0x8
 1710 0bc5 E2000000 		.4byte	.LASF296
 1711 0bc9 03       		.uleb128 0x3
 1712 0bca 04       		.byte	0x4
 1713 0bcb 04       		.byte	0x4
 1714 0bcc 72050000 		.4byte	.LASF297
 1715 0bd0 03       		.uleb128 0x3
 1716 0bd1 08       		.byte	0x8
 1717 0bd2 04       		.byte	0x4
 1718 0bd3 B2170000 		.4byte	.LASF298
 1719 0bd7 18       		.uleb128 0x18
 1720 0bd8 04       		.byte	0x4
 1721 0bd9 2C000000 		.4byte	0x2c
 1722 0bdd 08       		.byte	0x8
 1723 0bde 1001     		.2byte	0x110
 1724 0be0 F40B0000 		.4byte	0xbf4
 1725 0be4 0D       		.uleb128 0xd
 1726 0be5 B7010000 		.4byte	.LASF299
 1727 0be9 00       		.byte	0
 1728 0bea 19       		.uleb128 0x19
 1729 0beb 1A120000 		.4byte	.LASF300
 1730 0bef 01005600 		.4byte	0x560001
 1731 0bf3 00       		.byte	0
 1732 0bf4 13       		.uleb128 0x13
 1733 0bf5 22040000 		.4byte	.LASF301
 1734 0bf9 08       		.byte	0x8
 1735 0bfa 1301     		.2byte	0x113
 1736 0bfc D70B0000 		.4byte	0xbd7
 1737 0c00 14       		.uleb128 0x14
 1738 0c01 08       		.byte	0x8
 1739 0c02 08       		.byte	0x8
 1740 0c03 2D01     		.2byte	0x12d
 1741 0c05 240C0000 		.4byte	0xc24
 1742 0c09 0F       		.uleb128 0xf
 1743 0c0a 6A0C0000 		.4byte	.LASF302
 1744 0c0e 08       		.byte	0x8
 1745 0c0f 2E01     		.2byte	0x12e
 1746 0c11 13090000 		.4byte	0x913
 1747 0c15 00       		.byte	0
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 70


 1748 0c16 0F       		.uleb128 0xf
 1749 0c17 FB130000 		.4byte	.LASF303
 1750 0c1b 08       		.byte	0x8
 1751 0c1c 3201     		.2byte	0x132
 1752 0c1e D5000000 		.4byte	0xd5
 1753 0c22 04       		.byte	0x4
 1754 0c23 00       		.byte	0
 1755 0c24 13       		.uleb128 0x13
 1756 0c25 30000000 		.4byte	.LASF304
 1757 0c29 08       		.byte	0x8
 1758 0c2a 3301     		.2byte	0x133
 1759 0c2c 000C0000 		.4byte	0xc00
 1760 0c30 1A       		.uleb128 0x1a
 1761 0c31 E7000000 		.4byte	.LASF320
 1762 0c35 02       		.byte	0x2
 1763 0c36 0D07     		.2byte	0x70d
 1764 0c38 03       		.byte	0x3
 1765 0c39 560C0000 		.4byte	0xc56
 1766 0c3d 1B       		.uleb128 0x1b
 1767 0c3e FD0F0000 		.4byte	.LASF305
 1768 0c42 02       		.byte	0x2
 1769 0c43 0D07     		.2byte	0x70d
 1770 0c45 13090000 		.4byte	0x913
 1771 0c49 1B       		.uleb128 0x1b
 1772 0c4a 2E120000 		.4byte	.LASF306
 1773 0c4e 02       		.byte	0x2
 1774 0c4f 0D07     		.2byte	0x70d
 1775 0c51 D5000000 		.4byte	0xd5
 1776 0c55 00       		.byte	0
 1777 0c56 1C       		.uleb128 0x1c
 1778 0c57 2D160000 		.4byte	.LASF321
 1779 0c5b 01       		.byte	0x1
 1780 0c5c 3001     		.2byte	0x130
 1781 0c5e AF0B0000 		.4byte	0xbaf
 1782 0c62 01       		.byte	0x1
 1783 0c63 8C0C0000 		.4byte	0xc8c
 1784 0c67 1B       		.uleb128 0x1b
 1785 0c68 FD0F0000 		.4byte	.LASF305
 1786 0c6c 01       		.byte	0x1
 1787 0c6d 3001     		.2byte	0x130
 1788 0c6f 13090000 		.4byte	0x913
 1789 0c73 1B       		.uleb128 0x1b
 1790 0c74 140E0000 		.4byte	.LASF307
 1791 0c78 01       		.byte	0x1
 1792 0c79 3001     		.2byte	0x130
 1793 0c7b AF0B0000 		.4byte	0xbaf
 1794 0c7f 1D       		.uleb128 0x1d
 1795 0c80 F6070000 		.4byte	.LASF322
 1796 0c84 01       		.byte	0x1
 1797 0c85 3201     		.2byte	0x132
 1798 0c87 AF0B0000 		.4byte	0xbaf
 1799 0c8b 00       		.byte	0
 1800 0c8c 1E       		.uleb128 0x1e
 1801 0c8d 8A010000 		.4byte	.LASF309
 1802 0c91 01       		.byte	0x1
 1803 0c92 2C       		.byte	0x2c
 1804 0c93 F40B0000 		.4byte	0xbf4
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 71


 1805 0c97 00000000 		.4byte	.LFB135
 1806 0c9b 68000000 		.4byte	.LFE135-.LFB135
 1807 0c9f 01       		.uleb128 0x1
 1808 0ca0 9C       		.byte	0x9c
 1809 0ca1 240D0000 		.4byte	0xd24
 1810 0ca5 1F       		.uleb128 0x1f
 1811 0ca6 C6100000 		.4byte	.LASF308
 1812 0caa 01       		.byte	0x1
 1813 0cab 2C       		.byte	0x2c
 1814 0cac 240D0000 		.4byte	0xd24
 1815 0cb0 00000000 		.4byte	.LLST0
 1816 0cb4 20       		.uleb128 0x20
 1817 0cb5 140E0000 		.4byte	.LASF307
 1818 0cb9 01       		.byte	0x1
 1819 0cba 2C       		.byte	0x2c
 1820 0cbb AF0B0000 		.4byte	0xbaf
 1821 0cbf 01       		.uleb128 0x1
 1822 0cc0 51       		.byte	0x51
 1823 0cc1 21       		.uleb128 0x21
 1824 0cc2 480C0000 		.4byte	.LASF311
 1825 0cc6 01       		.byte	0x1
 1826 0cc7 2E       		.byte	0x2e
 1827 0cc8 F40B0000 		.4byte	0xbf4
 1828 0ccc 5E000000 		.4byte	.LLST1
 1829 0cd0 22       		.uleb128 0x22
 1830 0cd1 300C0000 		.4byte	0xc30
 1831 0cd5 08000000 		.4byte	.LBB6
 1832 0cd9 00000000 		.4byte	.Ldebug_ranges0+0
 1833 0cdd 01       		.byte	0x1
 1834 0cde 3F       		.byte	0x3f
 1835 0cdf F60C0000 		.4byte	0xcf6
 1836 0ce3 23       		.uleb128 0x23
 1837 0ce4 490C0000 		.4byte	0xc49
 1838 0ce8 A0000000 		.4byte	.LLST2
 1839 0cec 23       		.uleb128 0x23
 1840 0ced 3D0C0000 		.4byte	0xc3d
 1841 0cf1 D6000000 		.4byte	.LLST3
 1842 0cf5 00       		.byte	0
 1843 0cf6 24       		.uleb128 0x24
 1844 0cf7 560C0000 		.4byte	0xc56
 1845 0cfb 30000000 		.4byte	.LBB11
 1846 0cff 20000000 		.4byte	.Ldebug_ranges0+0x20
 1847 0d03 01       		.byte	0x1
 1848 0d04 44       		.byte	0x44
 1849 0d05 23       		.uleb128 0x23
 1850 0d06 730C0000 		.4byte	0xc73
 1851 0d0a 22010000 		.4byte	.LLST4
 1852 0d0e 23       		.uleb128 0x23
 1853 0d0f 670C0000 		.4byte	0xc67
 1854 0d13 35010000 		.4byte	.LLST5
 1855 0d17 25       		.uleb128 0x25
 1856 0d18 20000000 		.4byte	.Ldebug_ranges0+0x20
 1857 0d1c 26       		.uleb128 0x26
 1858 0d1d 7F0C0000 		.4byte	0xc7f
 1859 0d21 00       		.byte	0
 1860 0d22 00       		.byte	0
 1861 0d23 00       		.byte	0
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 72


 1862 0d24 16       		.uleb128 0x16
 1863 0d25 04       		.byte	0x4
 1864 0d26 2A0D0000 		.4byte	0xd2a
 1865 0d2a 06       		.uleb128 0x6
 1866 0d2b 240C0000 		.4byte	0xc24
 1867 0d2f 27       		.uleb128 0x27
 1868 0d30 560C0000 		.4byte	0xc56
 1869 0d34 00000000 		.4byte	.LFB136
 1870 0d38 30000000 		.4byte	.LFE136-.LFB136
 1871 0d3c 01       		.uleb128 0x1
 1872 0d3d 9C       		.byte	0x9c
 1873 0d3e 5C0D0000 		.4byte	0xd5c
 1874 0d42 23       		.uleb128 0x23
 1875 0d43 670C0000 		.4byte	0xc67
 1876 0d47 56010000 		.4byte	.LLST6
 1877 0d4b 28       		.uleb128 0x28
 1878 0d4c 730C0000 		.4byte	0xc73
 1879 0d50 01       		.uleb128 0x1
 1880 0d51 51       		.byte	0x51
 1881 0d52 29       		.uleb128 0x29
 1882 0d53 7F0C0000 		.4byte	0xc7f
 1883 0d57 90010000 		.4byte	.LLST7
 1884 0d5b 00       		.byte	0
 1885 0d5c 2A       		.uleb128 0x2a
 1886 0d5d 830B0000 		.4byte	.LASF310
 1887 0d61 01       		.byte	0x1
 1888 0d62 5C01     		.2byte	0x15c
 1889 0d64 AF0B0000 		.4byte	0xbaf
 1890 0d68 00000000 		.4byte	.LFB137
 1891 0d6c 20000000 		.4byte	.LFE137-.LFB137
 1892 0d70 01       		.uleb128 0x1
 1893 0d71 9C       		.byte	0x9c
 1894 0d72 950D0000 		.4byte	0xd95
 1895 0d76 2B       		.uleb128 0x2b
 1896 0d77 FD0F0000 		.4byte	.LASF305
 1897 0d7b 01       		.byte	0x1
 1898 0d7c 5C01     		.2byte	0x15c
 1899 0d7e 13090000 		.4byte	0x913
 1900 0d82 AE010000 		.4byte	.LLST8
 1901 0d86 2C       		.uleb128 0x2c
 1902 0d87 F4030000 		.4byte	.LASF312
 1903 0d8b 01       		.byte	0x1
 1904 0d8c 5E01     		.2byte	0x15e
 1905 0d8e AF0B0000 		.4byte	0xbaf
 1906 0d92 01       		.uleb128 0x1
 1907 0d93 50       		.byte	0x50
 1908 0d94 00       		.byte	0
 1909 0d95 2D       		.uleb128 0x2d
 1910 0d96 8E000000 		.4byte	.LASF313
 1911 0d9a 05       		.byte	0x5
 1912 0d9b A7       		.byte	0xa7
 1913 0d9c A00D0000 		.4byte	0xda0
 1914 0da0 16       		.uleb128 0x16
 1915 0da1 04       		.byte	0x4
 1916 0da2 A60D0000 		.4byte	0xda6
 1917 0da6 06       		.uleb128 0x6
 1918 0da7 47050000 		.4byte	0x547
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 73


 1919 0dab 2E       		.uleb128 0x2e
 1920 0dac 94110000 		.4byte	.LASF314
 1921 0db0 02       		.byte	0x2
 1922 0db1 F907     		.2byte	0x7f9
 1923 0db3 B70D0000 		.4byte	0xdb7
 1924 0db7 05       		.uleb128 0x5
 1925 0db8 CA000000 		.4byte	0xca
 1926 0dbc 07       		.uleb128 0x7
 1927 0dbd C70D0000 		.4byte	0xdc7
 1928 0dc1 C70D0000 		.4byte	0xdc7
 1929 0dc5 2F       		.uleb128 0x2f
 1930 0dc6 00       		.byte	0
 1931 0dc7 06       		.uleb128 0x6
 1932 0dc8 AF0B0000 		.4byte	0xbaf
 1933 0dcc 2D       		.uleb128 0x2d
 1934 0dcd 26170000 		.4byte	.LASF315
 1935 0dd1 08       		.byte	0x8
 1936 0dd2 E8       		.byte	0xe8
 1937 0dd3 D70D0000 		.4byte	0xdd7
 1938 0dd7 06       		.uleb128 0x6
 1939 0dd8 BC0D0000 		.4byte	0xdbc
 1940 0ddc 07       		.uleb128 0x7
 1941 0ddd AF0B0000 		.4byte	0xbaf
 1942 0de1 E70D0000 		.4byte	0xde7
 1943 0de5 2F       		.uleb128 0x2f
 1944 0de6 00       		.byte	0
 1945 0de7 2D       		.uleb128 0x2d
 1946 0de8 260F0000 		.4byte	.LASF316
 1947 0dec 08       		.byte	0x8
 1948 0ded E9       		.byte	0xe9
 1949 0dee DC0D0000 		.4byte	0xddc
 1950 0df2 00       		.byte	0
 1951              		.section	.debug_abbrev,"",%progbits
 1952              	.Ldebug_abbrev0:
 1953 0000 01       		.uleb128 0x1
 1954 0001 11       		.uleb128 0x11
 1955 0002 01       		.byte	0x1
 1956 0003 25       		.uleb128 0x25
 1957 0004 0E       		.uleb128 0xe
 1958 0005 13       		.uleb128 0x13
 1959 0006 0B       		.uleb128 0xb
 1960 0007 03       		.uleb128 0x3
 1961 0008 0E       		.uleb128 0xe
 1962 0009 1B       		.uleb128 0x1b
 1963 000a 0E       		.uleb128 0xe
 1964 000b 55       		.uleb128 0x55
 1965 000c 17       		.uleb128 0x17
 1966 000d 11       		.uleb128 0x11
 1967 000e 01       		.uleb128 0x1
 1968 000f 10       		.uleb128 0x10
 1969 0010 17       		.uleb128 0x17
 1970 0011 00       		.byte	0
 1971 0012 00       		.byte	0
 1972 0013 02       		.uleb128 0x2
 1973 0014 24       		.uleb128 0x24
 1974 0015 00       		.byte	0
 1975 0016 0B       		.uleb128 0xb
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 74


 1976 0017 0B       		.uleb128 0xb
 1977 0018 3E       		.uleb128 0x3e
 1978 0019 0B       		.uleb128 0xb
 1979 001a 03       		.uleb128 0x3
 1980 001b 08       		.uleb128 0x8
 1981 001c 00       		.byte	0
 1982 001d 00       		.byte	0
 1983 001e 03       		.uleb128 0x3
 1984 001f 24       		.uleb128 0x24
 1985 0020 00       		.byte	0
 1986 0021 0B       		.uleb128 0xb
 1987 0022 0B       		.uleb128 0xb
 1988 0023 3E       		.uleb128 0x3e
 1989 0024 0B       		.uleb128 0xb
 1990 0025 03       		.uleb128 0x3
 1991 0026 0E       		.uleb128 0xe
 1992 0027 00       		.byte	0
 1993 0028 00       		.byte	0
 1994 0029 04       		.uleb128 0x4
 1995 002a 16       		.uleb128 0x16
 1996 002b 00       		.byte	0
 1997 002c 03       		.uleb128 0x3
 1998 002d 0E       		.uleb128 0xe
 1999 002e 3A       		.uleb128 0x3a
 2000 002f 0B       		.uleb128 0xb
 2001 0030 3B       		.uleb128 0x3b
 2002 0031 0B       		.uleb128 0xb
 2003 0032 49       		.uleb128 0x49
 2004 0033 13       		.uleb128 0x13
 2005 0034 00       		.byte	0
 2006 0035 00       		.byte	0
 2007 0036 05       		.uleb128 0x5
 2008 0037 35       		.uleb128 0x35
 2009 0038 00       		.byte	0
 2010 0039 49       		.uleb128 0x49
 2011 003a 13       		.uleb128 0x13
 2012 003b 00       		.byte	0
 2013 003c 00       		.byte	0
 2014 003d 06       		.uleb128 0x6
 2015 003e 26       		.uleb128 0x26
 2016 003f 00       		.byte	0
 2017 0040 49       		.uleb128 0x49
 2018 0041 13       		.uleb128 0x13
 2019 0042 00       		.byte	0
 2020 0043 00       		.byte	0
 2021 0044 07       		.uleb128 0x7
 2022 0045 01       		.uleb128 0x1
 2023 0046 01       		.byte	0x1
 2024 0047 49       		.uleb128 0x49
 2025 0048 13       		.uleb128 0x13
 2026 0049 01       		.uleb128 0x1
 2027 004a 13       		.uleb128 0x13
 2028 004b 00       		.byte	0
 2029 004c 00       		.byte	0
 2030 004d 08       		.uleb128 0x8
 2031 004e 21       		.uleb128 0x21
 2032 004f 00       		.byte	0
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 75


 2033 0050 49       		.uleb128 0x49
 2034 0051 13       		.uleb128 0x13
 2035 0052 2F       		.uleb128 0x2f
 2036 0053 0B       		.uleb128 0xb
 2037 0054 00       		.byte	0
 2038 0055 00       		.byte	0
 2039 0056 09       		.uleb128 0x9
 2040 0057 13       		.uleb128 0x13
 2041 0058 01       		.byte	0x1
 2042 0059 0B       		.uleb128 0xb
 2043 005a 0B       		.uleb128 0xb
 2044 005b 3A       		.uleb128 0x3a
 2045 005c 0B       		.uleb128 0xb
 2046 005d 3B       		.uleb128 0x3b
 2047 005e 0B       		.uleb128 0xb
 2048 005f 01       		.uleb128 0x1
 2049 0060 13       		.uleb128 0x13
 2050 0061 00       		.byte	0
 2051 0062 00       		.byte	0
 2052 0063 0A       		.uleb128 0xa
 2053 0064 0D       		.uleb128 0xd
 2054 0065 00       		.byte	0
 2055 0066 03       		.uleb128 0x3
 2056 0067 0E       		.uleb128 0xe
 2057 0068 3A       		.uleb128 0x3a
 2058 0069 0B       		.uleb128 0xb
 2059 006a 3B       		.uleb128 0x3b
 2060 006b 0B       		.uleb128 0xb
 2061 006c 49       		.uleb128 0x49
 2062 006d 13       		.uleb128 0x13
 2063 006e 38       		.uleb128 0x38
 2064 006f 0B       		.uleb128 0xb
 2065 0070 00       		.byte	0
 2066 0071 00       		.byte	0
 2067 0072 0B       		.uleb128 0xb
 2068 0073 04       		.uleb128 0x4
 2069 0074 01       		.byte	0x1
 2070 0075 0B       		.uleb128 0xb
 2071 0076 0B       		.uleb128 0xb
 2072 0077 49       		.uleb128 0x49
 2073 0078 13       		.uleb128 0x13
 2074 0079 3A       		.uleb128 0x3a
 2075 007a 0B       		.uleb128 0xb
 2076 007b 3B       		.uleb128 0x3b
 2077 007c 0B       		.uleb128 0xb
 2078 007d 01       		.uleb128 0x1
 2079 007e 13       		.uleb128 0x13
 2080 007f 00       		.byte	0
 2081 0080 00       		.byte	0
 2082 0081 0C       		.uleb128 0xc
 2083 0082 28       		.uleb128 0x28
 2084 0083 00       		.byte	0
 2085 0084 03       		.uleb128 0x3
 2086 0085 0E       		.uleb128 0xe
 2087 0086 1C       		.uleb128 0x1c
 2088 0087 0D       		.uleb128 0xd
 2089 0088 00       		.byte	0
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 76


 2090 0089 00       		.byte	0
 2091 008a 0D       		.uleb128 0xd
 2092 008b 28       		.uleb128 0x28
 2093 008c 00       		.byte	0
 2094 008d 03       		.uleb128 0x3
 2095 008e 0E       		.uleb128 0xe
 2096 008f 1C       		.uleb128 0x1c
 2097 0090 0B       		.uleb128 0xb
 2098 0091 00       		.byte	0
 2099 0092 00       		.byte	0
 2100 0093 0E       		.uleb128 0xe
 2101 0094 13       		.uleb128 0x13
 2102 0095 01       		.byte	0x1
 2103 0096 0B       		.uleb128 0xb
 2104 0097 05       		.uleb128 0x5
 2105 0098 3A       		.uleb128 0x3a
 2106 0099 0B       		.uleb128 0xb
 2107 009a 3B       		.uleb128 0x3b
 2108 009b 05       		.uleb128 0x5
 2109 009c 01       		.uleb128 0x1
 2110 009d 13       		.uleb128 0x13
 2111 009e 00       		.byte	0
 2112 009f 00       		.byte	0
 2113 00a0 0F       		.uleb128 0xf
 2114 00a1 0D       		.uleb128 0xd
 2115 00a2 00       		.byte	0
 2116 00a3 03       		.uleb128 0x3
 2117 00a4 0E       		.uleb128 0xe
 2118 00a5 3A       		.uleb128 0x3a
 2119 00a6 0B       		.uleb128 0xb
 2120 00a7 3B       		.uleb128 0x3b
 2121 00a8 05       		.uleb128 0x5
 2122 00a9 49       		.uleb128 0x49
 2123 00aa 13       		.uleb128 0x13
 2124 00ab 38       		.uleb128 0x38
 2125 00ac 0B       		.uleb128 0xb
 2126 00ad 00       		.byte	0
 2127 00ae 00       		.byte	0
 2128 00af 10       		.uleb128 0x10
 2129 00b0 0D       		.uleb128 0xd
 2130 00b1 00       		.byte	0
 2131 00b2 03       		.uleb128 0x3
 2132 00b3 0E       		.uleb128 0xe
 2133 00b4 3A       		.uleb128 0x3a
 2134 00b5 0B       		.uleb128 0xb
 2135 00b6 3B       		.uleb128 0x3b
 2136 00b7 05       		.uleb128 0x5
 2137 00b8 49       		.uleb128 0x49
 2138 00b9 13       		.uleb128 0x13
 2139 00ba 38       		.uleb128 0x38
 2140 00bb 05       		.uleb128 0x5
 2141 00bc 00       		.byte	0
 2142 00bd 00       		.byte	0
 2143 00be 11       		.uleb128 0x11
 2144 00bf 0D       		.uleb128 0xd
 2145 00c0 00       		.byte	0
 2146 00c1 03       		.uleb128 0x3
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 77


 2147 00c2 08       		.uleb128 0x8
 2148 00c3 3A       		.uleb128 0x3a
 2149 00c4 0B       		.uleb128 0xb
 2150 00c5 3B       		.uleb128 0x3b
 2151 00c6 05       		.uleb128 0x5
 2152 00c7 49       		.uleb128 0x49
 2153 00c8 13       		.uleb128 0x13
 2154 00c9 38       		.uleb128 0x38
 2155 00ca 05       		.uleb128 0x5
 2156 00cb 00       		.byte	0
 2157 00cc 00       		.byte	0
 2158 00cd 12       		.uleb128 0x12
 2159 00ce 21       		.uleb128 0x21
 2160 00cf 00       		.byte	0
 2161 00d0 49       		.uleb128 0x49
 2162 00d1 13       		.uleb128 0x13
 2163 00d2 2F       		.uleb128 0x2f
 2164 00d3 05       		.uleb128 0x5
 2165 00d4 00       		.byte	0
 2166 00d5 00       		.byte	0
 2167 00d6 13       		.uleb128 0x13
 2168 00d7 16       		.uleb128 0x16
 2169 00d8 00       		.byte	0
 2170 00d9 03       		.uleb128 0x3
 2171 00da 0E       		.uleb128 0xe
 2172 00db 3A       		.uleb128 0x3a
 2173 00dc 0B       		.uleb128 0xb
 2174 00dd 3B       		.uleb128 0x3b
 2175 00de 05       		.uleb128 0x5
 2176 00df 49       		.uleb128 0x49
 2177 00e0 13       		.uleb128 0x13
 2178 00e1 00       		.byte	0
 2179 00e2 00       		.byte	0
 2180 00e3 14       		.uleb128 0x14
 2181 00e4 13       		.uleb128 0x13
 2182 00e5 01       		.byte	0x1
 2183 00e6 0B       		.uleb128 0xb
 2184 00e7 0B       		.uleb128 0xb
 2185 00e8 3A       		.uleb128 0x3a
 2186 00e9 0B       		.uleb128 0xb
 2187 00ea 3B       		.uleb128 0x3b
 2188 00eb 05       		.uleb128 0x5
 2189 00ec 01       		.uleb128 0x1
 2190 00ed 13       		.uleb128 0x13
 2191 00ee 00       		.byte	0
 2192 00ef 00       		.byte	0
 2193 00f0 15       		.uleb128 0x15
 2194 00f1 0D       		.uleb128 0xd
 2195 00f2 00       		.byte	0
 2196 00f3 03       		.uleb128 0x3
 2197 00f4 08       		.uleb128 0x8
 2198 00f5 3A       		.uleb128 0x3a
 2199 00f6 0B       		.uleb128 0xb
 2200 00f7 3B       		.uleb128 0x3b
 2201 00f8 05       		.uleb128 0x5
 2202 00f9 49       		.uleb128 0x49
 2203 00fa 13       		.uleb128 0x13
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 78


 2204 00fb 38       		.uleb128 0x38
 2205 00fc 0B       		.uleb128 0xb
 2206 00fd 00       		.byte	0
 2207 00fe 00       		.byte	0
 2208 00ff 16       		.uleb128 0x16
 2209 0100 0F       		.uleb128 0xf
 2210 0101 00       		.byte	0
 2211 0102 0B       		.uleb128 0xb
 2212 0103 0B       		.uleb128 0xb
 2213 0104 49       		.uleb128 0x49
 2214 0105 13       		.uleb128 0x13
 2215 0106 00       		.byte	0
 2216 0107 00       		.byte	0
 2217 0108 17       		.uleb128 0x17
 2218 0109 15       		.uleb128 0x15
 2219 010a 00       		.byte	0
 2220 010b 27       		.uleb128 0x27
 2221 010c 19       		.uleb128 0x19
 2222 010d 00       		.byte	0
 2223 010e 00       		.byte	0
 2224 010f 18       		.uleb128 0x18
 2225 0110 04       		.uleb128 0x4
 2226 0111 01       		.byte	0x1
 2227 0112 0B       		.uleb128 0xb
 2228 0113 0B       		.uleb128 0xb
 2229 0114 49       		.uleb128 0x49
 2230 0115 13       		.uleb128 0x13
 2231 0116 3A       		.uleb128 0x3a
 2232 0117 0B       		.uleb128 0xb
 2233 0118 3B       		.uleb128 0x3b
 2234 0119 05       		.uleb128 0x5
 2235 011a 01       		.uleb128 0x1
 2236 011b 13       		.uleb128 0x13
 2237 011c 00       		.byte	0
 2238 011d 00       		.byte	0
 2239 011e 19       		.uleb128 0x19
 2240 011f 28       		.uleb128 0x28
 2241 0120 00       		.byte	0
 2242 0121 03       		.uleb128 0x3
 2243 0122 0E       		.uleb128 0xe
 2244 0123 1C       		.uleb128 0x1c
 2245 0124 06       		.uleb128 0x6
 2246 0125 00       		.byte	0
 2247 0126 00       		.byte	0
 2248 0127 1A       		.uleb128 0x1a
 2249 0128 2E       		.uleb128 0x2e
 2250 0129 01       		.byte	0x1
 2251 012a 03       		.uleb128 0x3
 2252 012b 0E       		.uleb128 0xe
 2253 012c 3A       		.uleb128 0x3a
 2254 012d 0B       		.uleb128 0xb
 2255 012e 3B       		.uleb128 0x3b
 2256 012f 05       		.uleb128 0x5
 2257 0130 27       		.uleb128 0x27
 2258 0131 19       		.uleb128 0x19
 2259 0132 20       		.uleb128 0x20
 2260 0133 0B       		.uleb128 0xb
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 79


 2261 0134 01       		.uleb128 0x1
 2262 0135 13       		.uleb128 0x13
 2263 0136 00       		.byte	0
 2264 0137 00       		.byte	0
 2265 0138 1B       		.uleb128 0x1b
 2266 0139 05       		.uleb128 0x5
 2267 013a 00       		.byte	0
 2268 013b 03       		.uleb128 0x3
 2269 013c 0E       		.uleb128 0xe
 2270 013d 3A       		.uleb128 0x3a
 2271 013e 0B       		.uleb128 0xb
 2272 013f 3B       		.uleb128 0x3b
 2273 0140 05       		.uleb128 0x5
 2274 0141 49       		.uleb128 0x49
 2275 0142 13       		.uleb128 0x13
 2276 0143 00       		.byte	0
 2277 0144 00       		.byte	0
 2278 0145 1C       		.uleb128 0x1c
 2279 0146 2E       		.uleb128 0x2e
 2280 0147 01       		.byte	0x1
 2281 0148 3F       		.uleb128 0x3f
 2282 0149 19       		.uleb128 0x19
 2283 014a 03       		.uleb128 0x3
 2284 014b 0E       		.uleb128 0xe
 2285 014c 3A       		.uleb128 0x3a
 2286 014d 0B       		.uleb128 0xb
 2287 014e 3B       		.uleb128 0x3b
 2288 014f 05       		.uleb128 0x5
 2289 0150 27       		.uleb128 0x27
 2290 0151 19       		.uleb128 0x19
 2291 0152 49       		.uleb128 0x49
 2292 0153 13       		.uleb128 0x13
 2293 0154 20       		.uleb128 0x20
 2294 0155 0B       		.uleb128 0xb
 2295 0156 01       		.uleb128 0x1
 2296 0157 13       		.uleb128 0x13
 2297 0158 00       		.byte	0
 2298 0159 00       		.byte	0
 2299 015a 1D       		.uleb128 0x1d
 2300 015b 34       		.uleb128 0x34
 2301 015c 00       		.byte	0
 2302 015d 03       		.uleb128 0x3
 2303 015e 0E       		.uleb128 0xe
 2304 015f 3A       		.uleb128 0x3a
 2305 0160 0B       		.uleb128 0xb
 2306 0161 3B       		.uleb128 0x3b
 2307 0162 05       		.uleb128 0x5
 2308 0163 49       		.uleb128 0x49
 2309 0164 13       		.uleb128 0x13
 2310 0165 00       		.byte	0
 2311 0166 00       		.byte	0
 2312 0167 1E       		.uleb128 0x1e
 2313 0168 2E       		.uleb128 0x2e
 2314 0169 01       		.byte	0x1
 2315 016a 3F       		.uleb128 0x3f
 2316 016b 19       		.uleb128 0x19
 2317 016c 03       		.uleb128 0x3
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 80


 2318 016d 0E       		.uleb128 0xe
 2319 016e 3A       		.uleb128 0x3a
 2320 016f 0B       		.uleb128 0xb
 2321 0170 3B       		.uleb128 0x3b
 2322 0171 0B       		.uleb128 0xb
 2323 0172 27       		.uleb128 0x27
 2324 0173 19       		.uleb128 0x19
 2325 0174 49       		.uleb128 0x49
 2326 0175 13       		.uleb128 0x13
 2327 0176 11       		.uleb128 0x11
 2328 0177 01       		.uleb128 0x1
 2329 0178 12       		.uleb128 0x12
 2330 0179 06       		.uleb128 0x6
 2331 017a 40       		.uleb128 0x40
 2332 017b 18       		.uleb128 0x18
 2333 017c 9742     		.uleb128 0x2117
 2334 017e 19       		.uleb128 0x19
 2335 017f 01       		.uleb128 0x1
 2336 0180 13       		.uleb128 0x13
 2337 0181 00       		.byte	0
 2338 0182 00       		.byte	0
 2339 0183 1F       		.uleb128 0x1f
 2340 0184 05       		.uleb128 0x5
 2341 0185 00       		.byte	0
 2342 0186 03       		.uleb128 0x3
 2343 0187 0E       		.uleb128 0xe
 2344 0188 3A       		.uleb128 0x3a
 2345 0189 0B       		.uleb128 0xb
 2346 018a 3B       		.uleb128 0x3b
 2347 018b 0B       		.uleb128 0xb
 2348 018c 49       		.uleb128 0x49
 2349 018d 13       		.uleb128 0x13
 2350 018e 02       		.uleb128 0x2
 2351 018f 17       		.uleb128 0x17
 2352 0190 00       		.byte	0
 2353 0191 00       		.byte	0
 2354 0192 20       		.uleb128 0x20
 2355 0193 05       		.uleb128 0x5
 2356 0194 00       		.byte	0
 2357 0195 03       		.uleb128 0x3
 2358 0196 0E       		.uleb128 0xe
 2359 0197 3A       		.uleb128 0x3a
 2360 0198 0B       		.uleb128 0xb
 2361 0199 3B       		.uleb128 0x3b
 2362 019a 0B       		.uleb128 0xb
 2363 019b 49       		.uleb128 0x49
 2364 019c 13       		.uleb128 0x13
 2365 019d 02       		.uleb128 0x2
 2366 019e 18       		.uleb128 0x18
 2367 019f 00       		.byte	0
 2368 01a0 00       		.byte	0
 2369 01a1 21       		.uleb128 0x21
 2370 01a2 34       		.uleb128 0x34
 2371 01a3 00       		.byte	0
 2372 01a4 03       		.uleb128 0x3
 2373 01a5 0E       		.uleb128 0xe
 2374 01a6 3A       		.uleb128 0x3a
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 81


 2375 01a7 0B       		.uleb128 0xb
 2376 01a8 3B       		.uleb128 0x3b
 2377 01a9 0B       		.uleb128 0xb
 2378 01aa 49       		.uleb128 0x49
 2379 01ab 13       		.uleb128 0x13
 2380 01ac 02       		.uleb128 0x2
 2381 01ad 17       		.uleb128 0x17
 2382 01ae 00       		.byte	0
 2383 01af 00       		.byte	0
 2384 01b0 22       		.uleb128 0x22
 2385 01b1 1D       		.uleb128 0x1d
 2386 01b2 01       		.byte	0x1
 2387 01b3 31       		.uleb128 0x31
 2388 01b4 13       		.uleb128 0x13
 2389 01b5 52       		.uleb128 0x52
 2390 01b6 01       		.uleb128 0x1
 2391 01b7 55       		.uleb128 0x55
 2392 01b8 17       		.uleb128 0x17
 2393 01b9 58       		.uleb128 0x58
 2394 01ba 0B       		.uleb128 0xb
 2395 01bb 59       		.uleb128 0x59
 2396 01bc 0B       		.uleb128 0xb
 2397 01bd 01       		.uleb128 0x1
 2398 01be 13       		.uleb128 0x13
 2399 01bf 00       		.byte	0
 2400 01c0 00       		.byte	0
 2401 01c1 23       		.uleb128 0x23
 2402 01c2 05       		.uleb128 0x5
 2403 01c3 00       		.byte	0
 2404 01c4 31       		.uleb128 0x31
 2405 01c5 13       		.uleb128 0x13
 2406 01c6 02       		.uleb128 0x2
 2407 01c7 17       		.uleb128 0x17
 2408 01c8 00       		.byte	0
 2409 01c9 00       		.byte	0
 2410 01ca 24       		.uleb128 0x24
 2411 01cb 1D       		.uleb128 0x1d
 2412 01cc 01       		.byte	0x1
 2413 01cd 31       		.uleb128 0x31
 2414 01ce 13       		.uleb128 0x13
 2415 01cf 52       		.uleb128 0x52
 2416 01d0 01       		.uleb128 0x1
 2417 01d1 55       		.uleb128 0x55
 2418 01d2 17       		.uleb128 0x17
 2419 01d3 58       		.uleb128 0x58
 2420 01d4 0B       		.uleb128 0xb
 2421 01d5 59       		.uleb128 0x59
 2422 01d6 0B       		.uleb128 0xb
 2423 01d7 00       		.byte	0
 2424 01d8 00       		.byte	0
 2425 01d9 25       		.uleb128 0x25
 2426 01da 0B       		.uleb128 0xb
 2427 01db 01       		.byte	0x1
 2428 01dc 55       		.uleb128 0x55
 2429 01dd 17       		.uleb128 0x17
 2430 01de 00       		.byte	0
 2431 01df 00       		.byte	0
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 82


 2432 01e0 26       		.uleb128 0x26
 2433 01e1 34       		.uleb128 0x34
 2434 01e2 00       		.byte	0
 2435 01e3 31       		.uleb128 0x31
 2436 01e4 13       		.uleb128 0x13
 2437 01e5 00       		.byte	0
 2438 01e6 00       		.byte	0
 2439 01e7 27       		.uleb128 0x27
 2440 01e8 2E       		.uleb128 0x2e
 2441 01e9 01       		.byte	0x1
 2442 01ea 31       		.uleb128 0x31
 2443 01eb 13       		.uleb128 0x13
 2444 01ec 11       		.uleb128 0x11
 2445 01ed 01       		.uleb128 0x1
 2446 01ee 12       		.uleb128 0x12
 2447 01ef 06       		.uleb128 0x6
 2448 01f0 40       		.uleb128 0x40
 2449 01f1 18       		.uleb128 0x18
 2450 01f2 9742     		.uleb128 0x2117
 2451 01f4 19       		.uleb128 0x19
 2452 01f5 01       		.uleb128 0x1
 2453 01f6 13       		.uleb128 0x13
 2454 01f7 00       		.byte	0
 2455 01f8 00       		.byte	0
 2456 01f9 28       		.uleb128 0x28
 2457 01fa 05       		.uleb128 0x5
 2458 01fb 00       		.byte	0
 2459 01fc 31       		.uleb128 0x31
 2460 01fd 13       		.uleb128 0x13
 2461 01fe 02       		.uleb128 0x2
 2462 01ff 18       		.uleb128 0x18
 2463 0200 00       		.byte	0
 2464 0201 00       		.byte	0
 2465 0202 29       		.uleb128 0x29
 2466 0203 34       		.uleb128 0x34
 2467 0204 00       		.byte	0
 2468 0205 31       		.uleb128 0x31
 2469 0206 13       		.uleb128 0x13
 2470 0207 02       		.uleb128 0x2
 2471 0208 17       		.uleb128 0x17
 2472 0209 00       		.byte	0
 2473 020a 00       		.byte	0
 2474 020b 2A       		.uleb128 0x2a
 2475 020c 2E       		.uleb128 0x2e
 2476 020d 01       		.byte	0x1
 2477 020e 3F       		.uleb128 0x3f
 2478 020f 19       		.uleb128 0x19
 2479 0210 03       		.uleb128 0x3
 2480 0211 0E       		.uleb128 0xe
 2481 0212 3A       		.uleb128 0x3a
 2482 0213 0B       		.uleb128 0xb
 2483 0214 3B       		.uleb128 0x3b
 2484 0215 05       		.uleb128 0x5
 2485 0216 27       		.uleb128 0x27
 2486 0217 19       		.uleb128 0x19
 2487 0218 49       		.uleb128 0x49
 2488 0219 13       		.uleb128 0x13
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 83


 2489 021a 11       		.uleb128 0x11
 2490 021b 01       		.uleb128 0x1
 2491 021c 12       		.uleb128 0x12
 2492 021d 06       		.uleb128 0x6
 2493 021e 40       		.uleb128 0x40
 2494 021f 18       		.uleb128 0x18
 2495 0220 9742     		.uleb128 0x2117
 2496 0222 19       		.uleb128 0x19
 2497 0223 01       		.uleb128 0x1
 2498 0224 13       		.uleb128 0x13
 2499 0225 00       		.byte	0
 2500 0226 00       		.byte	0
 2501 0227 2B       		.uleb128 0x2b
 2502 0228 05       		.uleb128 0x5
 2503 0229 00       		.byte	0
 2504 022a 03       		.uleb128 0x3
 2505 022b 0E       		.uleb128 0xe
 2506 022c 3A       		.uleb128 0x3a
 2507 022d 0B       		.uleb128 0xb
 2508 022e 3B       		.uleb128 0x3b
 2509 022f 05       		.uleb128 0x5
 2510 0230 49       		.uleb128 0x49
 2511 0231 13       		.uleb128 0x13
 2512 0232 02       		.uleb128 0x2
 2513 0233 17       		.uleb128 0x17
 2514 0234 00       		.byte	0
 2515 0235 00       		.byte	0
 2516 0236 2C       		.uleb128 0x2c
 2517 0237 34       		.uleb128 0x34
 2518 0238 00       		.byte	0
 2519 0239 03       		.uleb128 0x3
 2520 023a 0E       		.uleb128 0xe
 2521 023b 3A       		.uleb128 0x3a
 2522 023c 0B       		.uleb128 0xb
 2523 023d 3B       		.uleb128 0x3b
 2524 023e 05       		.uleb128 0x5
 2525 023f 49       		.uleb128 0x49
 2526 0240 13       		.uleb128 0x13
 2527 0241 02       		.uleb128 0x2
 2528 0242 18       		.uleb128 0x18
 2529 0243 00       		.byte	0
 2530 0244 00       		.byte	0
 2531 0245 2D       		.uleb128 0x2d
 2532 0246 34       		.uleb128 0x34
 2533 0247 00       		.byte	0
 2534 0248 03       		.uleb128 0x3
 2535 0249 0E       		.uleb128 0xe
 2536 024a 3A       		.uleb128 0x3a
 2537 024b 0B       		.uleb128 0xb
 2538 024c 3B       		.uleb128 0x3b
 2539 024d 0B       		.uleb128 0xb
 2540 024e 49       		.uleb128 0x49
 2541 024f 13       		.uleb128 0x13
 2542 0250 3F       		.uleb128 0x3f
 2543 0251 19       		.uleb128 0x19
 2544 0252 3C       		.uleb128 0x3c
 2545 0253 19       		.uleb128 0x19
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 84


 2546 0254 00       		.byte	0
 2547 0255 00       		.byte	0
 2548 0256 2E       		.uleb128 0x2e
 2549 0257 34       		.uleb128 0x34
 2550 0258 00       		.byte	0
 2551 0259 03       		.uleb128 0x3
 2552 025a 0E       		.uleb128 0xe
 2553 025b 3A       		.uleb128 0x3a
 2554 025c 0B       		.uleb128 0xb
 2555 025d 3B       		.uleb128 0x3b
 2556 025e 05       		.uleb128 0x5
 2557 025f 49       		.uleb128 0x49
 2558 0260 13       		.uleb128 0x13
 2559 0261 3F       		.uleb128 0x3f
 2560 0262 19       		.uleb128 0x19
 2561 0263 3C       		.uleb128 0x3c
 2562 0264 19       		.uleb128 0x19
 2563 0265 00       		.byte	0
 2564 0266 00       		.byte	0
 2565 0267 2F       		.uleb128 0x2f
 2566 0268 21       		.uleb128 0x21
 2567 0269 00       		.byte	0
 2568 026a 00       		.byte	0
 2569 026b 00       		.byte	0
 2570 026c 00       		.byte	0
 2571              		.section	.debug_loc,"",%progbits
 2572              	.Ldebug_loc0:
 2573              	.LLST0:
 2574 0000 00000000 		.4byte	.LVL0
 2575 0004 2A000000 		.4byte	.LVL6
 2576 0008 0100     		.2byte	0x1
 2577 000a 50       		.byte	0x50
 2578 000b 2A000000 		.4byte	.LVL6
 2579 000f 30000000 		.4byte	.LVL7
 2580 0013 0400     		.2byte	0x4
 2581 0015 F3       		.byte	0xf3
 2582 0016 01       		.uleb128 0x1
 2583 0017 50       		.byte	0x50
 2584 0018 9F       		.byte	0x9f
 2585 0019 30000000 		.4byte	.LVL7
 2586 001d 3E000000 		.4byte	.LVL11
 2587 0021 0100     		.2byte	0x1
 2588 0023 50       		.byte	0x50
 2589 0024 3E000000 		.4byte	.LVL11
 2590 0028 44000000 		.4byte	.LVL13
 2591 002c 0400     		.2byte	0x4
 2592 002e F3       		.byte	0xf3
 2593 002f 01       		.uleb128 0x1
 2594 0030 50       		.byte	0x50
 2595 0031 9F       		.byte	0x9f
 2596 0032 44000000 		.4byte	.LVL13
 2597 0036 46000000 		.4byte	.LVL14
 2598 003a 0100     		.2byte	0x1
 2599 003c 50       		.byte	0x50
 2600 003d 46000000 		.4byte	.LVL14
 2601 0041 48000000 		.4byte	.LVL15
 2602 0045 0400     		.2byte	0x4
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 85


 2603 0047 F3       		.byte	0xf3
 2604 0048 01       		.uleb128 0x1
 2605 0049 50       		.byte	0x50
 2606 004a 9F       		.byte	0x9f
 2607 004b 48000000 		.4byte	.LVL15
 2608 004f 68000000 		.4byte	.LFE135
 2609 0053 0100     		.2byte	0x1
 2610 0055 50       		.byte	0x50
 2611 0056 00000000 		.4byte	0
 2612 005a 00000000 		.4byte	0
 2613              	.LLST1:
 2614 005e 00000000 		.4byte	.LVL0
 2615 0062 2A000000 		.4byte	.LVL6
 2616 0066 0200     		.2byte	0x2
 2617 0068 30       		.byte	0x30
 2618 0069 9F       		.byte	0x9f
 2619 006a 2A000000 		.4byte	.LVL6
 2620 006e 30000000 		.4byte	.LVL7
 2621 0072 0100     		.2byte	0x1
 2622 0074 50       		.byte	0x50
 2623 0075 30000000 		.4byte	.LVL7
 2624 0079 46000000 		.4byte	.LVL14
 2625 007d 0200     		.2byte	0x2
 2626 007f 30       		.byte	0x30
 2627 0080 9F       		.byte	0x9f
 2628 0081 46000000 		.4byte	.LVL14
 2629 0085 48000000 		.4byte	.LVL15
 2630 0089 0100     		.2byte	0x1
 2631 008b 50       		.byte	0x50
 2632 008c 48000000 		.4byte	.LVL15
 2633 0090 68000000 		.4byte	.LFE135
 2634 0094 0200     		.2byte	0x2
 2635 0096 30       		.byte	0x30
 2636 0097 9F       		.byte	0x9f
 2637 0098 00000000 		.4byte	0
 2638 009c 00000000 		.4byte	0
 2639              	.LLST2:
 2640 00a0 08000000 		.4byte	.LVL1
 2641 00a4 18000000 		.4byte	.LVL4
 2642 00a8 0100     		.2byte	0x1
 2643 00aa 52       		.byte	0x52
 2644 00ab 18000000 		.4byte	.LVL4
 2645 00af 1E000000 		.4byte	.LVL5
 2646 00b3 0200     		.2byte	0x2
 2647 00b5 70       		.byte	0x70
 2648 00b6 04       		.sleb128 4
 2649 00b7 48000000 		.4byte	.LVL15
 2650 00bb 50000000 		.4byte	.LVL17
 2651 00bf 0100     		.2byte	0x1
 2652 00c1 52       		.byte	0x52
 2653 00c2 50000000 		.4byte	.LVL17
 2654 00c6 56000000 		.4byte	.LVL18
 2655 00ca 0200     		.2byte	0x2
 2656 00cc 70       		.byte	0x70
 2657 00cd 04       		.sleb128 4
 2658 00ce 00000000 		.4byte	0
 2659 00d2 00000000 		.4byte	0
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 86


 2660              	.LLST3:
 2661 00d6 08000000 		.4byte	.LVL1
 2662 00da 12000000 		.4byte	.LVL2
 2663 00de 0100     		.2byte	0x1
 2664 00e0 53       		.byte	0x53
 2665 00e1 12000000 		.4byte	.LVL2
 2666 00e5 16000000 		.4byte	.LVL3
 2667 00e9 0700     		.2byte	0x7
 2668 00eb 73       		.byte	0x73
 2669 00ec 80808080 		.sleb128 536870912
 2669      02
 2670 00f1 9F       		.byte	0x9f
 2671 00f2 16000000 		.4byte	.LVL3
 2672 00f6 1E000000 		.4byte	.LVL5
 2673 00fa 0700     		.2byte	0x7
 2674 00fc 73       		.byte	0x73
 2675 00fd 80BEFCFF 		.sleb128 536813312
 2675      01
 2676 0102 9F       		.byte	0x9f
 2677 0103 48000000 		.4byte	.LVL15
 2678 0107 4E000000 		.4byte	.LVL16
 2679 010b 0100     		.2byte	0x1
 2680 010d 53       		.byte	0x53
 2681 010e 4E000000 		.4byte	.LVL16
 2682 0112 56000000 		.4byte	.LVL18
 2683 0116 0200     		.2byte	0x2
 2684 0118 70       		.byte	0x70
 2685 0119 00       		.sleb128 0
 2686 011a 00000000 		.4byte	0
 2687 011e 00000000 		.4byte	0
 2688              	.LLST4:
 2689 0122 30000000 		.4byte	.LVL7
 2690 0126 44000000 		.4byte	.LVL13
 2691 012a 0100     		.2byte	0x1
 2692 012c 51       		.byte	0x51
 2693 012d 00000000 		.4byte	0
 2694 0131 00000000 		.4byte	0
 2695              	.LLST5:
 2696 0135 30000000 		.4byte	.LVL7
 2697 0139 3E000000 		.4byte	.LVL11
 2698 013d 0200     		.2byte	0x2
 2699 013f 70       		.byte	0x70
 2700 0140 00       		.sleb128 0
 2701 0141 3E000000 		.4byte	.LVL11
 2702 0145 44000000 		.4byte	.LVL13
 2703 0149 0300     		.2byte	0x3
 2704 014b 73       		.byte	0x73
 2705 014c 70       		.sleb128 -16
 2706 014d 9F       		.byte	0x9f
 2707 014e 00000000 		.4byte	0
 2708 0152 00000000 		.4byte	0
 2709              	.LLST6:
 2710 0156 00000000 		.4byte	.LVL19
 2711 015a 0E000000 		.4byte	.LVL20
 2712 015e 0100     		.2byte	0x1
 2713 0160 50       		.byte	0x50
 2714 0161 0E000000 		.4byte	.LVL20
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 87


 2715 0165 14000000 		.4byte	.LVL22
 2716 0169 0400     		.2byte	0x4
 2717 016b F3       		.byte	0xf3
 2718 016c 01       		.uleb128 0x1
 2719 016d 50       		.byte	0x50
 2720 016e 9F       		.byte	0x9f
 2721 016f 14000000 		.4byte	.LVL22
 2722 0173 1C000000 		.4byte	.LVL23
 2723 0177 0100     		.2byte	0x1
 2724 0179 50       		.byte	0x50
 2725 017a 1C000000 		.4byte	.LVL23
 2726 017e 30000000 		.4byte	.LFE136
 2727 0182 0400     		.2byte	0x4
 2728 0184 F3       		.byte	0xf3
 2729 0185 01       		.uleb128 0x1
 2730 0186 50       		.byte	0x50
 2731 0187 9F       		.byte	0x9f
 2732 0188 00000000 		.4byte	0
 2733 018c 00000000 		.4byte	0
 2734              	.LLST7:
 2735 0190 12000000 		.4byte	.LVL21
 2736 0194 14000000 		.4byte	.LVL22
 2737 0198 0100     		.2byte	0x1
 2738 019a 50       		.byte	0x50
 2739 019b 1C000000 		.4byte	.LVL23
 2740 019f 30000000 		.4byte	.LFE136
 2741 01a3 0100     		.2byte	0x1
 2742 01a5 50       		.byte	0x50
 2743 01a6 00000000 		.4byte	0
 2744 01aa 00000000 		.4byte	0
 2745              	.LLST8:
 2746 01ae 00000000 		.4byte	.LVL24
 2747 01b2 0E000000 		.4byte	.LVL25
 2748 01b6 0100     		.2byte	0x1
 2749 01b8 50       		.byte	0x50
 2750 01b9 0E000000 		.4byte	.LVL25
 2751 01bd 20000000 		.4byte	.LFE137
 2752 01c1 0400     		.2byte	0x4
 2753 01c3 F3       		.byte	0xf3
 2754 01c4 01       		.uleb128 0x1
 2755 01c5 50       		.byte	0x50
 2756 01c6 9F       		.byte	0x9f
 2757 01c7 00000000 		.4byte	0
 2758 01cb 00000000 		.4byte	0
 2759              		.section	.debug_aranges,"",%progbits
 2760 0000 2C000000 		.4byte	0x2c
 2761 0004 0200     		.2byte	0x2
 2762 0006 00000000 		.4byte	.Ldebug_info0
 2763 000a 04       		.byte	0x4
 2764 000b 00       		.byte	0
 2765 000c 0000     		.2byte	0
 2766 000e 0000     		.2byte	0
 2767 0010 00000000 		.4byte	.LFB135
 2768 0014 68000000 		.4byte	.LFE135-.LFB135
 2769 0018 00000000 		.4byte	.LFB136
 2770 001c 30000000 		.4byte	.LFE136-.LFB136
 2771 0020 00000000 		.4byte	.LFB137
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 88


 2772 0024 20000000 		.4byte	.LFE137-.LFB137
 2773 0028 00000000 		.4byte	0
 2774 002c 00000000 		.4byte	0
 2775              		.section	.debug_ranges,"",%progbits
 2776              	.Ldebug_ranges0:
 2777 0000 08000000 		.4byte	.LBB6
 2778 0004 0A000000 		.4byte	.LBE6
 2779 0008 0C000000 		.4byte	.LBB10
 2780 000c 1E000000 		.4byte	.LBE10
 2781 0010 48000000 		.4byte	.LBB15
 2782 0014 68000000 		.4byte	.LBE15
 2783 0018 00000000 		.4byte	0
 2784 001c 00000000 		.4byte	0
 2785 0020 30000000 		.4byte	.LBB11
 2786 0024 3C000000 		.4byte	.LBE11
 2787 0028 3E000000 		.4byte	.LBB14
 2788 002c 44000000 		.4byte	.LBE14
 2789 0030 00000000 		.4byte	0
 2790 0034 00000000 		.4byte	0
 2791 0038 00000000 		.4byte	.LFB135
 2792 003c 68000000 		.4byte	.LFE135
 2793 0040 00000000 		.4byte	.LFB136
 2794 0044 30000000 		.4byte	.LFE136
 2795 0048 00000000 		.4byte	.LFB137
 2796 004c 20000000 		.4byte	.LFE137
 2797 0050 00000000 		.4byte	0
 2798 0054 00000000 		.4byte	0
 2799              		.section	.debug_line,"",%progbits
 2800              	.Ldebug_line0:
 2801 0000 E6020000 		.section	.debug_str,"MS",%progbits,1
 2801      02006802 
 2801      00000201 
 2801      FB0E0D00 
 2801      01010101 
 2802              	.LASF64:
 2803 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2803      6843746C 
 2803      4D61696E 
 2803      57733146 
 2803      72657100 
 2804              	.LASF170:
 2805 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2805      735F696E 
 2805      74657272 
 2805      75707473 
 2805      5F647730 
 2806              	.LASF304:
 2807 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2807      74635F73 
 2807      7973696E 
 2807      745F7400 
 2808              	.LASF133:
 2809 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2809      5F696E74 
 2809      65727275 
 2809      70745F67 
 2809      70696F5F 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 89


 2810              	.LASF231:
 2811 0059 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2811      6D5F315F 
 2811      696E7465 
 2811      72727570 
 2811      74735F31 
 2812              	.LASF106:
 2813 0074 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2813      6F636B53 
 2813      74617475 
 2813      734F6666 
 2813      73657400 
 2814              	.LASF293:
 2815 0088 43504143 		.ascii	"CPACR\000"
 2815      5200
 2816              	.LASF313:
 2817 008e 63795F64 		.ascii	"cy_device\000"
 2817      65766963 
 2817      6500
 2818              	.LASF250:
 2819 0098 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2819      696E7465 
 2819      72727570 
 2819      74735F31 
 2819      305F4952 
 2820              	.LASF91:
 2821 00af 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2821      73436D30 
 2821      436C6F63 
 2821      6B43746C 
 2821      4F666673 
 2822              	.LASF175:
 2823 00c6 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2823      735F696E 
 2823      74657272 
 2823      75707473 
 2823      5F647730 
 2824              	.LASF296:
 2825 00e2 63686172 		.ascii	"char\000"
 2825      00
 2826              	.LASF320:
 2827 00e7 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2827      49435F53 
 2827      65745072 
 2827      696F7269 
 2827      747900
 2828              	.LASF144:
 2829 00fa 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2829      735F696E 
 2829      74657272 
 2829      75707473 
 2829      5F697063 
 2830              	.LASF162:
 2831 0116 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2831      335F696E 
 2831      74657272 
 2831      7570745F 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 90


 2831      4952516E 
 2832              	.LASF131:
 2833 012b 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2833      5F696E74 
 2833      65727275 
 2833      7074735F 
 2833      6770696F 
 2834              	.LASF192:
 2835 0148 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2835      735F696E 
 2835      74657272 
 2835      75707473 
 2835      5F647731 
 2836              	.LASF198:
 2837 0164 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2837      735F696E 
 2837      74657272 
 2837      75707473 
 2837      5F647731 
 2838              	.LASF23:
 2839 0181 70657269 		.ascii	"periBase\000"
 2839      42617365 
 2839      00
 2840              	.LASF309:
 2841 018a 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2841      7973496E 
 2841      745F496E 
 2841      697400
 2842              	.LASF99:
 2843 0199 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2843      73436D30 
 2843      4E6D6943 
 2843      746C4F66 
 2843      66736574 
 2844              	.LASF69:
 2845 01ae 64774368 		.ascii	"dwChSize\000"
 2845      53697A65 
 2845      00
 2846              	.LASF299:
 2847 01b7 43595F53 		.ascii	"CY_SYSINT_SUCCESS\000"
 2847      5953494E 
 2847      545F5355 
 2847      43434553 
 2847      5300
 2848              	.LASF0:
 2849 01c9 756E7369 		.ascii	"unsigned int\000"
 2849      676E6564 
 2849      20696E74 
 2849      00
 2850              	.LASF154:
 2851 01d6 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2851      735F696E 
 2851      74657272 
 2851      75707473 
 2851      5F697063 
 2852              	.LASF51:
 2853 01f3 736D6966 		.ascii	"smifDeviceNr\000"
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 91


 2853      44657669 
 2853      63654E72 
 2853      00
 2854              	.LASF81:
 2855 0200 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2855      44697643 
 2855      6D645061 
 2855      54797065 
 2855      53656C50 
 2856              	.LASF223:
 2857 0217 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2857      6D5F315F 
 2857      696E7465 
 2857      72727570 
 2857      74735F37 
 2858              	.LASF287:
 2859 0231 44465352 		.ascii	"DFSR\000"
 2859      00
 2860              	.LASF10:
 2861 0236 5F5F696E 		.ascii	"__int32_t\000"
 2861      7433325F 
 2861      7400
 2862              	.LASF141:
 2863 0240 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2863      5F696E74 
 2863      65727275 
 2863      70745F63 
 2863      7462735F 
 2864              	.LASF47:
 2865 0259 73727373 		.ascii	"srssNumClkpath\000"
 2865      4E756D43 
 2865      6C6B7061 
 2865      746800
 2866              	.LASF21:
 2867 0268 63707573 		.ascii	"cpussBase\000"
 2867      73426173 
 2867      6500
 2868              	.LASF45:
 2869 0272 63707573 		.ascii	"cpussFmIrq\000"
 2869      73466D49 
 2869      727100
 2870              	.LASF138:
 2871 027d 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2871      5F696E74 
 2871      65727275 
 2871      70745F6D 
 2871      63776474 
 2872              	.LASF120:
 2873 0299 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2873      5F696E74 
 2873      65727275 
 2873      7074735F 
 2873      6770696F 
 2874              	.LASF46:
 2875 02b5 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2875      734E6F74 
 2875      436F6E6E 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 92


 2875      65637465 
 2875      64497271 
 2876              	.LASF181:
 2877 02ca 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2877      735F696E 
 2877      74657272 
 2877      75707473 
 2877      5F647730 
 2878              	.LASF7:
 2879 02e7 73686F72 		.ascii	"short int\000"
 2879      7420696E 
 2879      7400
 2880              	.LASF239:
 2881 02f1 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2881      6D5F315F 
 2881      696E7465 
 2881      72727570 
 2881      74735F32 
 2882              	.LASF237:
 2883 030c 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2883      6D5F315F 
 2883      696E7465 
 2883      72727570 
 2883      74735F32 
 2884              	.LASF77:
 2885 0327 70657269 		.ascii	"periTrGrSize\000"
 2885      54724772 
 2885      53697A65 
 2885      00
 2886              	.LASF215:
 2887 0334 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2887      6D5F305F 
 2887      696E7465 
 2887      72727570 
 2887      74735F37 
 2888              	.LASF318:
 2889 034e 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 2889      72617465 
 2889      645F536F 
 2889      75726365 
 2889      5C50536F 
 2890 037c 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 2890      6E745C63 
 2890      795F7379 
 2890      73696E74 
 2890      2E6300
 2891              	.LASF80:
 2892 038f 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2892      44697643 
 2892      6D645061 
 2892      44697653 
 2892      656C506F 
 2893              	.LASF57:
 2894 03a5 63727970 		.ascii	"cryptoMemSize\000"
 2894      746F4D65 
 2894      6D53697A 
 2894      6500
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 93


 2895              	.LASF103:
 2896 03b3 63707573 		.ascii	"cpussRam1Ctl0\000"
 2896      7352616D 
 2896      3143746C 
 2896      3000
 2897              	.LASF184:
 2898 03c1 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2898      735F696E 
 2898      74657272 
 2898      75707473 
 2898      5F647731 
 2899              	.LASF254:
 2900 03dd 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2900      696E7465 
 2900      72727570 
 2900      74735F31 
 2900      345F4952 
 2901              	.LASF312:
 2902 03f4 63757272 		.ascii	"currIsr\000"
 2902      49737200 
 2903              	.LASF210:
 2904 03fc 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2904      6D5F305F 
 2904      696E7465 
 2904      72727570 
 2904      74735F32 
 2905              	.LASF116:
 2906 0416 50656E64 		.ascii	"PendSV_IRQn\000"
 2906      53565F49 
 2906      52516E00 
 2907              	.LASF301:
 2908 0422 63795F65 		.ascii	"cy_en_sysint_status_t\000"
 2908      6E5F7379 
 2908      73696E74 
 2908      5F737461 
 2908      7475735F 
 2909              	.LASF16:
 2910 0438 696E7431 		.ascii	"int16_t\000"
 2910      365F7400 
 2911              	.LASF79:
 2912 0440 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2912      44697643 
 2912      6D645479 
 2912      70655365 
 2912      6C506F73 
 2913              	.LASF96:
 2914 0455 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2914      73547269 
 2914      6D52616D 
 2914      43746C4F 
 2914      66667365 
 2915              	.LASF247:
 2916 046b 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2916      696E7465 
 2916      72727570 
 2916      74735F37 
 2916      5F495251 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 94


 2917              	.LASF136:
 2918 0481 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2918      385F696E 
 2918      74657272 
 2918      7570745F 
 2918      4952516E 
 2919              	.LASF111:
 2920 0496 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2920      72794D61 
 2920      6E616765 
 2920      6D656E74 
 2920      5F495251 
 2921              	.LASF233:
 2922 04ac 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2922      6D5F315F 
 2922      696E7465 
 2922      72727570 
 2922      74735F31 
 2923              	.LASF242:
 2924 04c7 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2924      696E7465 
 2924      72727570 
 2924      74735F32 
 2924      5F495251 
 2925              	.LASF19:
 2926 04dd 75696E74 		.ascii	"uint32_t\000"
 2926      33325F74 
 2926      00
 2927              	.LASF228:
 2928 04e6 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2928      6D5F315F 
 2928      696E7465 
 2928      72727570 
 2928      74735F31 
 2929              	.LASF125:
 2930 0501 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2930      5F696E74 
 2930      65727275 
 2930      7074735F 
 2930      6770696F 
 2931              	.LASF291:
 2932 051d 4D4D4652 		.ascii	"MMFR\000"
 2932      00
 2933              	.LASF255:
 2934 0522 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2934      696E7465 
 2934      72727570 
 2934      74735F31 
 2934      355F4952 
 2935              	.LASF89:
 2936 0539 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2936      50727443 
 2936      66674F75 
 2936      744F6666 
 2936      73657400 
 2937              	.LASF267:
 2938 054d 49534552 		.ascii	"ISER\000"
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 95


 2938      00
 2939              	.LASF205:
 2940 0552 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2940      735F696E 
 2940      74657272 
 2940      75707473 
 2940      5F636D30 
 2941              	.LASF297:
 2942 0572 666C6F61 		.ascii	"float\000"
 2942      7400
 2943              	.LASF32:
 2944 0578 63727970 		.ascii	"cryptoVersion\000"
 2944      746F5665 
 2944      7273696F 
 2944      6E00
 2945              	.LASF61:
 2946 0586 666C6173 		.ascii	"flashProgramDelay\000"
 2946      6850726F 
 2946      6772616D 
 2946      44656C61 
 2946      7900
 2947              	.LASF163:
 2948 0598 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2948      345F696E 
 2948      74657272 
 2948      7570745F 
 2948      4952516E 
 2949              	.LASF270:
 2950 05ad 52534552 		.ascii	"RSERVED1\000"
 2950      56454431 
 2950      00
 2951              	.LASF22:
 2952 05b6 666C6173 		.ascii	"flashcBase\000"
 2952      68634261 
 2952      736500
 2953              	.LASF189:
 2954 05c1 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2954      735F696E 
 2954      74657272 
 2954      75707473 
 2954      5F647731 
 2955              	.LASF88:
 2956 05dd 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2956      50727443 
 2956      6667496E 
 2956      4F666673 
 2956      657400
 2957              	.LASF195:
 2958 05f0 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2958      735F696E 
 2958      74657272 
 2958      75707473 
 2958      5F647731 
 2959              	.LASF262:
 2960 060d 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2960      696E7465 
 2960      72727570 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 96


 2960      745F6D65 
 2960      645F4952 
 2961              	.LASF60:
 2962 0624 666C6173 		.ascii	"flashWriteDelay\000"
 2962      68577269 
 2962      74654465 
 2962      6C617900 
 2963              	.LASF14:
 2964 0634 6C6F6E67 		.ascii	"long long unsigned int\000"
 2964      206C6F6E 
 2964      6720756E 
 2964      7369676E 
 2964      65642069 
 2965              	.LASF85:
 2966 064b 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2966      44697632 
 2966      345F3543 
 2966      746C4F66 
 2966      66736574 
 2967              	.LASF90:
 2968 0660 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2968      50727443 
 2968      66675369 
 2968      6F4F6666 
 2968      73657400 
 2969              	.LASF156:
 2970 0674 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2970      735F696E 
 2970      74657272 
 2970      75707473 
 2970      5F697063 
 2971              	.LASF44:
 2972 0691 63707573 		.ascii	"cpussIpc0Irq\000"
 2972      73497063 
 2972      30497271 
 2972      00
 2973              	.LASF139:
 2974 069e 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2974      5F696E74 
 2974      65727275 
 2974      70745F62 
 2974      61636B75 
 2975              	.LASF317:
 2976 06b9 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2976      43313120 
 2976      352E342E 
 2976      31203230 
 2976      31363036 
 2977 06ec 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2977      20726576 
 2977      6973696F 
 2977      6E203233 
 2977      37373135 
 2978 071f 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -O3 -ffunction-s"
 2978      70202D6D 
 2978      6670753D 
 2978      66707634 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 97


 2978      2D73702D 
 2979 0752 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2979      6F6E7320 
 2979      2D666661 
 2979      742D6C74 
 2979      6F2D6F62 
 2980              	.LASF225:
 2981 076c 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2981      6D5F315F 
 2981      696E7465 
 2981      72727570 
 2981      74735F39 
 2982              	.LASF8:
 2983 0786 5F5F7569 		.ascii	"__uint16_t\000"
 2983      6E743136 
 2983      5F7400
 2984              	.LASF114:
 2985 0791 53564361 		.ascii	"SVCall_IRQn\000"
 2985      6C6C5F49 
 2985      52516E00 
 2986              	.LASF159:
 2987 079d 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2987      305F696E 
 2987      74657272 
 2987      7570745F 
 2987      4952516E 
 2988              	.LASF220:
 2989 07b2 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2989      6D5F315F 
 2989      696E7465 
 2989      72727570 
 2989      74735F34 
 2990              	.LASF167:
 2991 07cc 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2991      696E7465 
 2991      72727570 
 2991      745F4952 
 2991      516E00
 2992              	.LASF259:
 2993 07df 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2993      696C655F 
 2993      696E7465 
 2993      72727570 
 2993      745F4952 
 2994              	.LASF322:
 2995 07f6 70726576 		.ascii	"prevIsr\000"
 2995      49737200 
 2996              	.LASF129:
 2997 07fe 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2997      5F696E74 
 2997      65727275 
 2997      7074735F 
 2997      6770696F 
 2998              	.LASF151:
 2999 081b 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2999      735F696E 
 2999      74657272 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 98


 2999      75707473 
 2999      5F697063 
 3000              	.LASF200:
 3001 0837 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3001      735F696E 
 3001      74657272 
 3001      75707473 
 3001      5F666175 
 3002              	.LASF66:
 3003 0855 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3003      6843746C 
 3003      4D61696E 
 3003      57733346 
 3003      72657100 
 3004              	.LASF266:
 3005 0869 4952516E 		.ascii	"IRQn_Type\000"
 3005      5F547970 
 3005      6500
 3006              	.LASF48:
 3007 0873 73727373 		.ascii	"srssNumPll\000"
 3007      4E756D50 
 3007      6C6C00
 3008              	.LASF251:
 3009 087e 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3009      696E7465 
 3009      72727570 
 3009      74735F31 
 3009      315F4952 
 3010              	.LASF145:
 3011 0895 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3011      735F696E 
 3011      74657272 
 3011      75707473 
 3011      5F697063 
 3012              	.LASF245:
 3013 08b1 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3013      696E7465 
 3013      72727570 
 3013      74735F35 
 3013      5F495251 
 3014              	.LASF212:
 3015 08c7 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3015      6D5F305F 
 3015      696E7465 
 3015      72727570 
 3015      74735F34 
 3016              	.LASF284:
 3017 08e1 53484353 		.ascii	"SHCSR\000"
 3017      5200
 3018              	.LASF59:
 3019 08e7 666C6173 		.ascii	"flashPipeRequired\000"
 3019      68506970 
 3019      65526571 
 3019      75697265 
 3019      6400
 3020              	.LASF74:
 3021 08f9 70657269 		.ascii	"periTrCmdOffset\000"
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 99


 3021      5472436D 
 3021      644F6666 
 3021      73657400 
 3022              	.LASF280:
 3023 0909 43505549 		.ascii	"CPUID\000"
 3023      4400
 3024              	.LASF49:
 3025 090f 73727373 		.ascii	"srssNumHfroot\000"
 3025      4E756D48 
 3025      66726F6F 
 3025      7400
 3026              	.LASF63:
 3027 091d 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3027      6843746C 
 3027      4D61696E 
 3027      57733046 
 3027      72657100 
 3028              	.LASF257:
 3029 0931 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3029      6F73735F 
 3029      696E7465 
 3029      72727570 
 3029      745F6932 
 3030              	.LASF27:
 3031 094c 6770696F 		.ascii	"gpioBase\000"
 3031      42617365 
 3031      00
 3032              	.LASF264:
 3033 0955 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3033      5F696E74 
 3033      65727275 
 3033      70745F64 
 3033      6163735F 
 3034              	.LASF217:
 3035 096e 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3035      6D5F315F 
 3035      696E7465 
 3035      72727570 
 3035      74735F31 
 3036              	.LASF244:
 3037 0988 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3037      696E7465 
 3037      72727570 
 3037      74735F34 
 3037      5F495251 
 3038              	.LASF258:
 3039 099e 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3039      6F73735F 
 3039      696E7465 
 3039      72727570 
 3039      745F7064 
 3040              	.LASF178:
 3041 09b9 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3041      735F696E 
 3041      74657272 
 3041      75707473 
 3041      5F647730 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 100


 3042              	.LASF230:
 3043 09d6 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3043      6D5F315F 
 3043      696E7465 
 3043      72727570 
 3043      74735F31 
 3044              	.LASF127:
 3045 09f1 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3045      5F696E74 
 3045      65727275 
 3045      7074735F 
 3045      6770696F 
 3046              	.LASF98:
 3047 0a0d 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3047      73537973 
 3047      5469636B 
 3047      43746C4F 
 3047      66667365 
 3048              	.LASF54:
 3049 0a23 75646250 		.ascii	"udbPresent\000"
 3049      72657365 
 3049      6E7400
 3050              	.LASF72:
 3051 0a2e 64775374 		.ascii	"dwStatusChIdxPos\000"
 3051      61747573 
 3051      43684964 
 3051      78506F73 
 3051      00
 3052              	.LASF174:
 3053 0a3f 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3053      735F696E 
 3053      74657272 
 3053      75707473 
 3053      5F647730 
 3054              	.LASF122:
 3055 0a5b 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3055      5F696E74 
 3055      65727275 
 3055      7074735F 
 3055      6770696F 
 3056              	.LASF128:
 3057 0a77 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3057      5F696E74 
 3057      65727275 
 3057      7074735F 
 3057      6770696F 
 3058              	.LASF286:
 3059 0a94 48465352 		.ascii	"HFSR\000"
 3059      00
 3060              	.LASF183:
 3061 0a99 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3061      735F696E 
 3061      74657272 
 3061      75707473 
 3061      5F647730 
 3062              	.LASF140:
 3063 0ab6 73727373 		.ascii	"srss_interrupt_IRQn\000"
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 101


 3063      5F696E74 
 3063      65727275 
 3063      70745F49 
 3063      52516E00 
 3064              	.LASF43:
 3065 0aca 63707573 		.ascii	"cpussFlashPaSize\000"
 3065      73466C61 
 3065      73685061 
 3065      53697A65 
 3065      00
 3066              	.LASF191:
 3067 0adb 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3067      735F696E 
 3067      74657272 
 3067      75707473 
 3067      5F647731 
 3068              	.LASF197:
 3069 0af7 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3069      735F696E 
 3069      74657272 
 3069      75707473 
 3069      5F647731 
 3070              	.LASF169:
 3071 0b14 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3071      735F696E 
 3071      74657272 
 3071      75707473 
 3071      5F647730 
 3072              	.LASF84:
 3073 0b30 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3073      44697631 
 3073      365F3543 
 3073      746C4F66 
 3073      66736574 
 3074              	.LASF265:
 3075 0b45 756E636F 		.ascii	"unconnected_IRQn\000"
 3075      6E6E6563 
 3075      7465645F 
 3075      4952516E 
 3075      00
 3076              	.LASF186:
 3077 0b56 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3077      735F696E 
 3077      74657272 
 3077      75707473 
 3077      5F647731 
 3078              	.LASF55:
 3079 0b72 73797350 		.ascii	"sysPmSimoPresent\000"
 3079      6D53696D 
 3079      6F507265 
 3079      73656E74 
 3079      00
 3080              	.LASF310:
 3081 0b83 43795F53 		.ascii	"Cy_SysInt_GetVector\000"
 3081      7973496E 
 3081      745F4765 
 3081      74566563 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 102


 3081      746F7200 
 3082              	.LASF263:
 3083 0b97 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3083      696E7465 
 3083      72727570 
 3083      745F6C6F 
 3083      5F495251 
 3084              	.LASF283:
 3085 0bad 41495243 		.ascii	"AIRCR\000"
 3085      5200
 3086              	.LASF153:
 3087 0bb3 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3087      735F696E 
 3087      74657272 
 3087      75707473 
 3087      5F697063 
 3088              	.LASF203:
 3089 0bd0 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3089      735F696E 
 3089      74657272 
 3089      7570745F 
 3089      666D5F49 
 3090              	.LASF222:
 3091 0be8 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3091      6D5F315F 
 3091      696E7465 
 3091      72727570 
 3091      74735F36 
 3092              	.LASF249:
 3093 0c02 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3093      696E7465 
 3093      72727570 
 3093      74735F39 
 3093      5F495251 
 3094              	.LASF73:
 3095 0c18 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3095      61747573 
 3095      43684964 
 3095      784D736B 
 3095      00
 3096              	.LASF253:
 3097 0c29 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3097      696E7465 
 3097      72727570 
 3097      74735F31 
 3097      335F4952 
 3098              	.LASF15:
 3099 0c40 75696E74 		.ascii	"uint8_t\000"
 3099      385F7400 
 3100              	.LASF311:
 3101 0c48 73746174 		.ascii	"status\000"
 3101      757300
 3102              	.LASF235:
 3103 0c4f 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3103      6D5F315F 
 3103      696E7465 
 3103      72727570 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 103


 3103      74735F31 
 3104              	.LASF302:
 3105 0c6a 696E7472 		.ascii	"intrSrc\000"
 3105      53726300 
 3106              	.LASF78:
 3107 0c72 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3107      44697643 
 3107      6D644469 
 3107      7653656C 
 3107      4D736B00 
 3108              	.LASF137:
 3109 0c86 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3109      5F696E74 
 3109      65727275 
 3109      70745F6D 
 3109      63776474 
 3110              	.LASF273:
 3111 0ca2 49435052 		.ascii	"ICPR\000"
 3111      00
 3112              	.LASF86:
 3113 0ca7 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3113      50727449 
 3113      6E747243 
 3113      66674F66 
 3113      66736574 
 3114              	.LASF135:
 3115 0cbc 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3115      6D705F69 
 3115      6E746572 
 3115      72757074 
 3115      5F495251 
 3116              	.LASF102:
 3117 0cd2 63707573 		.ascii	"cpussRam0Ctl0\000"
 3117      7352616D 
 3117      3043746C 
 3117      3000
 3118              	.LASF1:
 3119 0ce0 6C6F6E67 		.ascii	"long long int\000"
 3119      206C6F6E 
 3119      6720696E 
 3119      7400
 3120              	.LASF29:
 3121 0cee 69706342 		.ascii	"ipcBase\000"
 3121      61736500 
 3122              	.LASF70:
 3123 0cf6 64774368 		.ascii	"dwChCtlPrioPos\000"
 3123      43746C50 
 3123      72696F50 
 3123      6F7300
 3124              	.LASF30:
 3125 0d05 63727970 		.ascii	"cryptoBase\000"
 3125      746F4261 
 3125      736500
 3126              	.LASF143:
 3127 0d10 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3127      735F696E 
 3127      74657272 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 104


 3127      75707473 
 3127      5F697063 
 3128              	.LASF108:
 3129 0d2c 52657365 		.ascii	"Reset_IRQn\000"
 3129      745F4952 
 3129      516E00
 3130              	.LASF209:
 3131 0d37 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3131      6D5F305F 
 3131      696E7465 
 3131      72727570 
 3131      74735F31 
 3132              	.LASF285:
 3133 0d51 43465352 		.ascii	"CFSR\000"
 3133      00
 3134              	.LASF164:
 3135 0d56 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3135      355F696E 
 3135      74657272 
 3135      7570745F 
 3135      4952516E 
 3136              	.LASF158:
 3137 0d6b 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3137      735F696E 
 3137      74657272 
 3137      75707473 
 3137      5F697063 
 3138              	.LASF6:
 3139 0d88 5F5F696E 		.ascii	"__int16_t\000"
 3139      7431365F 
 3139      7400
 3140              	.LASF50:
 3141 0d92 70657269 		.ascii	"periClockNr\000"
 3141      436C6F63 
 3141      6B4E7200 
 3142              	.LASF26:
 3143 0d9e 6873696F 		.ascii	"hsiomBase\000"
 3143      6D426173 
 3143      6500
 3144              	.LASF112:
 3145 0da8 42757346 		.ascii	"BusFault_IRQn\000"
 3145      61756C74 
 3145      5F495251 
 3145      6E00
 3146              	.LASF92:
 3147 0db6 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3147      73436D34 
 3147      436C6F63 
 3147      6B43746C 
 3147      4F666673 
 3148              	.LASF76:
 3149 0dcd 70657269 		.ascii	"periTrGrOffset\000"
 3149      54724772 
 3149      4F666673 
 3149      657400
 3150              	.LASF241:
 3151 0ddc 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 105


 3151      696E7465 
 3151      72727570 
 3151      74735F31 
 3151      5F495251 
 3152              	.LASF42:
 3153 0df2 63707573 		.ascii	"cpussDwChNr\000"
 3153      73447743 
 3153      684E7200 
 3154              	.LASF261:
 3155 0dfe 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3155      696E7465 
 3155      72727570 
 3155      745F6869 
 3155      5F495251 
 3156              	.LASF307:
 3157 0e14 75736572 		.ascii	"userIsr\000"
 3157      49737200 
 3158              	.LASF160:
 3159 0e1c 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3159      315F696E 
 3159      74657272 
 3159      7570745F 
 3159      4952516E 
 3160              	.LASF227:
 3161 0e31 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3161      6D5F315F 
 3161      696E7465 
 3161      72727570 
 3161      74735F31 
 3162              	.LASF124:
 3163 0e4c 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3163      5F696E74 
 3163      65727275 
 3163      7074735F 
 3163      6770696F 
 3164              	.LASF40:
 3165 0e68 63707573 		.ascii	"cpussIpcNr\000"
 3165      73497063 
 3165      4E7200
 3166              	.LASF93:
 3167 0e73 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3167      73436D34 
 3167      53746174 
 3167      75734F66 
 3167      66736574 
 3168              	.LASF204:
 3169 0e88 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3169      735F696E 
 3169      74657272 
 3169      75707473 
 3169      5F636D30 
 3170              	.LASF193:
 3171 0ea8 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3171      735F696E 
 3171      74657272 
 3171      75707473 
 3171      5F647731 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 106


 3172              	.LASF177:
 3173 0ec4 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3173      735F696E 
 3173      74657272 
 3173      75707473 
 3173      5F647730 
 3174              	.LASF171:
 3175 0ee0 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3175      735F696E 
 3175      74657272 
 3175      75707473 
 3175      5F647730 
 3176              	.LASF104:
 3177 0efc 63707573 		.ascii	"cpussRam2Ctl0\000"
 3177      7352616D 
 3177      3243746C 
 3177      3000
 3178              	.LASF119:
 3179 0f0a 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3179      5F696E74 
 3179      65727275 
 3179      7074735F 
 3179      6770696F 
 3180              	.LASF316:
 3181 0f26 5F5F7261 		.ascii	"__ramVectors\000"
 3181      6D566563 
 3181      746F7273 
 3181      00
 3182              	.LASF180:
 3183 0f33 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3183      735F696E 
 3183      74657272 
 3183      75707473 
 3183      5F647730 
 3184              	.LASF290:
 3185 0f50 41465352 		.ascii	"AFSR\000"
 3185      00
 3186              	.LASF188:
 3187 0f55 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3187      735F696E 
 3187      74657272 
 3187      75707473 
 3187      5F647731 
 3188              	.LASF194:
 3189 0f71 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3189      735F696E 
 3189      74657272 
 3189      75707473 
 3189      5F647731 
 3190              	.LASF214:
 3191 0f8e 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3191      6D5F305F 
 3191      696E7465 
 3191      72727570 
 3191      74735F36 
 3192              	.LASF83:
 3193 0fa8 70657269 		.ascii	"periDiv16CtlOffset\000"
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 107


 3193      44697631 
 3193      3643746C 
 3193      4F666673 
 3193      657400
 3194              	.LASF224:
 3195 0fbb 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3195      6D5F315F 
 3195      696E7465 
 3195      72727570 
 3195      74735F38 
 3196              	.LASF9:
 3197 0fd5 73686F72 		.ascii	"short unsigned int\000"
 3197      7420756E 
 3197      7369676E 
 3197      65642069 
 3197      6E7400
 3198              	.LASF2:
 3199 0fe8 6C6F6E67 		.ascii	"long double\000"
 3199      20646F75 
 3199      626C6500 
 3200              	.LASF17:
 3201 0ff4 75696E74 		.ascii	"uint16_t\000"
 3201      31365F74 
 3201      00
 3202              	.LASF305:
 3203 0ffd 4952516E 		.ascii	"IRQn\000"
 3203      00
 3204              	.LASF75:
 3205 1002 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3205      5472436D 
 3205      64477253 
 3205      656C4D73 
 3205      6B00
 3206              	.LASF207:
 3207 1014 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3207      735F696E 
 3207      74657272 
 3207      75707473 
 3207      5F636D34 
 3208              	.LASF219:
 3209 1034 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3209      6D5F315F 
 3209      696E7465 
 3209      72727570 
 3209      74735F33 
 3210              	.LASF246:
 3211 104e 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3211      696E7465 
 3211      72727570 
 3211      74735F36 
 3211      5F495251 
 3212              	.LASF278:
 3213 1064 53544952 		.ascii	"STIR\000"
 3213      00
 3214              	.LASF71:
 3215 1069 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3215      43746C50 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 108


 3215      7265656D 
 3215      70746162 
 3215      6C65506F 
 3216              	.LASF33:
 3217 107f 64775665 		.ascii	"dwVersion\000"
 3217      7273696F 
 3217      6E00
 3218              	.LASF232:
 3219 1089 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3219      6D5F315F 
 3219      696E7465 
 3219      72727570 
 3219      74735F31 
 3220              	.LASF288:
 3221 10a4 4D4D4641 		.ascii	"MMFAR\000"
 3221      5200
 3222              	.LASF150:
 3223 10aa 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3223      735F696E 
 3223      74657272 
 3223      75707473 
 3223      5F697063 
 3224              	.LASF308:
 3225 10c6 636F6E66 		.ascii	"config\000"
 3225      696700
 3226              	.LASF20:
 3227 10cd 73697A65 		.ascii	"sizetype\000"
 3227      74797065 
 3227      00
 3228              	.LASF100:
 3229 10d6 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3229      73436D34 
 3229      4E6D6943 
 3229      746C4F66 
 3229      66736574 
 3230              	.LASF268:
 3231 10eb 52455345 		.ascii	"RESERVED0\000"
 3231      52564544 
 3231      3000
 3232              	.LASF82:
 3233 10f5 70657269 		.ascii	"periDiv8CtlOffset\000"
 3233      44697638 
 3233      43746C4F 
 3233      66667365 
 3233      7400
 3234              	.LASF272:
 3235 1107 52455345 		.ascii	"RESERVED2\000"
 3235      52564544 
 3235      3200
 3236              	.LASF274:
 3237 1111 52455345 		.ascii	"RESERVED3\000"
 3237      52564544 
 3237      3300
 3238              	.LASF276:
 3239 111b 52455345 		.ascii	"RESERVED4\000"
 3239      52564544 
 3239      3400
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 109


 3240              	.LASF277:
 3241 1125 52455345 		.ascii	"RESERVED5\000"
 3241      52564544 
 3241      3500
 3242              	.LASF130:
 3243 112f 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3243      5F696E74 
 3243      65727275 
 3243      7074735F 
 3243      6770696F 
 3244              	.LASF142:
 3245 114c 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3245      735F696E 
 3245      74657272 
 3245      7570745F 
 3245      4952516E 
 3246              	.LASF11:
 3247 1161 6C6F6E67 		.ascii	"long int\000"
 3247      20696E74 
 3247      00
 3248              	.LASF199:
 3249 116a 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3249      735F696E 
 3249      74657272 
 3249      75707473 
 3249      5F647731 
 3250              	.LASF31:
 3251 1187 63707573 		.ascii	"cpussVersion\000"
 3251      73566572 
 3251      73696F6E 
 3251      00
 3252              	.LASF314:
 3253 1194 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3253      52784275 
 3253      66666572 
 3253      00
 3254              	.LASF35:
 3255 11a1 6770696F 		.ascii	"gpioVersion\000"
 3255      56657273 
 3255      696F6E00 
 3256              	.LASF109:
 3257 11ad 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3257      61736B61 
 3257      626C6549 
 3257      6E745F49 
 3257      52516E00 
 3258              	.LASF236:
 3259 11c1 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3259      6D5F315F 
 3259      696E7465 
 3259      72727570 
 3259      74735F32 
 3260              	.LASF34:
 3261 11dc 666C6173 		.ascii	"flashcVersion\000"
 3261      68635665 
 3261      7273696F 
 3261      6E00
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 110


 3262              	.LASF56:
 3263 11ea 70726F74 		.ascii	"protBusMasterMask\000"
 3263      4275734D 
 3263      61737465 
 3263      724D6173 
 3263      6B00
 3264              	.LASF25:
 3265 11fc 70726F74 		.ascii	"protBase\000"
 3265      42617365 
 3265      00
 3266              	.LASF165:
 3267 1205 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3267      365F696E 
 3267      74657272 
 3267      7570745F 
 3267      4952516E 
 3268              	.LASF300:
 3269 121a 43595F53 		.ascii	"CY_SYSINT_BAD_PARAM\000"
 3269      5953494E 
 3269      545F4241 
 3269      445F5041 
 3269      52414D00 
 3270              	.LASF306:
 3271 122e 7072696F 		.ascii	"priority\000"
 3271      72697479 
 3271      00
 3272              	.LASF155:
 3273 1237 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3273      735F696E 
 3273      74657272 
 3273      75707473 
 3273      5F697063 
 3274              	.LASF132:
 3275 1254 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3275      5F696E74 
 3275      65727275 
 3275      7074735F 
 3275      6770696F 
 3276              	.LASF149:
 3277 1271 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3277      735F696E 
 3277      74657272 
 3277      75707473 
 3277      5F697063 
 3278              	.LASF196:
 3279 128d 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3279      735F696E 
 3279      74657272 
 3279      75707473 
 3279      5F647731 
 3280              	.LASF126:
 3281 12aa 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3281      5F696E74 
 3281      65727275 
 3281      7074735F 
 3281      6770696F 
 3282              	.LASF148:
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 111


 3283 12c6 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3283      735F696E 
 3283      74657272 
 3283      75707473 
 3283      5F697063 
 3284              	.LASF95:
 3285 12e2 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3285      73436D34 
 3285      50777243 
 3285      746C4F66 
 3285      66736574 
 3286              	.LASF260:
 3287 12f7 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3287      5F696E74 
 3287      65727275 
 3287      70745F49 
 3287      52516E00 
 3288              	.LASF161:
 3289 130b 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3289      325F696E 
 3289      74657272 
 3289      7570745F 
 3289      4952516E 
 3290              	.LASF279:
 3291 1320 4E564943 		.ascii	"NVIC_Type\000"
 3291      5F547970 
 3291      6500
 3292              	.LASF294:
 3293 132a 5343425F 		.ascii	"SCB_Type\000"
 3293      54797065 
 3293      00
 3294              	.LASF289:
 3295 1333 42464152 		.ascii	"BFAR\000"
 3295      00
 3296              	.LASF121:
 3297 1338 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3297      5F696E74 
 3297      65727275 
 3297      7074735F 
 3297      6770696F 
 3298              	.LASF182:
 3299 1354 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3299      735F696E 
 3299      74657272 
 3299      75707473 
 3299      5F647730 
 3300              	.LASF52:
 3301 1371 70617373 		.ascii	"passSarChannels\000"
 3301      53617243 
 3301      68616E6E 
 3301      656C7300 
 3302              	.LASF282:
 3303 1381 56544F52 		.ascii	"VTOR\000"
 3303      00
 3304              	.LASF39:
 3305 1386 70726F74 		.ascii	"protVersion\000"
 3305      56657273 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 112


 3305      696F6E00 
 3306              	.LASF190:
 3307 1392 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3307      735F696E 
 3307      74657272 
 3307      75707473 
 3307      5F647731 
 3308              	.LASF238:
 3309 13ae 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3309      6D5F315F 
 3309      696E7465 
 3309      72727570 
 3309      74735F32 
 3310              	.LASF168:
 3311 13c9 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3311      735F696E 
 3311      74657272 
 3311      75707473 
 3311      5F647730 
 3312              	.LASF97:
 3313 13e5 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3313      73547269 
 3313      6D526F6D 
 3313      43746C4F 
 3313      66667365 
 3314              	.LASF303:
 3315 13fb 696E7472 		.ascii	"intrPriority\000"
 3315      5072696F 
 3315      72697479 
 3315      00
 3316              	.LASF252:
 3317 1408 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3317      696E7465 
 3317      72727570 
 3317      74735F31 
 3317      325F4952 
 3318              	.LASF117:
 3319 141f 53797354 		.ascii	"SysTick_IRQn\000"
 3319      69636B5F 
 3319      4952516E 
 3319      00
 3320              	.LASF36:
 3321 142c 6873696F 		.ascii	"hsiomVersion\000"
 3321      6D566572 
 3321      73696F6E 
 3321      00
 3322              	.LASF281:
 3323 1439 49435352 		.ascii	"ICSR\000"
 3323      00
 3324              	.LASF185:
 3325 143e 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3325      735F696E 
 3325      74657272 
 3325      75707473 
 3325      5F647731 
 3326              	.LASF105:
 3327 145a 69706353 		.ascii	"ipcStructSize\000"
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 113


 3327      74727563 
 3327      7453697A 
 3327      6500
 3328              	.LASF13:
 3329 1468 6C6F6E67 		.ascii	"long unsigned int\000"
 3329      20756E73 
 3329      69676E65 
 3329      6420696E 
 3329      7400
 3330              	.LASF211:
 3331 147a 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3331      6D5F305F 
 3331      696E7465 
 3331      72727570 
 3331      74735F33 
 3332              	.LASF101:
 3333 1494 63707573 		.ascii	"cpussRomCtl\000"
 3333      73526F6D 
 3333      43746C00 
 3334              	.LASF172:
 3335 14a0 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3335      735F696E 
 3335      74657272 
 3335      75707473 
 3335      5F647730 
 3336              	.LASF18:
 3337 14bc 696E7433 		.ascii	"int32_t\000"
 3337      325F7400 
 3338              	.LASF107:
 3339 14c4 63795F73 		.ascii	"cy_stc_device_t\000"
 3339      74635F64 
 3339      65766963 
 3339      655F7400 
 3340              	.LASF221:
 3341 14d4 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3341      6D5F315F 
 3341      696E7465 
 3341      72727570 
 3341      74735F35 
 3342              	.LASF248:
 3343 14ee 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3343      696E7465 
 3343      72727570 
 3343      74735F38 
 3343      5F495251 
 3344              	.LASF24:
 3345 1504 75646242 		.ascii	"udbBase\000"
 3345      61736500 
 3346              	.LASF94:
 3347 150c 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3347      73436D30 
 3347      53746174 
 3347      75734F66 
 3347      66736574 
 3348              	.LASF234:
 3349 1521 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3349      6D5F315F 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 114


 3349      696E7465 
 3349      72727570 
 3349      74735F31 
 3350              	.LASF115:
 3351 153c 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3351      674D6F6E 
 3351      69746F72 
 3351      5F495251 
 3351      6E00
 3352              	.LASF113:
 3353 154e 55736167 		.ascii	"UsageFault_IRQn\000"
 3353      65466175 
 3353      6C745F49 
 3353      52516E00 
 3354              	.LASF216:
 3355 155e 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3355      6D5F315F 
 3355      696E7465 
 3355      72727570 
 3355      74735F30 
 3356              	.LASF243:
 3357 1578 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3357      696E7465 
 3357      72727570 
 3357      74735F33 
 3357      5F495251 
 3358              	.LASF4:
 3359 158e 756E7369 		.ascii	"unsigned char\000"
 3359      676E6564 
 3359      20636861 
 3359      7200
 3360              	.LASF12:
 3361 159c 5F5F7569 		.ascii	"__uint32_t\000"
 3361      6E743332 
 3361      5F7400
 3362              	.LASF295:
 3363 15a7 63795F69 		.ascii	"cy_israddress\000"
 3363      73726164 
 3363      64726573 
 3363      7300
 3364              	.LASF229:
 3365 15b5 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3365      6D5F315F 
 3365      696E7465 
 3365      72727570 
 3365      74735F31 
 3366              	.LASF147:
 3367 15d0 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3367      735F696E 
 3367      74657272 
 3367      75707473 
 3367      5F697063 
 3368              	.LASF62:
 3369 15ec 666C6173 		.ascii	"flashEraseDelay\000"
 3369      68457261 
 3369      73654465 
 3369      6C617900 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 115


 3370              	.LASF173:
 3371 15fc 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3371      735F696E 
 3371      74657272 
 3371      75707473 
 3371      5F647730 
 3372              	.LASF68:
 3373 1618 64774368 		.ascii	"dwChOffset\000"
 3373      4F666673 
 3373      657400
 3374              	.LASF269:
 3375 1623 49434552 		.ascii	"ICER\000"
 3375      00
 3376              	.LASF275:
 3377 1628 49414252 		.ascii	"IABR\000"
 3377      00
 3378              	.LASF321:
 3379 162d 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 3379      7973496E 
 3379      745F5365 
 3379      74566563 
 3379      746F7200 
 3380              	.LASF134:
 3381 1641 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3381      5F696E74 
 3381      65727275 
 3381      70745F76 
 3381      64645F49 
 3382              	.LASF5:
 3383 1659 5F5F7569 		.ascii	"__uint8_t\000"
 3383      6E74385F 
 3383      7400
 3384              	.LASF157:
 3385 1663 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3385      735F696E 
 3385      74657272 
 3385      75707473 
 3385      5F697063 
 3386              	.LASF292:
 3387 1680 49534152 		.ascii	"ISAR\000"
 3387      00
 3388              	.LASF58:
 3389 1685 666C6173 		.ascii	"flashRwwRequired\000"
 3389      68527777 
 3389      52657175 
 3389      69726564 
 3389      00
 3390              	.LASF87:
 3391 1696 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3391      50727443 
 3391      66674F66 
 3391      66736574 
 3391      00
 3392              	.LASF53:
 3393 16a7 65704D6F 		.ascii	"epMonitorNr\000"
 3393      6E69746F 
 3393      724E7200 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 116


 3394              	.LASF176:
 3395 16b3 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3395      735F696E 
 3395      74657272 
 3395      75707473 
 3395      5F647730 
 3396              	.LASF110:
 3397 16cf 48617264 		.ascii	"HardFault_IRQn\000"
 3397      4661756C 
 3397      745F4952 
 3397      516E00
 3398              	.LASF3:
 3399 16de 7369676E 		.ascii	"signed char\000"
 3399      65642063 
 3399      68617200 
 3400              	.LASF256:
 3401 16ea 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3401      5F696E74 
 3401      65727275 
 3401      70745F73 
 3401      61725F49 
 3402              	.LASF240:
 3403 1702 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3403      696E7465 
 3403      72727570 
 3403      74735F30 
 3403      5F495251 
 3404              	.LASF41:
 3405 1718 63707573 		.ascii	"cpussIpcIrqNr\000"
 3405      73497063 
 3405      4972714E 
 3405      7200
 3406              	.LASF315:
 3407 1726 5F5F5665 		.ascii	"__Vectors\000"
 3407      63746F72 
 3407      7300
 3408              	.LASF226:
 3409 1730 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3409      6D5F315F 
 3409      696E7465 
 3409      72727570 
 3409      74735F31 
 3410              	.LASF123:
 3411 174b 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3411      5F696E74 
 3411      65727275 
 3411      7074735F 
 3411      6770696F 
 3412              	.LASF152:
 3413 1767 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3413      735F696E 
 3413      74657272 
 3413      75707473 
 3413      5F697063 
 3414              	.LASF271:
 3415 1783 49535052 		.ascii	"ISPR\000"
 3415      00
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 117


 3416              	.LASF38:
 3417 1788 70657269 		.ascii	"periVersion\000"
 3417      56657273 
 3417      696F6E00 
 3418              	.LASF201:
 3419 1794 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3419      735F696E 
 3419      74657272 
 3419      75707473 
 3419      5F666175 
 3420              	.LASF298:
 3421 17b2 646F7562 		.ascii	"double\000"
 3421      6C6500
 3422              	.LASF28:
 3423 17b9 70617373 		.ascii	"passBase\000"
 3423      42617365 
 3423      00
 3424              	.LASF65:
 3425 17c2 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3425      6843746C 
 3425      4D61696E 
 3425      57733246 
 3425      72657100 
 3426              	.LASF118:
 3427 17d6 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3427      5F696E74 
 3427      65727275 
 3427      7074735F 
 3427      6770696F 
 3428              	.LASF179:
 3429 17f2 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3429      735F696E 
 3429      74657272 
 3429      75707473 
 3429      5F647730 
 3430              	.LASF67:
 3431 180f 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3431      6843746C 
 3431      4D61696E 
 3431      57733446 
 3431      72657100 
 3432              	.LASF187:
 3433 1823 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3433      735F696E 
 3433      74657272 
 3433      75707473 
 3433      5F647731 
 3434              	.LASF213:
 3435 183f 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3435      6D5F305F 
 3435      696E7465 
 3435      72727570 
 3435      74735F35 
 3436              	.LASF319:
 3437 1859 433A5C55 		.ascii	"C:\\Users\\pearlstl\\Documents\\_Research\\projects"
 3437      73657273 
 3437      5C706561 
ARM GAS  C:\Users\pearlstl\AppData\Local\Temp\ccaE33o4.s 			page 118


 3437      726C7374 
 3437      6C5C446F 
 3438 1887 5C74636F 		.ascii	"\\tcom_engineering\\embed_sw\\tcom_app\\tcom_app_ps"
 3438      6D5F656E 
 3438      67696E65 
 3438      6572696E 
 3438      675C656D 
 3439 18b6 6F63365F 		.ascii	"oc6_lvgl6\\tcom_displ_test_psoc6.cydsn\000"
 3439      6C76676C 
 3439      365C7463 
 3439      6F6D5F64 
 3439      6973706C 
 3440              	.LASF202:
 3441 18dc 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3441      735F696E 
 3441      74657272 
 3441      7570745F 
 3441      63727970 
 3442              	.LASF208:
 3443 18f8 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3443      6D5F305F 
 3443      696E7465 
 3443      72727570 
 3443      74735F30 
 3444              	.LASF37:
 3445 1912 69706356 		.ascii	"ipcVersion\000"
 3445      65727369 
 3445      6F6E00
 3446              	.LASF146:
 3447 191d 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3447      735F696E 
 3447      74657272 
 3447      75707473 
 3447      5F697063 
 3448              	.LASF166:
 3449 1939 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3449      375F696E 
 3449      74657272 
 3449      7570745F 
 3449      4952516E 
 3450              	.LASF206:
 3451 194e 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3451      735F696E 
 3451      74657272 
 3451      75707473 
 3451      5F636D34 
 3452              	.LASF218:
 3453 196e 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3453      6D5F315F 
 3453      696E7465 
 3453      72727570 
 3453      74735F32 
 3454              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
