{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476151430439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476151430448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 03:03:50 2016 " "Processing started: Tue Oct 11 03:03:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476151430448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151430448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FISC -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151430448 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476151431271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage5_writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage5_writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage5_Writeback-RTL " "Found design unit 1: Stage5_Writeback-RTL" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage5_writeback.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage5_Writeback " "Found entity 1: Stage5_Writeback" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage5_writeback.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage4_memory_access.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage4_memory_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-RTL " "Found design unit 1: Data_Memory-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463540 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage4_Memory_Access-RTL " "Found design unit 2: Stage4_Memory_Access-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463540 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage4_Memory_Access " "Found entity 2: Stage4_Memory_Access" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage4_memory_access.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage3_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage3_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage3_Execute-RTL " "Found design unit 1: Stage3_Execute-RTL" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage3_Execute " "Found entity 1: Stage3_Execute" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage3_execute.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463548 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RTL " "Found design unit 1: RegFile-RTL" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463556 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/registers.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Memory-RTL " "Found design unit 1: Instruction_Memory-RTL" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463560 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/top_synth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/top_synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_synth-RTL " "Found design unit 1: top_synth-RTL" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463564 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_synth " "Found entity 1: top_synth" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage2_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage2_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_Decode-RTL " "Found design unit 1: Stage2_Decode-RTL" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_Decode " "Found entity 1: Stage2_Decode" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage1_fetch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/stage1_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-RTL " "Found design unit 1: Program_Counter-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463571 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage1_Fetch-RTL " "Found design unit 2: Stage1_Fetch-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463571 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463571 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage1_Fetch " "Found entity 2: Stage1_Fetch" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/microcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/microcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcode-RTL " "Found design unit 1: Microcode-RTL" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcode " "Found entity 1: Microcode" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/fisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/fisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC-RTL " "Found design unit 1: FISC-RTL" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463582 ""} { "Info" "ISGN_ENTITY_NAME" "1 FISC " "Found entity 1: FISC" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/defines.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/3-development/fisc/rtl/defines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC_DEFINES " "Found design unit 1: FISC_DEFINES" {  } { { "../../../../../rtl/defines.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/defines.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476151463585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synth " "Elaborating entity \"top_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476151463700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FISC FISC:FISC1 " "Elaborating entity \"FISC\" for hierarchy \"FISC:FISC1\"" {  } { { "../../../../../rtl/top_synth.vhd" "FISC1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/top_synth.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476151463782 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "if_reset_pc fisc.vhd(20) " "VHDL Signal Declaration warning at fisc.vhd(20): used explicit default value for signal \"if_reset_pc\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476151463789 "|top_synth|FISC:FISC1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_alu_zero fisc.vhd(38) " "Verilog HDL or VHDL warning at fisc.vhd(38): object \"ex_alu_zero\" assigned a value but never read" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476151463790 "|top_synth|FISC:FISC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "id_microcode_ctrl fisc.vhd(82) " "VHDL Process Statement warning at fisc.vhd(82): signal \"id_microcode_ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476151463790 "|top_synth|FISC:FISC1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "id_sos fisc.vhd(77) " "VHDL Process Statement warning at fisc.vhd(77): inferring latch(es) for signal or variable \"id_sos\", which holds its previous value in one or more paths through the process" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1476151463790 "|top_synth|FISC:FISC1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id_sos fisc.vhd(77) " "Inferred latch for \"id_sos\" at fisc.vhd(77)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463790 "|top_synth|FISC:FISC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage1_Fetch FISC:FISC1\|Stage1_Fetch:Stage1_Fetch1 " "Elaborating entity \"Stage1_Fetch\" for hierarchy \"FISC:FISC1\|Stage1_Fetch:Stage1_Fetch1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage1_Fetch1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476151463792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter FISC:FISC1\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1 " "Elaborating entity \"Program_Counter\" for hierarchy \"FISC:FISC1\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\"" {  } { { "../../../../../rtl/stage1_fetch.vhd" "Program_Counter1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476151463798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory FISC:FISC1\|Stage1_Fetch:Stage1_Fetch1\|Instruction_Memory:Instruction_Memory1 " "Elaborating entity \"Instruction_Memory\" for hierarchy \"FISC:FISC1\|Stage1_Fetch:Stage1_Fetch1\|Instruction_Memory:Instruction_Memory1\"" {  } { { "../../../../../rtl/stage1_fetch.vhd" "Instruction_Memory1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage1_fetch.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476151463814 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "imem instruction_memory.vhd(40) " "VHDL Signal Declaration warning at instruction_memory.vhd(40): used explicit default value for signal \"imem\" because signal was never assigned a value" {  } { { "../../../../../rtl/instruction_memory.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/instruction_memory.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476151463816 "|top_synth|FISC:FISC1|Stage1_Fetch:Stage1_Fetch1|Instruction_Memory:Instruction_Memory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_Decode FISC:FISC1\|Stage2_Decode:Stage2_Decode1 " "Elaborating entity \"Stage2_Decode\" for hierarchy \"FISC:FISC1\|Stage2_Decode:Stage2_Decode1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage2_Decode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/fisc.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476151463820 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "branch_flag stage2_decode.vhd(40) " "VHDL Signal Declaration warning at stage2_decode.vhd(40): used explicit default value for signal \"branch_flag\" because signal was never assigned a value" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1476151463826 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg2_zero_flag stage2_decode.vhd(42) " "Verilog HDL or VHDL warning at stage2_decode.vhd(42): object \"reg2_zero_flag\" assigned a value but never read" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476151463826 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[0\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[0\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463826 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[1\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[1\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463826 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[2\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[2\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463826 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[3\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[3\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463827 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[4\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[4\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463827 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[5\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[5\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463827 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[6\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[6\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463827 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[7\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[7\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463827 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[8\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[8\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[9\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[9\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[10\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[10\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[11\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[11\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[12\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[12\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[13\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[13\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[14\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[14\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[15\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[15\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[16\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[16\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463828 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[17\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[17\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463829 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[18\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[18\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463829 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[19\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[19\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463829 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[20\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[20\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463829 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[21\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[21\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463829 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[22\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[22\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463829 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[23\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[23\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463829 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[24\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[24\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463829 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[25\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[25\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[26\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[26\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[27\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[27\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[28\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[28\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[29\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[29\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[30\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[30\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[31\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[31\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[32\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[32\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[33\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[33\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[34\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[34\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463830 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[35\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[35\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463831 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[36\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[36\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463831 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[37\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[37\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463831 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[38\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[38\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463831 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[39\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[39\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463831 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[40\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[40\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463831 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[41\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[41\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463831 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[42\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[42\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463831 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[43\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[43\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463834 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[44\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[44\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463834 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[45\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[45\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463834 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[46\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[46\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463834 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[47\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[47\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463834 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[48\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[48\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463835 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[49\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[49\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463835 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[50\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[50\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463835 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[51\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[51\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463835 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[52\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[52\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463835 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[53\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[53\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463835 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[54\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[54\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463835 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[55\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[55\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463835 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[56\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[56\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463836 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[57\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[57\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463836 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[58\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[58\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463836 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[59\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[59\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463836 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[60\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[60\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463836 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[61\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[61\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463836 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[62\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[62\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463836 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[63\] stage2_decode.vhd(65) " "Inferred latch for \"sign_ext_reg\[63\]\" at stage2_decode.vhd(65)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151463836 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcode FISC:FISC1\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1 " "Elaborating entity \"Microcode\" for hierarchy \"FISC:FISC1\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "Microcode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476151463839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eos microcode.vhd(148) " "Verilog HDL or VHDL warning at microcode.vhd(148): object \"eos\" assigned a value but never read" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476151463873 "|top_synth|FISC:FISC1|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1"}
{ "Error" "EVRFX_VHDL_ISOLATED_EVENT_IN_COND" "microcode.vhd(316) " "VHDL Case Statement or If Statement error at microcode.vhd(316): can't synthesize condition that contains an isolated 'EVENT predefined attribute" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/microcode.vhd" 316 0 0 } }  } 0 10633 "VHDL Case Statement or If Statement error at %1!s!: can't synthesize condition that contains an isolated 'EVENT predefined attribute" 0 0 "Analysis & Synthesis" 0 -1 1476151463887 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FISC:FISC1\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1 " "Can't elaborate user hierarchy \"FISC:FISC1\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "Microcode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/3-Development/FISC/rtl/stage2_decode.vhd" 49 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476151463888 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "853 " "Peak virtual memory: 853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476151464144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 11 03:04:24 2016 " "Processing ended: Tue Oct 11 03:04:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476151464144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476151464144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476151464144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151464144 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476151464864 ""}
