// Seed: 3126974172
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3
);
  logic id_5;
  ;
  assign id_5 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd7,
    parameter id_7 = 32'd53
) (
    input wor id_0,
    output wire id_1,
    output wor id_2,
    input wire id_3,
    input tri _id_4,
    output uwire id_5,
    output wor id_6,
    output supply1 _id_7,
    output wor id_8,
    input supply0 id_9,
    output wire id_10
    , id_15,
    input wand id_11,
    input tri0 id_12,
    output wire id_13
);
  or primCall (id_10, id_18, id_0, id_12, id_11, id_16, id_9, id_17, id_15);
  wire [-1 'b0 : id_4] id_16;
  logic [(  1 'b0 ) : id_7] id_17, id_18;
  module_0 modCall_1 (
      id_9,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
