{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -y 400 -defaultsOSRD
preplace port hsync_0 -pg 1 -y 840 -defaultsOSRD
preplace port vsync_0 -pg 1 -y 860 -defaultsOSRD
preplace port reset -pg 1 -y 310 -defaultsOSRD
preplace port DDR2_0 -pg 1 -y 550 -defaultsOSRD
preplace portBus pix_g_0 -pg 1 -y 800 -defaultsOSRD
preplace portBus pix_b_0 -pg 1 -y 820 -defaultsOSRD
preplace portBus pix_r_0 -pg 1 -y 780 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 440 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -y 390 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -y 600 -defaultsOSRD
preplace inst rst_mig_7series_0_81M -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst axi_vip_0 -pg 1 -lvl 4 -y 700 -defaultsOSRD
preplace inst axi_vip_1 -pg 1 -lvl 3 -y 320 -defaultsOSRD
preplace inst stream2vga_0 -pg 1 -lvl 6 -y 820 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -y 430 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -y 350 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 5 -y 780 -defaultsOSRD
preplace netloc clk_wiz_clk_out2 1 1 5 140 450 NJ 450 730J 240 NJ 240 1560J
preplace netloc mig_7series_0_mmcm_locked 1 3 4 780 610 NJ 610 1530J 490 1870
preplace netloc clk_wiz_locked 1 1 1 150
preplace netloc mig_7series_0_DDR2 1 6 1 NJ
preplace netloc axi_vip_1_M_AXI 1 3 1 740
preplace netloc stream2vga_0_hsync 1 6 1 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 1160
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 1 1130
preplace netloc stream2vga_0_pix_b 1 6 1 NJ
preplace netloc fifo_generator_0_M_AXIS 1 5 1 1530
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc axi_vip_0_M_AXI 1 4 1 1140
preplace netloc mig_7series_0_ui_clk 1 3 4 770 230 1190 230 NJ 230 1880
preplace netloc rst_mig_7series_0_81M_peripheral_aresetn 1 4 2 1180 630 NJ
preplace netloc stream2vga_0_pix_r 1 6 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1540
preplace netloc mig_7series_0_ui_clk_sync_rst 1 3 4 760 620 NJ 620 1520J 480 1860
preplace netloc stream2vga_0_pix_g 1 6 1 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 1170
preplace netloc reset_0_1 1 0 6 -50 310 140 250 NJ 250 NJ 250 NJ 250 1550J
preplace netloc stream2vga_0_vsync 1 6 1 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 4 500 390 750 310 1120 860 1540J
preplace netloc clk_wiz_clk_out1 1 1 5 150 240 500 240 720 300 1150 700 1550J
levelinfo -pg 1 -70 50 330 620 950 1360 1730 1910 -top 0 -bot 930
"
}
{
   "da_axi4_cnt":"11",
   "da_board_cnt":"18",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"31"
}
