// Seed: 4130624456
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  logic   id_2;
  logic   id_4;
  uwire   id_5;
  logic   id_6;
  supply1 id_7 = id_5;
  assign id_6 = !1;
  tri1  id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  assign id_5[1] = id_2;
  type_25 id_12 (
      .id_0(1),
      .id_1(1'b0),
      .id_2((1))
  );
  assign {1, {1, id_11}} = id_3;
  logic id_13;
  assign id_5  = (id_8);
  assign id_10 = 1;
  type_27 id_14 (
      .id_0 (1'd0 == 1),
      .id_1 (1),
      .id_2 (1),
      .id_3 (id_10),
      .id_4 ((1)),
      .id_5 (id_6),
      .id_6 (id_4 & 1),
      .id_7 ((1 & !(1))),
      .id_8 (1),
      .id_9 (id_2),
      .id_10(1)
  );
  logic id_15;
  assign id_11 = id_13;
endmodule
