// Seed: 4091292341
module module_0 (
    output tri0 id_0,
    output wire id_1,
    output wor  id_2,
    output wand id_3
);
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output logic id_2,
    input tri id_3,
    output wire id_4,
    input wire id_5
);
  always_latch id_2 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_2 = id_5 + -1;
  wire id_7;
  not primCall (id_4, id_0);
  assign id_4 = id_7;
  always id_2 = id_5;
  wire id_8, id_9;
endmodule
module module_2 #(
    parameter id_6 = 32'd70
) (
    input tri1 id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri id_4,
    output tri id_5,
    input supply1 _id_6
);
  uwire id_8, id_9, id_10;
  wire id_11[id_6 : -1], id_12;
  assign id_1  = 1;
  assign id_10 = 1;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
