# ðŸ§  Hardware Fuzzing Framework (Verilator + AFL++)

This project provides a modular template for building and fuzzing hardware CPU cores (like PicoRV32 or VexRiscv).

## Directory Overview
```
rtl/        â†’ CPU RTL and testbench
harness/    â†’ C++ fuzzing harness & Makefile
tools/      â†’ build / run / triage scripts
afl/        â†’ AFL++ config and mutators
seeds/      â†’ initial test corpus
corpora/    â†’ fuzzer outputs (queue, crashes)
traces/     â†’ waveforms and logs
docs/       â†’ design notes
```

## Quickstart
```bash
chmod +x tools/build.sh
./tools/build.sh top      # build verilator binary
./tools/run_fuzz.sh       # start fuzzing
```

## Next Steps
- Place your CPU RTL under `rtl/cpu/`
- Add `rtl/top.sv` wrapper exposing clk, rst_n, pc, trap, imem[]
- Write harness/fuzz_picorv32.cpp
