{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707037633186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707037633186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 04 12:07:13 2024 " "Processing started: Sun Feb 04 12:07:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707037633186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1707037633186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stack_Memory -c Stack_Memory --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stack_Memory -c Stack_Memory --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1707037633186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1707037633578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1707037633578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_Memory " "Found entity 1: Stack_Memory" {  } { { "Stack_Memory.v" "" { Text "E:/Omar/CPU Design/Stack implementation/Stack_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707037643676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707037643676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_Memory_tb " "Found entity 1: Stack_Memory_tb" {  } { { "Stack_Memory_tb.v" "" { Text "E:/Omar/CPU Design/Stack implementation/Stack_Memory_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707037643677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707037643677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(191) " "Verilog HDL information at RegisterFile.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.v" "" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1707037643679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 4 4 " "Found 4 design units, including 4 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707037643679 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegFile_decoder " "Found entity 2: RegFile_decoder" {  } { { "RegisterFile.v" "" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707037643679 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegFile_regn " "Found entity 3: RegFile_regn" {  } { { "RegisterFile.v" "" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707037643679 ""} { "Info" "ISGN_ENTITY_NAME" "4 Stack_regn " "Found entity 4: Stack_regn" {  } { { "RegisterFile.v" "" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707037643679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707037643679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "RegisterFile_tb.v" "" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707037643680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707037643680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile_tb " "Elaborating entity \"RegisterFile_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1707037643708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RegisterFile_tb.v(131) " "Verilog HDL assignment warning at RegisterFile_tb.v(131): truncated value with size 32 to match size of target (5)" {  } { { "RegisterFile_tb.v" "" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile_tb.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1707037643709 "|RegisterFile_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "RegisterFile_tb.v(145) " "Verilog HDL warning at RegisterFile_tb.v(145): ignoring unsupported system task" {  } { { "RegisterFile_tb.v" "" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile_tb.v" 145 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1707037643709 "|RegisterFile_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:uut " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:uut\"" {  } { { "RegisterFile_tb.v" "uut" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile_tb.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707037643709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_decoder RegisterFile:uut\|RegFile_decoder:dex " "Elaborating entity \"RegFile_decoder\" for hierarchy \"RegisterFile:uut\|RegFile_decoder:dex\"" {  } { { "RegisterFile.v" "dex" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707037643738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_regn RegisterFile:uut\|RegFile_regn:Reg_0 " "Elaborating entity \"RegFile_regn\" for hierarchy \"RegisterFile:uut\|RegFile_regn:Reg_0\"" {  } { { "RegisterFile.v" "Reg_0" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707037643747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_regn RegisterFile:uut\|Stack_regn:Reg_29 " "Elaborating entity \"Stack_regn\" for hierarchy \"RegisterFile:uut\|Stack_regn:Reg_29\"" {  } { { "RegisterFile.v" "Reg_29" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707037643761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_Memory RegisterFile:uut\|Stack_Memory:MIPS_Stack " "Elaborating entity \"Stack_Memory\" for hierarchy \"RegisterFile:uut\|Stack_Memory:MIPS_Stack\"" {  } { { "RegisterFile.v" "MIPS_Stack" { Text "E:/Omar/CPU Design/Stack implementation/RegisterFile.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1707037643769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Omar/CPU Design/Stack implementation/output_files/Stack_Memory.map.smsg " "Generated suppressed messages file E:/Omar/CPU Design/Stack implementation/output_files/Stack_Memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1707037643910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707037644012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 04 12:07:24 2024 " "Processing ended: Sun Feb 04 12:07:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707037644012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707037644012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707037644012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1707037644012 ""}
