{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570055717804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570055717810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 00:35:17 2019 " "Processing started: Thu Oct 03 00:35:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570055717810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055717810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Execution_Unit -c Execution_Unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Execution_Unit -c Execution_Unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055717810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570055718298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570055718298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmax_4x1_4width.bdf 1 1 " "Found 1 design units, including 1 entities, in source file busmax_4x1_4width.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BUSMAX_4x1_4Width " "Found entity 1: BUSMAX_4x1_4Width" {  } { { "BUSMAX_4x1_4Width.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/BUSMAX_4x1_4Width.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1bit " "Found entity 1: FullAdder1bit" {  } { { "FullAdder1bit.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/FullAdder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "ALU1bit.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/ALU1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU4BIT " "Found entity 1: ALU4BIT" {  } { { "ALU4BIT.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/ALU4BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/Reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/REGFILE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_2x1_4width.bdf 1 1 " "Found 1 design units, including 1 entities, in source file busmux_2x1_4width.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BUSMUX_2x1_4Width " "Found entity 1: BUSMUX_2x1_4Width" {  } { { "BUSMUX_2x1_4Width.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/BUSMUX_2x1_4Width.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2x4 " "Found entity 1: DECODER2x4" {  } { { "DECODER2x4.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/DECODER2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file execution_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Execution_Unit " "Found entity 1: Execution_Unit" {  } { { "Execution_Unit.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/Execution_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570055736778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055736778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Execution_Unit " "Elaborating entity \"Execution_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570055736873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE REGFILE:RG " "Elaborating entity \"REGFILE\" for hierarchy \"REGFILE:RG\"" {  } { { "Execution_Unit.bdf" "RG" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/Execution_Unit.bdf" { { 272 480 704 432 "RG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg REGFILE:RG\|Reg:A " "Elaborating entity \"Reg\" for hierarchy \"REGFILE:RG\|Reg:A\"" {  } { { "REGFILE.bdf" "A" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/REGFILE.bdf" { { 104 312 448 200 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2x4 REGFILE:RG\|DECODER2x4:inst " "Elaborating entity \"DECODER2x4\" for hierarchy \"REGFILE:RG\|DECODER2x4:inst\"" {  } { { "REGFILE.bdf" "inst" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/REGFILE.bdf" { { 504 320 416 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMAX_4x1_4Width REGFILE:RG\|BUSMAX_4x1_4Width:OP1 " "Elaborating entity \"BUSMAX_4x1_4Width\" for hierarchy \"REGFILE:RG\|BUSMAX_4x1_4Width:OP1\"" {  } { { "REGFILE.bdf" "OP1" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/REGFILE.bdf" { { 104 632 760 264 "OP1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 REGFILE:RG\|BUSMAX_4x1_4Width:OP1\|MUX41:inst6 " "Elaborating entity \"MUX41\" for hierarchy \"REGFILE:RG\|BUSMAX_4x1_4Width:OP1\|MUX41:inst6\"" {  } { { "BUSMAX_4x1_4Width.bdf" "inst6" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/BUSMAX_4x1_4Width.bdf" { { 160 416 520 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGFILE:RG\|BUSMAX_4x1_4Width:OP1\|MUX41:inst6 " "Elaborated megafunction instantiation \"REGFILE:RG\|BUSMAX_4x1_4Width:OP1\|MUX41:inst6\"" {  } { { "BUSMAX_4x1_4Width.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/BUSMAX_4x1_4Width.bdf" { { 160 416 520 304 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4BIT ALU4BIT:ALU " "Elaborating entity \"ALU4BIT\" for hierarchy \"ALU4BIT:ALU\"" {  } { { "Execution_Unit.bdf" "ALU" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/Execution_Unit.bdf" { { 96 520 648 224 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1bit ALU4BIT:ALU\|ALU1bit:inst3 " "Elaborating entity \"ALU1bit\" for hierarchy \"ALU4BIT:ALU\|ALU1bit:inst3\"" {  } { { "ALU4BIT.bdf" "inst3" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/ALU4BIT.bdf" { { 472 328 424 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1bit ALU4BIT:ALU\|ALU1bit:inst3\|FullAdder1bit:inst10 " "Elaborating entity \"FullAdder1bit\" for hierarchy \"ALU4BIT:ALU\|ALU1bit:inst3\|FullAdder1bit:inst10\"" {  } { { "alu1bit.bdf" "inst10" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/alu1bit.bdf" { { -16 368 464 80 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX_2x1_4Width BUSMUX_2x1_4Width:BM4 " "Elaborating entity \"BUSMUX_2x1_4Width\" for hierarchy \"BUSMUX_2x1_4Width:BM4\"" {  } { { "Execution_Unit.bdf" "BM4" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/Execution_Unit.bdf" { { 96 112 240 192 "BM4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055736982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux BUSMUX_2x1_4Width:BM4\|21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"BUSMUX_2x1_4Width:BM4\|21mux:inst\"" {  } { { "BUSMUX_2x1_4Width.bdf" "inst" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/BUSMUX_2x1_4Width.bdf" { { 192 616 736 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055737024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX_2x1_4Width:BM4\|21mux:inst " "Elaborated megafunction instantiation \"BUSMUX_2x1_4Width:BM4\|21mux:inst\"" {  } { { "BUSMUX_2x1_4Width.bdf" "" { Schematic "Z:/College_Main/Labs/MP/Lab1_Quartus/Assignment_1/Quartus_Project/BUSMUX_2x1_4Width.bdf" { { 192 616 736 272 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570055737026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570055737805 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570055737805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570055737805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570055737805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570055737868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 00:35:37 2019 " "Processing ended: Thu Oct 03 00:35:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570055737868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570055737868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570055737868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570055737868 ""}
