0.7
2020.2
May 21 2025
22:59:56
/home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.sim/sim_1/synth/timing/xsim/csaTB_time_synth.v,1762400893,verilog,,,,CSA;glbl,,,../../../../../../../../Xilinx/Vivado/2025.1/data/rsb/busdef,,,,,
/home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.srcs/sim_1/new/carryskipaddTB.vhd,1762397113,vhdl,,,,csatb,,,,,,,,
/home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.srcs/sources_1/new/globals.vhd,1762396837,vhdl,/home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.srcs/sim_1/new/carryskipaddTB.vhd,,,globals,,,,,,,,
