/*
    Copyright ï¿½ 1995-2010, The AROS Development Team. All rights reserved.
    $Id$

    Desc: cpu.h
    Lang: english
*/

#ifndef ASM_ARM_CPU_H
#define ASM_ARM_CPU_H

#define vfpreg(_vfp_) #_vfp_

#define fmrx(_vfp_) ({                  \
        unsigned long __v;                        \
        asm("mrc p10, 7, %0, " vfpreg(_vfp_) ", cr0, 0 @ fmrx   %0, " #_vfp_    \
            : "=r" (__v) : : "cc");     \
        __v;                            \
 })

#define fmxr(_vfp_,_var_)               \
        asm("mcr p10, 7, %0, " vfpreg(_vfp_) ", cr0, 0 @ fmxr   " #_vfp_ ", %0" \
           : : "r" (_var_) : "cc")

#if __ARM_ARCH >= 7
static inline void isb() { asm volatile("isb" : : : "memory"); }
static inline void dsb() { asm volatile("dsb" : : : "memory"); }
static inline void dmb() { asm volatile("dmb" : : : "memory"); }
static inline void sev() { asm volatile("sev"); }
static inline void wfe() { asm volatile("wfe"); }
#else
static inline void isb() { asm volatile("mcr p15, 0, %0, c7, c5, 4" : : "r" (0) : "memory"); }
static inline void dsb() { asm volatile("mcr p15, 0, %0, c7, c10, 4" : : "r" (0) : "memory"); }
static inline void dmb() { asm volatile("mcr p15, 0, %0, c7, c10, 5" : : "r" (0) : "memory"); }
static inline void sev() { asm volatile("sev"); }
static inline void wfe() { asm volatile("wfe"); }
#endif

#endif /* ASM_ARM_CPU_H */
