0.6
2018.2
Jul 26 2018
18:27:14
/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_1/Project_1/Project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_1/simpleNAND.v,1536694746,verilog,,/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_1/simpleNAND_testbench.v,,simpleNAND,,,,,,,,
/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_1/simpleNAND_testbench.v,1536694754,verilog,,,,simpleNAND_testbench,,,,,,,,
