#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jun 10 01:35:41 2024
# Process ID: 596385
# Current directory: project/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: project/vivado/vivado.log
# Journal file: project/vivado/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5499.972 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :108281 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 596510
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1805.699 ; gain = 425.586 ; free physical = 6878 ; free virtual = 101115
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [project/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module24' [project/vivado/rtl.v:575]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module30' [project/vivado/rtl.v:2438]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [project/vivado/rtl.v:2909]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [project/vivado/rtl.v:2909]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [project/vivado/rtl.v:2909]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [project/vivado/rtl.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'module30' (0#1) [project/vivado/rtl.v:2438]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (1296) of module 'module30' [project/vivado/rtl.v:676]
WARNING: [Synth 8-689] width (19) of port connection 'wire34' does not match port width (16) of module 'module30' [project/vivado/rtl.v:676]
WARNING: [Synth 8-689] width (12) of port connection 'wire33' does not match port width (9) of module 'module30' [project/vivado/rtl.v:676]
WARNING: [Synth 8-689] width (9) of port connection 'wire32' does not match port width (5) of module 'module30' [project/vivado/rtl.v:676]
INFO: [Synth 8-6157] synthesizing module 'module145' [project/vivado/rtl.v:1615]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [project/vivado/rtl.v:2151]
INFO: [Synth 8-6155] done synthesizing module 'module145' (0#1) [project/vivado/rtl.v:1615]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (1863) of module 'module145' [project/vivado/rtl.v:677]
WARNING: [Synth 8-689] width (21) of port connection 'wire147' does not match port width (14) of module 'module145' [project/vivado/rtl.v:677]
INFO: [Synth 8-6157] synthesizing module 'module294' [project/vivado/rtl.v:1162]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module294' (0#1) [project/vivado/rtl.v:1162]
WARNING: [Synth 8-689] width (21) of port connection 'wire298' does not match port width (3) of module 'module294' [project/vivado/rtl.v:683]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (1014) of module 'module294' [project/vivado/rtl.v:683]
INFO: [Synth 8-6157] synthesizing module 'module390' [project/vivado/rtl.v:1058]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module390' (0#1) [project/vivado/rtl.v:1058]
WARNING: [Synth 8-689] width (12) of port connection 'wire391' does not match port width (8) of module 'module390' [project/vivado/rtl.v:688]
WARNING: [Synth 8-689] width (21) of port connection 'wire393' does not match port width (8) of module 'module390' [project/vivado/rtl.v:688]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (185) of module 'module390' [project/vivado/rtl.v:688]
WARNING: [Synth 8-689] width (13) of port connection 'wire392' does not match port width (4) of module 'module390' [project/vivado/rtl.v:688]
INFO: [Synth 8-6157] synthesizing module 'module418' [project/vivado/rtl.v:827]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module418' (0#1) [project/vivado/rtl.v:827]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (497) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (12) of port connection 'wire422' does not match port width (10) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (21) of port connection 'wire421' does not match port width (7) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (19) of port connection 'wire420' does not match port width (11) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (13) of port connection 'wire419' does not match port width (10) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (10) of port connection 'wire393' does not match port width (8) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (185) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (21) of port connection 'wire392' does not match port width (4) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (21) of port connection 'wire394' does not match port width (19) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (21) of port connection 'wire391' does not match port width (8) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (497) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (21) of port connection 'wire423' does not match port width (7) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (19) of port connection 'wire421' does not match port width (7) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (21) of port connection 'wire420' does not match port width (11) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (13) of port connection 'wire419' does not match port width (10) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (21) of port connection 'wire33' does not match port width (9) of module 'module30' [project/vivado/rtl.v:706]
WARNING: [Synth 8-689] width (21) of port connection 'wire32' does not match port width (5) of module 'module30' [project/vivado/rtl.v:706]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (1296) of module 'module30' [project/vivado/rtl.v:706]
WARNING: [Synth 8-689] width (21) of port connection 'wire394' does not match port width (19) of module 'module390' [project/vivado/rtl.v:707]
WARNING: [Synth 8-689] width (17) of port connection 'wire393' does not match port width (8) of module 'module390' [project/vivado/rtl.v:707]
WARNING: [Synth 8-689] width (19) of port connection 'wire391' does not match port width (8) of module 'module390' [project/vivado/rtl.v:707]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (185) of module 'module390' [project/vivado/rtl.v:707]
WARNING: [Synth 8-689] width (21) of port connection 'wire392' does not match port width (4) of module 'module390' [project/vivado/rtl.v:707]
INFO: [Synth 8-6155] done synthesizing module 'module24' (0#1) [project/vivado/rtl.v:575]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (570) of module 'module24' [project/vivado/rtl.v:285]
WARNING: [Synth 8-689] width (21) of port connection 'wire26' does not match port width (9) of module 'module24' [project/vivado/rtl.v:285]
WARNING: [Synth 8-689] width (16) of port connection 'wire27' does not match port width (12) of module 'module24' [project/vivado/rtl.v:285]
WARNING: [Synth 8-689] width (21) of port connection 'wire29' does not match port width (19) of module 'module24' [project/vivado/rtl.v:285]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (1863) of module 'module145' [project/vivado/rtl.v:286]
WARNING: [Synth 8-689] width (16) of port connection 'wire149' does not match port width (12) of module 'module145' [project/vivado/rtl.v:286]
WARNING: [Synth 8-689] width (16) of port connection 'wire147' does not match port width (14) of module 'module145' [project/vivado/rtl.v:286]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (1296) of module 'module30' [project/vivado/rtl.v:287]
WARNING: [Synth 8-689] width (13) of port connection 'wire33' does not match port width (9) of module 'module30' [project/vivado/rtl.v:287]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (1863) of module 'module145' [project/vivado/rtl.v:290]
WARNING: [Synth 8-689] width (21) of port connection 'wire149' does not match port width (12) of module 'module145' [project/vivado/rtl.v:290]
WARNING: [Synth 8-689] width (21) of port connection 'wire147' does not match port width (14) of module 'module145' [project/vivado/rtl.v:290]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (1296) of module 'module30' [project/vivado/rtl.v:408]
WARNING: [Synth 8-689] width (17) of port connection 'wire33' does not match port width (9) of module 'module30' [project/vivado/rtl.v:408]
WARNING: [Synth 8-689] width (15) of port connection 'wire32' does not match port width (5) of module 'module30' [project/vivado/rtl.v:408]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [project/vivado/rtl.v:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg288_reg' and it is trimmed from '15' to '1' bits. [project/vivado/rtl.v:1777]
WARNING: [Synth 8-6014] Unused sequential element reg381_reg was removed.  [project/vivado/rtl.v:1269]
WARNING: [Synth 8-6014] Unused sequential element reg382_reg was removed.  [project/vivado/rtl.v:1268]
WARNING: [Synth 8-6014] Unused sequential element reg383_reg was removed.  [project/vivado/rtl.v:1267]
WARNING: [Synth 8-6014] Unused sequential element reg384_reg was removed.  [project/vivado/rtl.v:1266]
WARNING: [Synth 8-6014] Unused sequential element reg466_reg was removed.  [project/vivado/rtl.v:886]
WARNING: [Synth 8-6014] Unused sequential element reg467_reg was removed.  [project/vivado/rtl.v:885]
WARNING: [Synth 8-3917] design top has port y[1366] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1365] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1364] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1363] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1362] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1361] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1360] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1359] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1358] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1357] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1356] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1355] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1354] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1353] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1352] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1351] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1350] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1349] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1348] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1347] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1346] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1345] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1344] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1343] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1342] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1341] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1340] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1339] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1338] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1337] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1336] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1335] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1334] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1333] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1332] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1331] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1330] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1329] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1328] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1327] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1326] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1325] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1324] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1323] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1322] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1321] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1320] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1319] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1318] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1317] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1316] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1315] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1314] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1313] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1312] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1311] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1310] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1309] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1308] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1307] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1306] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1305] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1304] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1303] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1302] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1301] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1300] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1299] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1298] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1297] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1296] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1295] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1294] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1293] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1292] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1290] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1289] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1288] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1287] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1286] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1285] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1284] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1283] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1282] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1281] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1280] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1279] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[963] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[962] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[961] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[960] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[959] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[913] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[912] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[911] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[910] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[909] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[908] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[907] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1913.637 ; gain = 533.523 ; free physical = 6428 ; free virtual = 100667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1931.449 ; gain = 551.336 ; free physical = 6285 ; free virtual = 100525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.453 ; gain = 559.340 ; free physical = 6280 ; free virtual = 100519
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'reg465_reg' and it is trimmed from '18' to '10' bits. [project/vivado/rtl.v:887]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg606_reg' and it is trimmed from '19' to '11' bits. [project/vivado/rtl.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'forvar97' [project/vivado/rtl.v:2649]
WARNING: [Synth 8-327] inferring latch for variable 'forvar135' [project/vivado/rtl.v:2637]
WARNING: [Synth 8-5577] Initial value set on signal reg189 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [project/vivado/rtl.v:1708]
WARNING: [Synth 8-327] inferring latch for variable 'forvar169' [project/vivado/rtl.v:1906]
WARNING: [Synth 8-327] inferring latch for variable 'forvar184' [project/vivado/rtl.v:1900]
WARNING: [Synth 8-327] inferring latch for variable 'forvar198' [project/vivado/rtl.v:1898]
WARNING: [Synth 8-327] inferring latch for variable 'forvar210' [project/vivado/rtl.v:1897]
WARNING: [Synth 8-327] inferring latch for variable 'forvar230' [project/vivado/rtl.v:1894]
WARNING: [Synth 8-327] inferring latch for variable 'forvar266' [project/vivado/rtl.v:1887]
WARNING: [Synth 8-327] inferring latch for variable 'forvar301' [project/vivado/rtl.v:1348]
WARNING: [Synth 8-327] inferring latch for variable 'forvar310' [project/vivado/rtl.v:1346]
WARNING: [Synth 8-327] inferring latch for variable 'forvar344' [project/vivado/rtl.v:1338]
WARNING: [Synth 8-327] inferring latch for variable 'forvar380' [project/vivado/rtl.v:1332]
WARNING: [Synth 8-327] inferring latch for variable 'forvar525' [project/vivado/rtl.v:230]
WARNING: [Synth 8-327] inferring latch for variable 'forvar530' [project/vivado/rtl.v:228]
WARNING: [Synth 8-327] inferring latch for variable 'forvar536' [project/vivado/rtl.v:225]
WARNING: [Synth 8-327] inferring latch for variable 'forvar543' [project/vivado/rtl.v:223]
WARNING: [Synth 8-327] inferring latch for variable 'forvar562' [project/vivado/rtl.v:219]
WARNING: [Synth 8-327] inferring latch for variable 'forvar565' [project/vivado/rtl.v:218]
WARNING: [Synth 8-327] inferring latch for variable 'forvar573' [project/vivado/rtl.v:216]
WARNING: [Synth 8-327] inferring latch for variable 'forvar576' [project/vivado/rtl.v:215]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1956.367 ; gain = 576.254 ; free physical = 5866 ; free virtual = 100112
---------------------------------------------------------------------------------
3) of port connection 'wire392' does not match port width (4) of module 'module390' [project/vivado/rtl.v:688]
INFO: [Synth 8-6157] synthesizing module 'module418' [project/vivado/rtl.v:827]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module418' (0#1) [project/vivado/rtl.v:827]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (497) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (12) of port connection 'wire422' does not match port width (10) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (21) of port connection 'wire421' does not match port width (7) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (19) of port connection 'wire420' does not match port width (11) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (13) of port connection 'wire419' does not match port width (10) of module 'module418' [project/vivado/rtl.v:694]
WARNING: [Synth 8-689] width (10) of port connection 'wire393' does not match port width (8) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (185) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (21) of port connection 'wire392' does not match port width (4) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (21) of port connection 'wire394' does not match port width (19) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (21) of port connection 'wire391' does not match port width (8) of module 'module390' [project/vivado/rtl.v:703]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (497) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (21) of port connection 'wire423' does not match port width (7) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (19) of port connection 'wire421' does not match port width (7) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (21) of port connection 'wire420' does not match port width (11) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (13) of port connection 'wire419' does not match port width (10) of module 'module418' [project/vivado/rtl.v:704]
WARNING: [Synth 8-689] width (21) of port connection 'wire33' does not match port width (9) of module 'module30' [project/vivado/rtl.v:706]
WARNING: [Synth 8-689] width (21) of port connection 'wire32' does not match port width (5) of module 'module30' [project/vivado/rtl.v:706]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (1296) of module 'module30' [project/vivado/rtl.v:706]
WARNING: [Synth 8-689] width (21) of port connection 'wire394' does not match port width (19) of module 'module390' [project/vivado/rtl.v:707]
WARNING: [Synth 8-689] width (17) of port connection 'wire393' does not match port width (8) of module 'module390' [project/vivado/rtl.v:707]
WARNING: [Synth 8-689] width (19) of port connection 'wire391' does not match port width (8) of module 'module390' [project/vivado/rtl.v:707]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (185) of module 'module390' [project/vivado/rtl.v:707]
WARNING: [Synth 8-689] width (21) of port connection 'wire392' does not match port width (4) of module 'module390' [project/vivado/rtl.v:707]
INFO: [Synth 8-6155] done synthesizing module 'module24' (0#1) [project/vivado/rtl.v:575]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (570) of module 'module24' [project/vivado/rtl.v:285]
WARNING: [Synth 8-689] width (21) of port connection 'wire26' does not match port width (9) of module 'module24' [project/vivado/rtl.v:285]
WARNING: [Synth 8-689] width (16) of port connection 'wire27' does not match port width (12) of module 'module24' [project/vivado/rtl.v:285]
WARNING: [Synth 8-689] width (21) of port connection 'wire29' does not match port width (19) of module 'module24' [project/vivado/rtl.v:285]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (1863) of module 'module145' [project/vivado/rtl.v:286]
WARNING: [Synth 8-689] width (16) of port connection 'wire149' does not match port width (12) of module 'module145' [project/vivado/rtl.v:286]
WARNING: [Synth 8-689] width (16) of port connection 'wire147' does not match port width (14) of module 'module145' [project/vivado/rtl.v:286]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (1296) of module 'module30' [project/vivado/rtl.v:287]
WARNING: [Synth 8-689] width (13) of port connection 'wire33' does not match port width (9) of module 'module30' [project/vivado/rtl.v:287]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (1863) of module 'module145' [project/vivado/rtl.v:290]
WARNING: [Synth 8-689] width (21) of port connection 'wire149' does not match port width (12) of module 'module145' [project/vivado/rtl.v:290]
WARNING: [Synth 8-689] width (21) of port connection 'wire147' does not match port width (14) of module 'module145' [project/vivado/rtl.v:290]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (1296) of module 'module30' [project/vivado/rtl.v:408]
WARNING: [Synth 8-689] width (17) of port connection 'wire33' does not match port width (9) of module 'module30' [project/vivado/rtl.v:408]
WARNING: [Synth 8-689] width (15) of port connection 'wire32' does not match port width (5) of module 'module30' [project/vivado/rtl.v:408]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [project/vivado/rtl.v:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg288_reg' and it is trimmed from '15' to '1' bits. [project/vivado/rtl.v:1777]
WARNING: [Synth 8-6014] Unused sequential element reg381_reg was removed.  [project/vivado/rtl.v:1269]
WARNING: [Synth 8-6014] Unused sequential element reg382_reg was removed.  [project/vivado/rtl.v:1268]
WARNING: [Synth 8-6014] Unused sequential element reg383_reg was removed.  [project/vivado/rtl.v:1267]
WARNING: [Synth 8-6014] Unused sequential element reg384_reg was removed.  [project/vivado/rtl.v:1266]
WARNING: [Synth 8-6014] Unused sequential element reg466_reg was removed.  [project/vivado/rtl.v:886]
WARNING: [Synth 8-6014] Unused sequential element reg467_reg was removed.  [project/vivado/rtl.v:885]
WARNING: [Synth 8-3917] design top has port y[1366] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1365] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1364] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1363] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1362] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1361] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1360] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1359] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1358] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1357] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1356] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1355] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1354] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1353] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1352] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1351] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1350] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1349] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1348] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1347] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1346] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1345] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1344] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1343] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1342] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1341] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1340] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1339] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1338] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1337] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1336] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1335] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1334] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1333] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1332] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1331] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1330] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1329] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1328] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1327] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1326] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1325] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1324] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1323] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1322] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1321] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1320] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1319] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1318] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1317] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1316] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1315] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1314] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1313] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1312] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1311] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1310] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1309] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1308] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1307] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1306] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1305] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1304] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1303] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1302] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1301] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1300] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1299] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1298] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1297] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1296] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1295] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1294] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1293] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1292] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1290] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1289] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1288] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1287] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1286] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1285] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1284] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1283] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1282] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1281] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1280] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1279] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[963] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[962] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[961] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[960] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[959] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[913] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[912] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[911] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[910] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[909] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[908] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[907] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1913.637 ; gain = 533.523 ; free physical = 6428 ; free virtual = 100667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1931.449 ; gain = 551.336 ; free physical = 6285 ; free virtual = 100525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.453 ; gain = 559.340 ; free physical = 6280 ; free virtual = 100519
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'reg465_reg' and it is trimmed from '18' to '10' bits. [project/vivado/rtl.v:887]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg606_reg' and it is trimmed from '19' to '11' bits. [project/vivado/rtl.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'forvar97' [project/vivado/rtl.v:2649]
WARNING: [Synth 8-327] inferring latch for variable 'forvar135' [project/vivado/rtl.v:2637]
WARNING: [Synth 8-5577] Initial value set on signal reg189 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [project/vivado/rtl.v:1708]
WARNING: [Synth 8-327] inferring latch for variable 'forvar169' [project/vivado/rtl.v:1906]
WARNING: [Synth 8-327] inferring latch for variable 'forvar184' [project/vivado/rtl.v:1900]
WARNING: [Synth 8-327] inferring latch for variable 'forvar198' [project/vivado/rtl.v:1898]
WARNING: [Synth 8-327] inferring latch for variable 'forvar210' [project/vivado/rtl.v:1897]
WARNING: [Synth 8-327] inferring latch for variable 'forvar230' [project/vivado/rtl.v:1894]
WARNING: [Synth 8-327] inferring latch for variable 'forvar266' [project/vivado/rtl.v:1887]
WARNING: [Synth 8-327] inferring latch for variable 'forvar301' [project/vivado/rtl.v:1348]
WARNING: [Synth 8-327] inferring latch for variable 'forvar310' [project/vivado/rtl.v:1346]
WARNING: [Synth 8-327] inferring latch for variable 'forvar344' [project/vivado/rtl.v:1338]
WARNING: [Synth 8-327] inferring latch for variable 'forvar380' [project/vivado/rtl.v:1332]
WARNING: [Synth 8-327] inferring latch for variable 'forvar525' [project/vivado/rtl.v:230]
WARNING: [Synth 8-327] inferring latch for variable 'forvar530' [project/vivado/rtl.v:228]
WARNING: [Synth 8-327] inferring latch for variable 'forvar536' [project/vivado/rtl.v:225]
WARNING: [Synth 8-327] inferring latch for variable 'forvar543' [project/vivado/rtl.v:223]
WARNING: [Synth 8-327] inferring latch for variable 'forvar562' [project/vivado/rtl.v:219]
WARNING: [Synth 8-327] inferring latch for variable 'forvar565' [project/vivado/rtl.v:218]
WARNING: [Synth 8-327] inferring latch for variable 'forvar573' [project/vivado/rtl.v:216]
WARNING: [Synth 8-327] inferring latch for variable 'forvar576' [project/vivado/rtl.v:215]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1956.367 ; gain = 576.254 ; free physical = 5866 ; free virtual = 100112
---------------------------------------------------------------------------------
Abnormal program termination (11)
Please check 'project/vivado/hs_err_pid596385.log' for details
