Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  2 18:11:32 2020
| Host         : user-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: d2/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.449        0.000                      0                  170        0.254        0.000                      0                  170        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.449        0.000                      0                  170        0.254        0.000                      0                  170        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 d2/k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.952ns (27.040%)  route 2.569ns (72.960%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.547     5.068    d2/CLK
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  d2/k_reg[7]/Q
                         net (fo=2, routed)           0.828     6.352    d2/k_reg[7]
    SLICE_X36Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  d2/FSM_onehot_state[4]_i_6__0/O
                         net (fo=1, routed)           0.421     6.897    d2/FSM_onehot_state[4]_i_6__0_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.021 f  d2/FSM_onehot_state[4]_i_4__0/O
                         net (fo=1, routed)           0.444     7.465    d2/FSM_onehot_state[4]_i_4__0_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.589 f  d2/FSM_onehot_state[4]_i_2__0/O
                         net (fo=4, routed)           0.876     8.465    d2/FSM_onehot_state[4]_i_2__0_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.589 r  d2/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.589    d2/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.428    14.769    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.029    15.038    d2/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 d2/k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.952ns (27.091%)  route 2.562ns (72.909%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.547     5.068    d2/CLK
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  d2/k_reg[7]/Q
                         net (fo=2, routed)           0.828     6.352    d2/k_reg[7]
    SLICE_X36Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.476 f  d2/FSM_onehot_state[4]_i_6__0/O
                         net (fo=1, routed)           0.421     6.897    d2/FSM_onehot_state[4]_i_6__0_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.021 f  d2/FSM_onehot_state[4]_i_4__0/O
                         net (fo=1, routed)           0.444     7.465    d2/FSM_onehot_state[4]_i_4__0_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.589 f  d2/FSM_onehot_state[4]_i_2__0/O
                         net (fo=4, routed)           0.869     8.458    d2/FSM_onehot_state[4]_i_2__0_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.582 r  d2/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.582    d2/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.428    14.769    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.031    15.040    d2/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 d2/k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.978ns (27.574%)  route 2.569ns (72.426%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.547     5.068    d2/CLK
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  d2/k_reg[7]/Q
                         net (fo=2, routed)           0.828     6.352    d2/k_reg[7]
    SLICE_X36Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.476 r  d2/FSM_onehot_state[4]_i_6__0/O
                         net (fo=1, routed)           0.421     6.897    d2/FSM_onehot_state[4]_i_6__0_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.021 r  d2/FSM_onehot_state[4]_i_4__0/O
                         net (fo=1, routed)           0.444     7.465    d2/FSM_onehot_state[4]_i_4__0_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  d2/FSM_onehot_state[4]_i_2__0/O
                         net (fo=4, routed)           0.876     8.465    d2/FSM_onehot_state[4]_i_2__0_n_0
    SLICE_X36Y25         LUT3 (Prop_lut3_I1_O)        0.150     8.615 r  d2/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.615    d2/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.428    14.769    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.075    15.084    d2/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 d2/k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.981ns (27.688%)  route 2.562ns (72.312%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.547     5.068    d2/CLK
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  d2/k_reg[7]/Q
                         net (fo=2, routed)           0.828     6.352    d2/k_reg[7]
    SLICE_X36Y27         LUT4 (Prop_lut4_I1_O)        0.124     6.476 r  d2/FSM_onehot_state[4]_i_6__0/O
                         net (fo=1, routed)           0.421     6.897    d2/FSM_onehot_state[4]_i_6__0_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.021 r  d2/FSM_onehot_state[4]_i_4__0/O
                         net (fo=1, routed)           0.444     7.465    d2/FSM_onehot_state[4]_i_4__0_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  d2/FSM_onehot_state[4]_i_2__0/O
                         net (fo=4, routed)           0.869     8.458    d2/FSM_onehot_state[4]_i_2__0_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.153     8.611 r  d2/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.611    d2/FSM_onehot_state[4]_i_1__0_n_0
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.428    14.769    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.075    15.084    d2/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.546ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.746ns (24.951%)  route 2.244ns (75.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.545     5.066    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  d2/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.863     6.348    d2/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.327     6.675 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.381     8.056    d2/k[0]_i_2__0_n_0
    SLICE_X37Y30         FDRE                                         r  d2/k_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.434    14.775    d2/CLK
    SLICE_X37Y30         FDRE                                         r  d2/k_reg[20]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y30         FDRE (Setup_fdre_C_CE)      -0.413    14.602    d2/k_reg[20]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  6.546    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.746ns (26.185%)  route 2.103ns (73.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.545     5.066    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  d2/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.863     6.348    d2/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.327     6.675 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.240     7.915    d2/k[0]_i_2__0_n_0
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.434    14.775    d2/CLK
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[16]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y29         FDRE (Setup_fdre_C_CE)      -0.413    14.602    d2/k_reg[16]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.746ns (26.185%)  route 2.103ns (73.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.545     5.066    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  d2/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.863     6.348    d2/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.327     6.675 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.240     7.915    d2/k[0]_i_2__0_n_0
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.434    14.775    d2/CLK
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[17]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y29         FDRE (Setup_fdre_C_CE)      -0.413    14.602    d2/k_reg[17]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.746ns (26.185%)  route 2.103ns (73.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.545     5.066    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  d2/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.863     6.348    d2/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.327     6.675 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.240     7.915    d2/k[0]_i_2__0_n_0
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.434    14.775    d2/CLK
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[18]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y29         FDRE (Setup_fdre_C_CE)      -0.413    14.602    d2/k_reg[18]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.746ns (26.185%)  route 2.103ns (73.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.545     5.066    d2/CLK
    SLICE_X36Y25         FDRE                                         r  d2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  d2/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.863     6.348    d2/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.327     6.675 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.240     7.915    d2/k[0]_i_2__0_n_0
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.434    14.775    d2/CLK
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[19]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y29         FDRE (Setup_fdre_C_CE)      -0.413    14.602    d2/k_reg[19]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 d1/k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.014ns (31.317%)  route 2.224ns (68.683%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.549     5.070    d1/CLK
    SLICE_X42Y22         FDRE                                         r  d1/k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  d1/k_reg[7]/Q
                         net (fo=2, routed)           0.809     6.398    d1/k_reg[7]
    SLICE_X43Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  d1/FSM_onehot_state[4]_i_6/O
                         net (fo=1, routed)           0.406     6.928    d1/FSM_onehot_state[4]_i_6_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.052 f  d1/FSM_onehot_state[4]_i_4/O
                         net (fo=1, routed)           0.433     7.485    d1/FSM_onehot_state[4]_i_4_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.609 f  d1/FSM_onehot_state[4]_i_2/O
                         net (fo=4, routed)           0.575     8.184    d1/FSM_onehot_state[4]_i_2_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.308 r  d1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.308    d1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  d1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.430    14.771    d1/CLK
    SLICE_X41Y24         FDRE                                         r  d1/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.029    15.039    d1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  6.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mux1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    mux1/CLK
    SLICE_X46Y33         FDRE                                         r  mux1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mux1/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.721    mux1/counter_reg_n_0_[10]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  mux1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    mux1/counter_reg[8]_i_1_n_5
    SLICE_X46Y33         FDRE                                         r  mux1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.954    mux1/CLK
    SLICE_X46Y33         FDRE                                         r  mux1/counter_reg[10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.134     1.576    mux1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mux1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.443    mux1/CLK
    SLICE_X46Y34         FDRE                                         r  mux1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  mux1/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.722    mux1/counter_reg_n_0_[14]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  mux1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    mux1/counter_reg[12]_i_1_n_5
    SLICE_X46Y34         FDRE                                         r  mux1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.828     1.955    mux1/CLK
    SLICE_X46Y34         FDRE                                         r  mux1/counter_reg[14]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.134     1.577    mux1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mux1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.557     1.440    mux1/CLK
    SLICE_X46Y31         FDRE                                         r  mux1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  mux1/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.719    mux1/counter_reg_n_0_[2]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  mux1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    mux1/counter_reg[0]_i_1_n_5
    SLICE_X46Y31         FDRE                                         r  mux1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.825     1.952    mux1/CLK
    SLICE_X46Y31         FDRE                                         r  mux1/counter_reg[2]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.134     1.574    mux1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mux1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    mux1/CLK
    SLICE_X46Y32         FDRE                                         r  mux1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  mux1/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.720    mux1/counter_reg_n_0_[6]
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  mux1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    mux1/counter_reg[4]_i_1_n_5
    SLICE_X46Y32         FDRE                                         r  mux1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.953    mux1/CLK
    SLICE_X46Y32         FDRE                                         r  mux1/counter_reg[6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.134     1.575    mux1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d2/k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.436    d2/CLK
    SLICE_X37Y27         FDRE                                         r  d2/k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  d2/k_reg[11]/Q
                         net (fo=2, routed)           0.117     1.694    d2/k_reg[11]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  d2/k_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    d2/k_reg[8]_i_1__0_n_4
    SLICE_X37Y27         FDRE                                         r  d2/k_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.819     1.946    d2/CLK
    SLICE_X37Y27         FDRE                                         r  d2/k_reg[11]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    d2/k_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d2/k_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.436    d2/CLK
    SLICE_X37Y28         FDRE                                         r  d2/k_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  d2/k_reg[15]/Q
                         net (fo=2, routed)           0.119     1.696    d2/k_reg[15]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  d2/k_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.804    d2/k_reg[12]_i_1__0_n_4
    SLICE_X37Y28         FDRE                                         r  d2/k_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.820     1.947    d2/CLK
    SLICE_X37Y28         FDRE                                         r  d2/k_reg[15]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.105     1.541    d2/k_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d2/k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.551     1.434    d2/CLK
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  d2/k_reg[7]/Q
                         net (fo=2, routed)           0.120     1.695    d2/k_reg[7]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  d2/k_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    d2/k_reg[4]_i_1__0_n_4
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     1.944    d2/CLK
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[7]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    d2/k_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d2/k_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.554     1.437    d2/CLK
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  d2/k_reg[19]/Q
                         net (fo=2, routed)           0.120     1.698    d2/k_reg[19]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  d2/k_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    d2/k_reg[16]_i_1__0_n_4
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    d2/CLK
    SLICE_X37Y29         FDRE                                         r  d2/k_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    d2/k_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d2/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.550     1.433    d2/CLK
    SLICE_X37Y25         FDRE                                         r  d2/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  d2/k_reg[3]/Q
                         net (fo=2, routed)           0.120     1.694    d2/k_reg[3]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  d2/k_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.802    d2/k_reg[0]_i_3__0_n_4
    SLICE_X37Y25         FDRE                                         r  d2/k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.816     1.943    d2/CLK
    SLICE_X37Y25         FDRE                                         r  d2/k_reg[3]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    d2/k_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 d2/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.551     1.434    d2/CLK
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  d2/k_reg[4]/Q
                         net (fo=2, routed)           0.114     1.689    d2/k_reg[4]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  d2/k_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.804    d2/k_reg[4]_i_1__0_n_7
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     1.944    d2/CLK
    SLICE_X37Y26         FDRE                                         r  d2/k_reg[4]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    d2/k_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   d1/k_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y23   d1/k_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y23   d1/k_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24   d1/k_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24   d1/k_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24   d1/k_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24   d1/k_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25   d1/k_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y25   d1/k_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   d1/k_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   d1/k_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   d1/k_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   d1/k_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   d1/k_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   d1/k_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   d1/k_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   d1/k_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y24   d1/k_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   d1/k_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   d1/k_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   d1/k_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   d1/k_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y23   d1/k_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   d1/k_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y26   d1/k_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   d1/k_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   d1/k_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   d1/k_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   d1/k_reg[7]/C



