<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMBaseRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMBaseRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMBaseRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMBaseRegisterInfo.h - ARM Register Information Impl ---*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the base ARM implementation of TargetRegisterInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCTargetDesc_2ARMBaseInfo_8h.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="ARMBaseRegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   24</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;ARMGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/// Register allocation hints.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMRI.html">   32</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>ARMRI {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="comment">// Used for LDRD register pairs</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349af83bd18d3419478667dd162f113dabb5">   36</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349af83bd18d3419478667dd162f113dabb5">RegPairOdd</a>  = 1,</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349a2ae32bcb4cedddc631c44e40903546ec">   37</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349a2ae32bcb4cedddc631c44e40903546ec">RegPairEven</a> = 2,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">// Used to hint for lr in t2DoLoopStart</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349a450efd7bc999a24dcf0e793056da5958">   39</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349a450efd7bc999a24dcf0e793056da5958">RegLR</a> = 3</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  };</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;} <span class="comment">// end namespace ARMRI</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/// isARMArea1Register - Returns true if the register is a low register (r0-r7)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/// or a stack/pc register that we should push/pop.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm.html#acc2f435f97132e39870d854ee3ee9f6e">   46</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#acc2f435f97132e39870d854ee3ee9f6e">isARMArea1Register</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">bool</span> SplitFramePushPop) {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">using namespace </span>ARM;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">case</span> R0:  <span class="keywordflow">case</span> R1:  <span class="keywordflow">case</span> <a class="code" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>:  <span class="keywordflow">case</span> R3:</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="MathExtras_8h.html#a166646d6a4037a236119b6e156051d90">R4</a>:  <span class="keywordflow">case</span> R5:  <span class="keywordflow">case</span> <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a>:  <span class="keywordflow">case</span> R7:</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">case</span> LR:  <span class="keywordflow">case</span> SP:  <span class="keywordflow">case</span> PC:</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">case</span> R8:  <span class="keywordflow">case</span> R9:  <span class="keywordflow">case</span> R10: <span class="keywordflow">case</span> R11: <span class="keywordflow">case</span> R12:</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      <span class="comment">// For iOS we want r7 and lr to be next to each other.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <span class="keywordflow">return</span> !SplitFramePushPop;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  }</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm.html#a469e4dba3ccbd85531aa29ad1d18bc52">   62</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a469e4dba3ccbd85531aa29ad1d18bc52">isARMArea2Register</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">bool</span> SplitFramePushPop) {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">using namespace </span>ARM;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">case</span> R8: <span class="keywordflow">case</span> R9: <span class="keywordflow">case</span> R10: <span class="keywordflow">case</span> R11: <span class="keywordflow">case</span> R12:</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <span class="comment">// iOS has this second area.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <span class="keywordflow">return</span> SplitFramePushPop;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  }</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm.html#a28077179c34d870e4519d2550616a947">   74</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a28077179c34d870e4519d2550616a947">isSplitFPArea1Register</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                          <span class="keywordtype">bool</span> SplitFramePushPop) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keyword">using namespace </span>ARM;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">case</span> R0:  <span class="keywordflow">case</span> R1:  <span class="keywordflow">case</span> <a class="code" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>:  <span class="keywordflow">case</span> R3:</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="MathExtras_8h.html#a166646d6a4037a236119b6e156051d90">R4</a>:  <span class="keywordflow">case</span> R5:  <span class="keywordflow">case</span> <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a>:  <span class="keywordflow">case</span> R7:</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">case</span> R8:  <span class="keywordflow">case</span> R9:  <span class="keywordflow">case</span> R10: <span class="keywordflow">case</span> R12:</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">case</span> SP:  <span class="keywordflow">case</span> PC:</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm.html#aed28d1b98121c19be6090b6703f426bc">   89</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aed28d1b98121c19be6090b6703f426bc">isSplitFPArea2Register</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                          <span class="keywordtype">bool</span> SplitFramePushPop) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keyword">using namespace </span>ARM;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">case</span> R11: <span class="keywordflow">case</span> LR:</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  }</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm.html#a63bfbc74a74be26bc4bd6487b2e77331">  101</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a63bfbc74a74be26bc4bd6487b2e77331">isARMArea3Register</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">bool</span> SplitFramePushPop) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">using namespace </span>ARM;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">case</span> D15: <span class="keywordflow">case</span> D14: <span class="keywordflow">case</span> D13: <span class="keywordflow">case</span> D12:</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">case</span> D11: <span class="keywordflow">case</span> D10: <span class="keywordflow">case</span> D9:  <span class="keywordflow">case</span> D8:</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">case</span> D7:  <span class="keywordflow">case</span> D6:  <span class="keywordflow">case</span> D5:  <span class="keywordflow">case</span> D4:</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">case</span> D3:  <span class="keywordflow">case</span> D2:  <span class="keywordflow">case</span> D1:  <span class="keywordflow">case</span> D0:</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">case</span> D31: <span class="keywordflow">case</span> D30: <span class="keywordflow">case</span> D29: <span class="keywordflow">case</span> D28:</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">case</span> D27: <span class="keywordflow">case</span> D26: <span class="keywordflow">case</span> D25: <span class="keywordflow">case</span> D24:</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">case</span> D23: <span class="keywordflow">case</span> D22: <span class="keywordflow">case</span> D21: <span class="keywordflow">case</span> D20:</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">case</span> D19: <span class="keywordflow">case</span> D18: <span class="keywordflow">case</span> D17: <span class="keywordflow">case</span> D16:</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab75a6192f520e98f9328bd40c28f6a05">  119</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ab75a6192f520e98f9328bd40c28f6a05">isCalleeSavedRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *CSRegs) {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; CSRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> == CSRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html">  127</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> : <span class="keyword">public</span> <a class="code" href="classARMGenRegisterInfo.html">ARMGenRegisterInfo</a> {</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// BasePtr - ARM physical register used as a base ptr in complex stack</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// frames. I.e., when we need a 3rd base, not just SP and FP, due to</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// variable size stack objects.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">  132</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">BasePtr</a> = <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Can be only subclassed.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a2ab05262ecfea64a231a017677192927">ARMBaseRegisterInfo</a>();</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// Return the opcode that implements &#39;Op&#39;, or 0 if no opcode</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a97b1c6e810b7c14789e149ab97101ddd">getOpcode</a>(<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// Code Generation virtual methods...</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a8ae827683289cd88fddbe641f8608b9b">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ae538c50015c12adeb2477f4ee4b6d2f8">getCalleeSavedRegsViaCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#abb9d03a862069b7f3c4f446e0be8b826">getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                       <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a2ff75e03dd1389eb5ee642d134e15caf">getNoPreservedMask</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac429f32d6cfbb8ea856855221d7b0324">getTLSCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a5e55ddeb12d25d6b87b3237661967c62">getSjLjDispatchPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// getThisReturnPreservedMask - Returns a call preserved mask specific to the</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// case that &#39;returned&#39; is on an i32 first argument if the calling convention</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// is one that can (partially) model this attribute with a preserved mask</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// (i.e. it is a calling convention that uses the same register for the first</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// i32 argument and an i32 return value)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  /// Should return NULL in the case that the calling convention does not have</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// this property</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aee22c8e9e9eb4ac9413ce2adf676379c">getThisReturnPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                             <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#adfe29209cd2ac4c05d0f3739ec62d4fe">getIntraCallClobberedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ab20d327887091b2623315d7154f115a2">isAsmClobberable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                       <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#adb3bbd8da3d2794c25c551a779fef663">isInlineAsmReadOnlyReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                              <span class="keywordtype">unsigned</span> PhysReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac941eb7de76a190c2cf9c3957f716e46">getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                     <span class="keywordtype">unsigned</span> Kind = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ae0f82d201deb3b2ab7fc56508761c752">getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a7d9301f2db70078a258c683a1046f569">getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#afe522c5b4605ba12fa3167e7959b6645">getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                               <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a77b81cc14aafd09d0e380b123cd06d51">getRegAllocationHints</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VirtReg, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *Matrix) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a2e4e7b801f3b166aebe037d065fa6923">updateRegAllocHint</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> NewReg,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">hasBasePointer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aee75d3e9f0900bee26680be79a90f9a3">canRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  int64_t <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                   <span class="keywordtype">int</span> Idx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ae7508374329448fb4210c15d9cc79ad7">needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac02c01e89c0ac7acc53bb50aeac772ac">materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                        int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac69f26dc070e18750b9974aaa24565ed">resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                         int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0f78fc5fd7a7ad8a92ce3a0ba77aecf4">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                          int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa0eb9ad617a055468d105965502662c5">cannotEliminateFrame</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// Debug information queries.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#afffd40779f75bf01f506173853995976">  209</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#afffd40779f75bf01f506173853995976">getBaseRegister</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">BasePtr</a>; }</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// emitLoadConstPool - Emits a load from constpool to materialize the</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// specified immediate.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a5e4563cae7f10b41cdff9a61f1f6aaab">emitLoadConstPool</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                    <span class="keywordtype">int</span> Val, <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                    <a class="code" href="classllvm_1_1Register.html">Register</a> PredReg = <a class="code" href="classllvm_1_1Register.html">Register</a>(),</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                    <span class="keywordtype">unsigned</span> MIFlags = <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  /// Code Generation virtual methods...</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ac25ab1983ee8331e6281acb26981712a">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aff38ab5d18db335f91dd3fe93ff4014d">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a4ab4194265d15e3af4f75a6630321156">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a6f318a4b1d38e66b324c0748304e60de">eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                           <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  /// SrcRC and DstRC will be morphed into NewRC if this returns true</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0dc0ac22a4727eaf94ec9a2fff5fa8b5">shouldCoalesce</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                      <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                      <span class="keywordtype">unsigned</span> DstSubReg,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                      <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a4360b9c445d8cc8fa2328c483241eff9">shouldRewriteCopySrc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                            <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                            <span class="keywordtype">unsigned</span> SrcSubReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a828dacf15247e4e01d0b7ca88a6db6c3">  245</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a828dacf15247e4e01d0b7ca88a6db6c3">getSEHRegNum</a>(<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> getEncodingValue(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>); }</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;};</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a8ae827683289cd88fddbe641f8608b9b"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a8ae827683289cd88fddbe641f8608b9b">llvm::ARMBaseRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdoc">Code Generation virtual methods...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00063">ARMBaseRegisterInfo.cpp:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ac02c01e89c0ac7acc53bb50aeac772ac"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac02c01e89c0ac7acc53bb50aeac772ac">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">Register materializeFrameBaseRegister(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override</div><div class="ttdoc">materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00665">ARMBaseRegisterInfo.cpp:665</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ae538c50015c12adeb2477f4ee4b6d2f8"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae538c50015c12adeb2477f4ee4b6d2f8">llvm::ARMBaseRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00121">ARMBaseRegisterInfo.cpp:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a4360b9c445d8cc8fa2328c483241eff9"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a4360b9c445d8cc8fa2328c483241eff9">llvm::ARMBaseRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00936">ARMBaseRegisterInfo.cpp:936</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_aee22c8e9e9eb4ac9413ce2adf676379c"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aee22c8e9e9eb4ac9413ce2adf676379c">llvm::ARMBaseRegisterInfo::getThisReturnPreservedMask</a></div><div class="ttdeci">const uint32_t * getThisReturnPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">getThisReturnPreservedMask - Returns a call preserved mask specific to the case that 'returned' is on...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00175">ARMBaseRegisterInfo.cpp:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ae0f82d201deb3b2ab7fc56508761c752"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae0f82d201deb3b2ab7fc56508761c752">llvm::ARMBaseRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00292">ARMBaseRegisterInfo.cpp:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a828dacf15247e4e01d0b7ca88a6db6c3"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a828dacf15247e4e01d0b7ca88a6db6c3">llvm::ARMBaseRegisterInfo::getSEHRegNum</a></div><div class="ttdeci">int getSEHRegNum(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00245">ARMBaseRegisterInfo.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ac941eb7de76a190c2cf9c3957f716e46"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac941eb7de76a190c2cf9c3957f716e46">llvm::ARMBaseRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00286">ARMBaseRegisterInfo.cpp:286</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMRI_html_ab1a011517d6db012f106bc00a1084349a2ae32bcb4cedddc631c44e40903546ec"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349a2ae32bcb4cedddc631c44e40903546ec">llvm::ARMRI::RegPairEven</a></div><div class="ttdeci">@ RegPairEven</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00037">ARMBaseRegisterInfo.h:37</a></div></div>
<div class="ttc" id="aMathExtras_8h_html_a166646d6a4037a236119b6e156051d90"><div class="ttname"><a href="MathExtras_8h.html#a166646d6a4037a236119b6e156051d90">R4</a></div><div class="ttdeci">#define R4(n)</div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a0f78fc5fd7a7ad8a92ce3a0ba77aecf4"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0f78fc5fd7a7ad8a92ce3a0ba77aecf4">llvm::ARMBaseRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00721">ARMBaseRegisterInfo.cpp:721</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a235a0e236caca418542d097c0f0fca9c"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00531">ARMBaseRegisterInfo.cpp:531</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_afffd40779f75bf01f506173853995976"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#afffd40779f75bf01f506173853995976">llvm::ARMBaseRegisterInfo::getBaseRegister</a></div><div class="ttdeci">Register getBaseRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00209">ARMBaseRegisterInfo.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ac25ab1983ee8331e6281acb26981712a"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac25ab1983ee8331e6281acb26981712a">llvm::ARMBaseRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Code Generation virtual methods...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00516">ARMBaseRegisterInfo.cpp:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a97b1c6e810b7c14789e149ab97101ddd"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a97b1c6e810b7c14789e149ab97101ddd">llvm::ARMBaseRegisterInfo::getOpcode</a></div><div class="ttdeci">unsigned getOpcode(int Op) const</div></div>
<div class="ttc" id="aMathExtras_8h_html_a9211f62d8e1e6de999eaa63ec0f6ae02"><div class="ttname"><a href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a></div><div class="ttdeci">#define R2(n)</div></div>
<div class="ttc" id="anamespacellvm_html_aed28d1b98121c19be6090b6703f426bc"><div class="ttname"><a href="namespacellvm.html#aed28d1b98121c19be6090b6703f426bc">llvm::isSplitFPArea2Register</a></div><div class="ttdeci">static bool isSplitFPArea2Register(unsigned Reg, bool SplitFramePushPop)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00089">ARMBaseRegisterInfo.h:89</a></div></div>
<div class="ttc" id="aMCTargetDesc_2ARMBaseInfo_8h_html"><div class="ttname"><a href="MCTargetDesc_2ARMBaseInfo_8h.html">ARMBaseInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ab064b648d7048dcfa869dc4021c54859"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">llvm::ARMBaseRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00485">ARMBaseRegisterInfo.cpp:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMRI_html_ab1a011517d6db012f106bc00a1084349af83bd18d3419478667dd162f113dabb5"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349af83bd18d3419478667dd162f113dabb5">llvm::ARMRI::RegPairOdd</a></div><div class="ttdeci">@ RegPairOdd</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00036">ARMBaseRegisterInfo.h:36</a></div></div>
<div class="ttc" id="aclassARMGenRegisterInfo_html"><div class="ttname"><a href="classARMGenRegisterInfo.html">ARMGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a77b81cc14aafd09d0e380b123cd06d51"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a77b81cc14aafd09d0e380b123cd06d51">llvm::ARMBaseRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">bool getRegAllocationHints(Register VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00336">ARMBaseRegisterInfo.cpp:336</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_abb9d03a862069b7f3c4f446e0be8b826"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#abb9d03a862069b7f3c4f446e0be8b826">llvm::ARMBaseRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00131">ARMBaseRegisterInfo.cpp:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_aa0eb9ad617a055468d105965502662c5"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aa0eb9ad617a055468d105965502662c5">llvm::ARMBaseRegisterInfo::cannotEliminateFrame</a></div><div class="ttdeci">bool cannotEliminateFrame(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00476">ARMBaseRegisterInfo.cpp:476</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a5e55ddeb12d25d6b87b3237661967c62"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a5e55ddeb12d25d6b87b3237661967c62">llvm::ARMBaseRegisterInfo::getSjLjDispatchPreservedMask</a></div><div class="ttdeci">const uint32_t * getSjLjDispatchPreservedMask(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00166">ARMBaseRegisterInfo.cpp:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_adb3bbd8da3d2794c25c551a779fef663"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#adb3bbd8da3d2794c25c551a779fef663">llvm::ARMBaseRegisterInfo::isInlineAsmReadOnlyReg</a></div><div class="ttdeci">bool isInlineAsmReadOnlyReg(const MachineFunction &amp;MF, unsigned PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00240">ARMBaseRegisterInfo.cpp:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdeci">@ AL</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00045">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a6f318a4b1d38e66b324c0748304e60de"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a6f318a4b1d38e66b324c0748304e60de">llvm::ARMBaseRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">bool eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00790">ARMBaseRegisterInfo.cpp:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMRI_html_ab1a011517d6db012f106bc00a1084349a450efd7bc999a24dcf0e793056da5958"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#ab1a011517d6db012f106bc00a1084349a450efd7bc999a24dcf0e793056da5958">llvm::ARMRI::RegLR</a></div><div class="ttdeci">@ RegLR</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00039">ARMBaseRegisterInfo.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab75a6192f520e98f9328bd40c28f6a05"><div class="ttname"><a href="namespacellvm.html#ab75a6192f520e98f9328bd40c28f6a05">llvm::isCalleeSavedRegister</a></div><div class="ttdeci">static bool isCalleeSavedRegister(unsigned Reg, const MCPhysReg *CSRegs)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00119">ARMBaseRegisterInfo.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdeci">@ NoFlags</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00083">MachineInstr.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a2ff75e03dd1389eb5ee642d134e15caf"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a2ff75e03dd1389eb5ee642d134e15caf">llvm::ARMBaseRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00154">ARMBaseRegisterInfo.cpp:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ac69f26dc070e18750b9974aaa24565ed"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac69f26dc070e18750b9974aaa24565ed">llvm::ARMBaseRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00693">ARMBaseRegisterInfo.cpp:693</a></div></div>
<div class="ttc" id="aMathExtras_8h_html_ace331bebb5bd2780b8dfb7e6e97db7dd"><div class="ttname"><a href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a></div><div class="ttdeci">#define R6(n)</div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ac429f32d6cfbb8ea856855221d7b0324"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac429f32d6cfbb8ea856855221d7b0324">llvm::ARMBaseRegisterInfo::getTLSCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getTLSCallPreservedMask(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00159">ARMBaseRegisterInfo.cpp:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a0dc0ac22a4727eaf94ec9a2fff5fa8b5"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0dc0ac22a4727eaf94ec9a2fff5fa8b5">llvm::ARMBaseRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdoc">SrcRC and DstRC will be morphed into NewRC if this returns true.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00877">ARMBaseRegisterInfo.cpp:877</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ab20d327887091b2623315d7154f115a2"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ab20d327887091b2623315d7154f115a2">llvm::ARMBaseRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00236">ARMBaseRegisterInfo.cpp:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ae7508374329448fb4210c15d9cc79ad7"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae7508374329448fb4210c15d9cc79ad7">llvm::ARMBaseRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdoc">needsFrameBaseReg - Returns true if the instruction's frame index reference would be better served by...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00584">ARMBaseRegisterInfo.cpp:584</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_html_a469e4dba3ccbd85531aa29ad1d18bc52"><div class="ttname"><a href="namespacellvm.html#a469e4dba3ccbd85531aa29ad1d18bc52">llvm::isARMArea2Register</a></div><div class="ttdeci">static bool isARMArea2Register(unsigned Reg, bool SplitFramePushPop)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00062">ARMBaseRegisterInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a7d9301f2db70078a258c683a1046f569"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a7d9301f2db70078a258c683a1046f569">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00256">ARMBaseRegisterInfo.cpp:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a185c9e3a52cfad64d466568e38c70308"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">llvm::ARMBaseRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00200">ARMBaseRegisterInfo.cpp:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html">llvm::ARMBaseRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00127">ARMBaseRegisterInfo.h:127</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_aff38ab5d18db335f91dd3fe93ff4014d"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aff38ab5d18db335f91dd3fe93ff4014d">llvm::ARMBaseRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00521">ARMBaseRegisterInfo.cpp:521</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_aee75d3e9f0900bee26680be79a90f9a3"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aee75d3e9f0900bee26680be79a90f9a3">llvm::ARMBaseRegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00453">ARMBaseRegisterInfo.cpp:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_afe522c5b4605ba12fa3167e7959b6645"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#afe522c5b4605ba12fa3167e7959b6645">llvm::ARMBaseRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00299">ARMBaseRegisterInfo.cpp:299</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a4ab4194265d15e3af4f75a6630321156"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a4ab4194265d15e3af4f75a6630321156">llvm::ARMBaseRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00526">ARMBaseRegisterInfo.cpp:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ad7d3d20d0e64bd376f5dd31b1ffc716f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">llvm::ARMBaseRegisterInfo::BasePtr</a></div><div class="ttdeci">unsigned BasePtr</div><div class="ttdoc">BasePtr - ARM physical register used as a base ptr in complex stack frames.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00132">ARMBaseRegisterInfo.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00030">ARMBaseInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_adfe29209cd2ac4c05d0f3739ec62d4fe"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#adfe29209cd2ac4c05d0f3739ec62d4fe">llvm::ARMBaseRegisterInfo::getIntraCallClobberedRegs</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getIntraCallClobberedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00193">ARMBaseRegisterInfo.cpp:193</a></div></div>
<div class="ttc" id="anamespacellvm_html_a63bfbc74a74be26bc4bd6487b2e77331"><div class="ttname"><a href="namespacellvm.html#a63bfbc74a74be26bc4bd6487b2e77331">llvm::isARMArea3Register</a></div><div class="ttdeci">static bool isARMArea3Register(unsigned Reg, bool SplitFramePushPop)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00101">ARMBaseRegisterInfo.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_html_a28077179c34d870e4519d2550616a947"><div class="ttname"><a href="namespacellvm.html#a28077179c34d870e4519d2550616a947">llvm::isSplitFPArea1Register</a></div><div class="ttdeci">static bool isSplitFPArea1Register(unsigned Reg, bool SplitFramePushPop)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00074">ARMBaseRegisterInfo.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a0e2ca33d941092c36d88209114f6fa8f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">llvm::ARMBaseRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00416">ARMBaseRegisterInfo.cpp:416</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a2e4e7b801f3b166aebe037d065fa6923"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a2e4e7b801f3b166aebe037d065fa6923">llvm::ARMBaseRegisterInfo::updateRegAllocHint</a></div><div class="ttdeci">void updateRegAllocHint(Register Reg, Register NewReg, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00391">ARMBaseRegisterInfo.cpp:391</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_acc2f435f97132e39870d854ee3ee9f6e"><div class="ttname"><a href="namespacellvm.html#acc2f435f97132e39870d854ee3ee9f6e">llvm::isARMArea1Register</a></div><div class="ttdeci">static bool isARMArea1Register(unsigned Reg, bool SplitFramePushPop)</div><div class="ttdoc">isARMArea1Register - Returns true if the register is a low register (r0-r7) or a stack/pc register th...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00046">ARMBaseRegisterInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a5e4563cae7f10b41cdff9a61f1f6aaab"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a5e4563cae7f10b41cdff9a61f1f6aaab">llvm::ARMBaseRegisterInfo::emitLoadConstPool</a></div><div class="ttdeci">virtual void emitLoadConstPool(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, Register DestReg, unsigned SubIdx, int Val, ARMCC::CondCodes Pred=ARMCC::AL, Register PredReg=Register(), unsigned MIFlags=MachineInstr::NoFlags) const</div><div class="ttdoc">emitLoadConstPool - Emits a load from constpool to materialize the specified immediate.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00496">ARMBaseRegisterInfo.cpp:496</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a2ab05262ecfea64a231a017677192927"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a2ab05262ecfea64a231a017677192927">llvm::ARMBaseRegisterInfo::ARMBaseRegisterInfo</a></div><div class="ttdeci">ARMBaseRegisterInfo()</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00057">ARMBaseRegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:10:36 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
