#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 27 00:31:55 2020
# Process ID: 21320
# Current directory: /home/y/fpga/d5/d5.runs/design_1_test_output_0_4_synth_1
# Command line: vivado -log design_1_test_output_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_test_output_0_4.tcl
# Log file: /home/y/fpga/d5/d5.runs/design_1_test_output_0_4_synth_1/design_1_test_output_0_4.vds
# Journal file: /home/y/fpga/d5/d5.runs/design_1_test_output_0_4_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_test_output_0_4.tcl -notrace
Command: synth_design -top design_1_test_output_0_4 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21386 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.051 ; gain = 4.902 ; free physical = 2649 ; free virtual = 7431
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_test_output_0_4' [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_test_output_0_4/synth/design_1_test_output_0_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'test_output' [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:1]
	Parameter HSTART bound to: 13'b0011111011000 
	Parameter HEND bound to: 13'b0100000000100 
	Parameter HMAX bound to: 13'b0100010010111 
	Parameter VSTART bound to: 13'b0010000111011 
	Parameter VEND bound to: 13'b0010001000000 
	Parameter VMAX bound to: 13'b0010001100101 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:2]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:3]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:4]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:5]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:6]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:7]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:19]
INFO: [Synth 8-6155] done synthesizing module 'test_output' (1#1) [/home/y/fpga/d5/d5.srcs/sources_1/imports/d1/test_pattern.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_test_output_0_4' (2#1) [/home/y/fpga/d5/d5.srcs/sources_1/bd/design_1/ip/design_1_test_output_0_4/synth/design_1_test_output_0_4.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.801 ; gain = 49.652 ; free physical = 2661 ; free virtual = 7443
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.801 ; gain = 49.652 ; free physical = 2660 ; free virtual = 7443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.801 ; gain = 49.652 ; free physical = 2660 ; free virtual = 7443
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.547 ; gain = 0.000 ; free physical = 2009 ; free virtual = 6825
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.547 ; gain = 0.000 ; free physical = 2009 ; free virtual = 6825
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2342.547 ; gain = 0.000 ; free physical = 2008 ; free virtual = 6823
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2342.547 ; gain = 945.398 ; free physical = 2053 ; free virtual = 6875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2342.547 ; gain = 945.398 ; free physical = 2053 ; free virtual = 6875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2342.547 ; gain = 945.398 ; free physical = 2053 ; free virtual = 6875
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "test_hsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_hsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_vsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_vsync_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2342.547 ; gain = 945.398 ; free physical = 2045 ; free virtual = 6868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     36 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     36 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "test_vsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_vsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_hsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_hsync_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2342.547 ; gain = 945.398 ; free physical = 2034 ; free virtual = 6859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.383 ; gain = 1179.234 ; free physical = 1457 ; free virtual = 6277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2576.383 ; gain = 1179.234 ; free physical = 1457 ; free virtual = 6277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2586.398 ; gain = 1189.250 ; free physical = 1456 ; free virtual = 6276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2586.398 ; gain = 1189.250 ; free physical = 1459 ; free virtual = 6276
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2586.398 ; gain = 1189.250 ; free physical = 1459 ; free virtual = 6276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2586.398 ; gain = 1189.250 ; free physical = 1459 ; free virtual = 6276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2586.398 ; gain = 1189.250 ; free physical = 1459 ; free virtual = 6276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2586.398 ; gain = 1189.250 ; free physical = 1459 ; free virtual = 6276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2586.398 ; gain = 1189.250 ; free physical = 1459 ; free virtual = 6276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     4|
|4     |LUT3   |     5|
|5     |LUT4   |     3|
|6     |LUT5   |     7|
|7     |LUT6   |    16|
|8     |FDRE   |    67|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   108|
|2     |  inst   |test_output |   108|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2586.398 ; gain = 1189.250 ; free physical = 1459 ; free virtual = 6276
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2586.398 ; gain = 293.504 ; free physical = 1497 ; free virtual = 6314
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2586.406 ; gain = 1189.250 ; free physical = 1497 ; free virtual = 6314
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.414 ; gain = 0.000 ; free physical = 1427 ; free virtual = 6254
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 2638.414 ; gain = 1241.363 ; free physical = 1483 ; free virtual = 6311
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.414 ; gain = 0.000 ; free physical = 1483 ; free virtual = 6311
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/d5/d5.runs/design_1_test_output_0_4_synth_1/design_1_test_output_0_4.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.426 ; gain = 0.000 ; free physical = 1473 ; free virtual = 6306
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/d5/d5.runs/design_1_test_output_0_4_synth_1/design_1_test_output_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_test_output_0_4_utilization_synth.rpt -pb design_1_test_output_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 27 00:33:09 2020...
