
---------- Begin Simulation Statistics ----------
final_tick                               2541862800500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189795                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   189794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.11                       # Real time elapsed on the host
host_tick_rate                              536141094                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195950                       # Number of instructions simulated
sim_ops                                       4195950                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011853                       # Number of seconds simulated
sim_ticks                                 11852955500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.061647                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384306                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               852845                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2403                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78180                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805675                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52814                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278954                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226140                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978810                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64563                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26788                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195950                       # Number of instructions committed
system.cpu.committedOps                       4195950                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.646583                       # CPI: cycles per instruction
system.cpu.discardedOps                        191485                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607034                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452192                       # DTB hits
system.cpu.dtb.data_misses                       7699                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405375                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849475                       # DTB read hits
system.cpu.dtb.read_misses                       6828                       # DTB read misses
system.cpu.dtb.write_accesses                  201659                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602717                       # DTB write hits
system.cpu.dtb.write_misses                       871                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18047                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3382236                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031825                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661812                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16750578                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177098                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967474                       # ITB accesses
system.cpu.itb.fetch_acv                          840                       # ITB acv
system.cpu.itb.fetch_hits                      960572                       # ITB hits
system.cpu.itb.fetch_misses                      6902                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10944385000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9278000      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17257500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886015500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11856936000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8005442000     67.52%     67.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3851494000     32.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23692778                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85418      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541432     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839324     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592603     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195950                       # Class of committed instruction
system.cpu.quiesceCycles                        13133                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6942200                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22782457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22782457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22782457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22782457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116833.112821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116833.112821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116833.112821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116833.112821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13019491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13019491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13019491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13019491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66766.620513                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66766.620513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66766.620513                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66766.620513                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22432960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22432960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116838.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116838.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12819994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12819994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66770.802083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66770.802083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.263008                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539444455000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.263008                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203938                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203938                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128155                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34845                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86589                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34191                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29016                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40871                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11116992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11116992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17819889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157481                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002826                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053083                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157036     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157481                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           821047037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375907500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462296000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34845                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470371799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377322264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847694062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470371799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470371799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188145480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188145480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188145480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470371799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377322264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035839542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7332                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7332                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121214                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2150                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015643750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4768781250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13727.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32477.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80284                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121214                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.617761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.314604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.140859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34495     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24281     29.77%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10017     12.28%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4672      5.73%     90.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2354      2.89%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1396      1.71%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          939      1.15%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          596      0.73%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2809      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.025641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.409667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.758404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1270     17.32%     17.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5581     76.12%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           295      4.02%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.10%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7332                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.730428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6559     89.46%     89.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.38%     90.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              442      6.03%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.41%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.71%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7332                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9397376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  650304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7618624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11852950500                       # Total gap between requests
system.mem_ctrls.avgGap                      42604.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4956800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7618624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418191057.918001949787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374638713.525921881199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642761545.843988060951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121214                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2523599000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245182250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291551315250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28968.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32128.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2405261.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315059640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167446785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560597100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309060540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     935482080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5178428340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190753440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7656827925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.984702                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446215000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11011020500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267328740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142069620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487797660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312333480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     935482080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5114266860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244784160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7504062600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.096328                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    583478250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10873757250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11845755500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646891                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646891                       # number of overall hits
system.cpu.icache.overall_hits::total         1646891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87180                       # number of overall misses
system.cpu.icache.overall_misses::total         87180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5377455000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5377455000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5377455000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5377455000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1734071                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1734071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1734071                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1734071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050275                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050275                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050275                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050275                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61682.209222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61682.209222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61682.209222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61682.209222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86589                       # number of writebacks
system.cpu.icache.writebacks::total             86589                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5290276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5290276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5290276000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5290276000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050275                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050275                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050275                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050275                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60682.220693                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60682.220693                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60682.220693                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60682.220693                       # average overall mshr miss latency
system.cpu.icache.replacements                  86589                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646891                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5377455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5377455000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1734071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1734071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61682.209222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61682.209222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5290276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5290276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050275                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050275                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60682.220693                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60682.220693                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.813633                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1669427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.262545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.813633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3555321                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3555321                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312972                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312972                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105676                       # number of overall misses
system.cpu.dcache.overall_misses::total        105676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769828000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769828000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418648                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074491                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074491                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074491                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074491                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64062.114387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64062.114387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64062.114387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64062.114387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34669                       # number of writebacks
system.cpu.dcache.writebacks::total             34669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4393333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4393333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4393333500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4393333500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63675.191315                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63675.191315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63675.191315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63675.191315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66963.599390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66963.599390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66807.298704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66807.298704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476893000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476893000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61536.840056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61536.840056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29030                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29030                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59363.176025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59363.176025                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64027500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64027500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70826.880531                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70826.880531                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69826.880531                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69826.880531                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541862800500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.493649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374602                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.963141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.493649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951773                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548482344500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 874686                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   874674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.10                       # Real time elapsed on the host
host_tick_rate                              613797199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213487                       # Number of instructions simulated
sim_ops                                       6213487                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004360                       # Number of seconds simulated
sim_ticks                                  4360291000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.407467                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  101405                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               294718                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                849                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25252                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            270073                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19373                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132342                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           112969                       # Number of indirect misses.
system.cpu.branchPred.lookups                  337843                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27073                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10842                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276217                       # Number of instructions committed
system.cpu.committedOps                       1276217                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.772543                       # CPI: cycles per instruction
system.cpu.discardedOps                         62857                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    56992                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415523                       # DTB hits
system.cpu.dtb.data_misses                       1498                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36544                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249524                       # DTB read hits
system.cpu.dtb.read_misses                       1236                       # DTB read misses
system.cpu.dtb.write_accesses                   20448                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165999                       # DTB write hits
system.cpu.dtb.write_misses                       262                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 688                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1025908                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            294657                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           181583                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6515724                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147655                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  161468                       # ITB accesses
system.cpu.itb.fetch_acv                          110                       # ITB acv
system.cpu.itb.fetch_hits                      160087                       # ITB hits
system.cpu.itb.fetch_misses                      1381                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.36%      4.36% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2978     79.58%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.75%     86.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.96% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.17%     93.13% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.33% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.53%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3742                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1320     40.79%     40.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1889     58.37%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3236                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1319     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1319     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2665                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2884456500     66.11%     66.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41214000      0.94%     67.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4405000      0.10%     67.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1432951000     32.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4363026500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999242                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.698253                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823548                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.520305                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.684474                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3842450500     88.07%     88.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            520576000     11.93%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8643234                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21458      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803187     62.93%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2342      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251018     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165415     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30555      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276217                       # Class of committed instruction
system.cpu.quiesceCycles                        77348                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2127510                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2203005414                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2203005414                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2203005414                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2203005414                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118028.685454                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118028.685454                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118028.685454                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118028.685454                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           144                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          144                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1268709188                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1268709188                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1268709188                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1268709188                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67972.632628                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67972.632628                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67972.632628                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67972.632628                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4720482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4720482                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115133.707317                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115133.707317                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2670482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2670482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65133.707317                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65133.707317                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2198284932                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2198284932                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118035.058634                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118035.058634                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1266038706                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1266038706                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67978.882410                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67978.882410                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50645                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27362                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41758                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6135                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6456                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6456                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41759                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8417                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5345088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5345088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1508352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1509831                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8046855                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76153                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001497                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038662                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76039     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76153                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1485500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           433741039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             222982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81530750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          221909000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2672576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         949120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3621696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2672576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2672576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1751168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1751168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27362                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27362                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612935238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217673545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             830608783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612935238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612935238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      401617232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            401617232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      401617232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612935238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217673545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1232226014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090924500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154313                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64585                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69078                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2853                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   809                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3325                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    854107750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  268680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1861657750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15894.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34644.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        51                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38213                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48304                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56589                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69078                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    182                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.066409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.805682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.483471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14326     40.38%     40.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10774     30.37%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4550     12.83%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1931      5.44%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1026      2.89%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          570      1.61%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          385      1.09%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          233      0.66%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1682      4.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35477                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.828797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.809077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.347084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1168     27.89%     27.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              33      0.79%     28.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             93      2.22%     30.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           430     10.27%     41.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2027     48.40%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           270      6.45%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            73      1.74%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            39      0.93%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            23      0.55%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            11      0.26%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.21%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             5      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.298949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.278419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3557     84.93%     84.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              267      6.38%     91.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              227      5.42%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               88      2.10%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.57%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.14%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.12%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.14%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3439104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  182592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4368640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3621696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4420992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       788.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1001.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    830.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1013.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4360291000                       # Total gap between requests
system.mem_ctrls.avgGap                      34697.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2493056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       946048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4368640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 571763673.571328163147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216969005.050351023674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1001914780.458460330963                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69078                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1332487000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    529170750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 110999060750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31908.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35682.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1606865.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            145141920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77125785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           217712880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187027380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     344198400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1895240880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         79607520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2946054765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.655539                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    190366500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    145600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4027574250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108392340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57592920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166269180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          169540380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     344198400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1876781430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         95105280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2817879930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.259603                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    230824000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    145600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3986994500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               106500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97278414                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              798000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              516000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6578744000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       466248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           466248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       466248                       # number of overall hits
system.cpu.icache.overall_hits::total          466248                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41759                       # number of overall misses
system.cpu.icache.overall_misses::total         41759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2729442000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2729442000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2729442000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2729442000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       508007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       508007                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       508007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       508007                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082202                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082202                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082202                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082202                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65361.766326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65361.766326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65361.766326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65361.766326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41758                       # number of writebacks
system.cpu.icache.writebacks::total             41758                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2687683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2687683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2687683000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2687683000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082202                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082202                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082202                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082202                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64361.766326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64361.766326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64361.766326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64361.766326                       # average overall mshr miss latency
system.cpu.icache.replacements                  41758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       466248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          466248                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2729442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2729442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       508007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       508007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65361.766326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65361.766326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2687683000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2687683000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082202                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082202                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64361.766326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64361.766326                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              530669                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.708200                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1057773                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1057773                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380253                       # number of overall hits
system.cpu.dcache.overall_hits::total          380253                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21793                       # number of overall misses
system.cpu.dcache.overall_misses::total         21793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1449536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1449536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1449536500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1449536500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402046                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402046                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402046                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402046                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66513.857661                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66513.857661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66513.857661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66513.857661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8738                       # number of writebacks
system.cpu.dcache.writebacks::total              8738                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7260                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    977982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    977982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    977982500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    977982500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91267000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91267000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036148                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67293.917292                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67293.917292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67293.917292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67293.917292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102662.542182                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102662.542182                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233027                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    680856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    680856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71827.882688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71827.882688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    584852000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    584852000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91267000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91267000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72472.366791                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72472.366791                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194599.147122                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194599.147122                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12314                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12314                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    768680000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    768680000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62423.258080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62423.258080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5851                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    393130500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    393130500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040510                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040510                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60827.866316                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60827.866316                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          307                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          307                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24184500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24184500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78776.872964                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78776.872964                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23877500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23877500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057750                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057750                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77776.872964                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77776.872964                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5197                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5197                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5197                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5197                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6619544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              362375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.431971                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            839950                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           839950                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2824847487000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238509                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   238509                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.47                       # Real time elapsed on the host
host_tick_rate                              156627744                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   420841701                       # Number of instructions simulated
sim_ops                                     420841701                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.276365                       # Number of seconds simulated
sim_ticks                                276365142500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.241569                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24757077                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            128664546                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1781                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1679323                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         129795973                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9408473                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        74670382                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         65261909                       # Number of indirect misses.
system.cpu.branchPred.lookups               140359554                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4698771                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       202912                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   414628214                       # Number of instructions committed
system.cpu.committedOps                     414628214                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.332627                       # CPI: cycles per instruction
system.cpu.discardedOps                      18655780                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                145007328                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    147358984                       # DTB hits
system.cpu.dtb.data_misses                       1788                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 96164287                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     97460707                       # DTB read hits
system.cpu.dtb.read_misses                        623                       # DTB read misses
system.cpu.dtb.write_accesses                48843041                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    49898277                       # DTB write hits
system.cpu.dtb.write_misses                      1165                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1416                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          238845493                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         108129425                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         54943312                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63372730                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.750397                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               123330896                       # ITB accesses
system.cpu.itb.fetch_acv                          119                       # ITB acv
system.cpu.itb.fetch_hits                   123330634                       # ITB hits
system.cpu.itb.fetch_misses                       262                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    20      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 11532      0.25%      0.25% # number of callpals executed
system.cpu.kern.callpal::rdps                     764      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     1820      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                  938      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             4605499     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4620574                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    4622484                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      123                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4916     35.95%     35.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      41      0.30%     36.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     283      2.07%     38.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8436     61.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13676                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4915     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       41      0.40%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      283      2.79%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4915     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10154                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             269923720500     97.74%     97.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                78205500      0.03%     97.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               296537000      0.11%     97.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5872260000      2.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         276170723000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999797                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.582622                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.742469                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1759                      
system.cpu.kern.mode_good::user                  1759                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1840                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1759                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.955978                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977494                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25461484000      9.22%      9.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         250709239000     90.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       20                       # number of times the context was actually changed
system.cpu.numCycles                        552544833                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       123                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            19037264      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               231044327     55.72%     60.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11409      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1098      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     3      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              109939181     26.52%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49899015     12.03%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               399      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              387      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              4695130      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                414628214                       # Class of committed instruction
system.cpu.quiesceCycles                       185452                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       489172103                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  3993600                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 487                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        488                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       586831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1173483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        62529                       # number of demand (read+write) misses
system.iocache.demand_misses::total             62529                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        62529                       # number of overall misses
system.iocache.overall_misses::total            62529                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   7365282039                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   7365282039                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   7365282039                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   7365282039                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        62529                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           62529                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        62529                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          62529                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117789.858130                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117789.858130                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117789.858130                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117789.858130                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           322                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.272727                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          62400                       # number of writebacks
system.iocache.writebacks::total                62400                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        62529                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        62529                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        62529                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        62529                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4235262215                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4235262215                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4235262215                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4235262215                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67732.767436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67732.767436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67732.767436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67732.767436                       # average overall mshr miss latency
system.iocache.replacements                     62529                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          129                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              129                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     16461459                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     16461459                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          129                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            129                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 127608.209302                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 127608.209302                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          129                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          129                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     10011459                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     10011459                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 77608.209302                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77608.209302                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        62400                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        62400                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   7348820580                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   7348820580                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        62400                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        62400                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117769.560577                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117769.560577                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        62400                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        62400                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4225250756                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4225250756                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67712.351859                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67712.351859                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  62545                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                62545                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               562761                       # Number of tag accesses
system.iocache.tags.data_accesses              562761                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 419                       # Transaction distribution
system.membus.trans_dist::ReadResp             427018                       # Transaction distribution
system.membus.trans_dist::WriteReq                989                       # Transaction distribution
system.membus.trans_dist::WriteResp               989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       286453                       # Transaction distribution
system.membus.trans_dist::WritebackClean       190817                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109382                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq             97653                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97653                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         190817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        235782                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         62400                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       572451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       572451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       999926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1002742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1700261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3994240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3994240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     24424576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     24424576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4499                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     35670976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     35675475                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64094291                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              119                       # Total snoops (count)
system.membus.snoopTraffic                       7616                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            588068                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000204                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014283                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  587948     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     120      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              588068                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2844000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3151547717                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             692459                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1794760500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1017921000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       12212288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21331584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33544512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     12212288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12212288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18332992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18332992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          190817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          333306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              524133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       286453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             286453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44188959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77186232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121377507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44188959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44188959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66336123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66336123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66336123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44188959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77186232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            187713630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    476263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    180512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    324143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000636186500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28726                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28726                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1458816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             449270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      524133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     477270                       # Number of write requests accepted
system.mem_ctrls.readBursts                    524133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   477270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19468                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1007                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            52352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             30940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24022                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7861771000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2523325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17324239750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15578.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34328.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       171                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   297972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328345                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                524133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               477270                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  456982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    571                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       354629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.034681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.647133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.954436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       180919     51.02%     51.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       103093     29.07%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31827      8.97%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12847      3.62%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6417      1.81%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3498      0.99%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2262      0.64%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1606      0.45%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12160      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       354629                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.568405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.586295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            3633     12.65%     12.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              64      0.22%     12.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            240      0.84%     13.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          2894     10.07%     23.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         13248     46.12%     69.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          3757     13.08%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          1962      6.83%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1289      4.49%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           822      2.86%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           400      1.39%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           214      0.74%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            85      0.30%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            67      0.23%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            27      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            14      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28726                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.579858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.495683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.745068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         28222     98.25%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           388      1.35%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            48      0.17%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             8      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            10      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28726                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32298560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1245952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30481472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33544512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30545280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       116.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  276362819500                       # Total gap between requests
system.mem_ctrls.avgGap                     275975.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     11552768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20745152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30481472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 41802551.130340181291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 75064285.648831427097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2315.776853081245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110294198.914756417274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       190817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       333306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       477270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6295556000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11027411500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1272250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6539283082250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32992.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33084.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    127225.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13701433.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1531679940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            814118580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2047180800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1348863660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21816032160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      85438707330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34175829600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       147172412070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.528852                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88053442000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9228440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 179083260500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1000314000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            531698475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1556127300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1137281400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21816032160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53212800300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61313435520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       140567689155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.630314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 158859773500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9228440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 108276929000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  548                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 548                       # Transaction distribution
system.iobus.trans_dist::WriteReq               63389                       # Transaction distribution
system.iobus.trans_dist::WriteResp              63389                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       125058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       125058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  127874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4499                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3994632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3994632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3999131                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               917000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            62658000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1827000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           325745039                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1895500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 246                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           123                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283999.538213                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          123    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             123                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    276266742500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     98400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    125927347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        125927347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    125927347                       # number of overall hits
system.cpu.icache.overall_hits::total       125927347                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       190816                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         190816                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       190816                       # number of overall misses
system.cpu.icache.overall_misses::total        190816                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12684007500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12684007500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12684007500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12684007500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    126118163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    126118163                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    126118163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    126118163                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001513                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001513                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001513                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001513                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66472.452520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66472.452520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66472.452520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66472.452520                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       190817                       # number of writebacks
system.cpu.icache.writebacks::total            190817                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       190816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       190816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       190816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       190816                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12493190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12493190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12493190500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12493190500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001513                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001513                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001513                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65472.447279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65472.447279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65472.447279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65472.447279                       # average overall mshr miss latency
system.cpu.icache.replacements                 190817                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    125927347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       125927347                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       190816                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        190816                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12684007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12684007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    126118163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    126118163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66472.452520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66472.452520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       190816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       190816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12493190500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12493190500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65472.447279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65472.447279                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           126126797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            191329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            659.214217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         252427143                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        252427143                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    132748495                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        132748495                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    132748495                       # number of overall hits
system.cpu.dcache.overall_hits::total       132748495                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       412966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         412966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       412966                       # number of overall misses
system.cpu.dcache.overall_misses::total        412966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26678126500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26678126500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26678126500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26678126500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    133161461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    133161461                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    133161461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    133161461                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003101                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64601.266206                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64601.266206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64601.266206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64601.266206                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       224053                       # number of writebacks
system.cpu.dcache.writebacks::total            224053                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        81960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        81960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        81960                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        81960                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       331006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       331006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       331006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       331006                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1408                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1408                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21331185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21331185000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21331185000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21331185000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     65334500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     65334500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002486                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002486                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002486                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002486                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64443.499514                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64443.499514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64443.499514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64443.499514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46402.343750                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46402.343750                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 333306                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     92264101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        92264101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       233740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        233740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15889696500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15889696500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92497841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92497841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67980.219475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67980.219475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       233345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       233345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          419                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          419                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15629004000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15629004000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     65334500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     65334500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66978.096809                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66978.096809                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 155929.594272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155929.594272                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40484394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40484394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       179226                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179226                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10788430000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10788430000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     40663620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40663620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60194.558825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60194.558825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        81565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        81565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        97661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        97661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          989                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          989                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5702181000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5702181000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58387.493472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58387.493472                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      9227339                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9227339                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2312                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2312                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    183909000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    183909000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      9229651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9229651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000250                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000250                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79545.415225                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79545.415225                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2308                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2308                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    181382000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    181382000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000250                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78588.388215                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78588.388215                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      9229634                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9229634                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      9229634                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9229634                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 276365142500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           151613390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            334330                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            453.484252                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         303574798                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        303574798                       # Number of data accesses

---------- End Simulation Statistics   ----------
