Analysis & Synthesis report for Part7b
Sun Mar 10 14:45:24 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Part7b|synthesizer:s|st
 11. State Machine - |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|s_alavon_slave
 12. State Machine - |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 13. State Machine - |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 19. Source assignments for synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 20. Source assignments for synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 21. Source assignments for synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 22. Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated
 23. Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated
 24. Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated
 25. Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated
 26. Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated
 27. Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated
 28. Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated
 29. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller
 30. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 31. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 32. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 33. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 34. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 35. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 36. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 37. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 38. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 40. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config
 43. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 44. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 45. Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller
 46. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROM
 47. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMd3
 49. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMe3
 51. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMf3
 53. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMg3
 55. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMa3
 57. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMb3
 59. Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component
 60. scfifo Parameter Settings by Entity Instance
 61. altpll Parameter Settings by Entity Instance
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller"
 64. Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 65. Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config"
 66. Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 67. Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 68. Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 69. Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller"
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 10 14:45:24 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Part7b                                          ;
; Top-level Entity Name              ; Part7b                                          ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 609                                             ;
;     Total combinational functions  ; 605                                             ;
;     Dedicated logic registers      ; 267                                             ;
; Total registers                    ; 267                                             ;
; Total pins                         ; 14                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Part7b             ; Part7b             ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                               ; Library ;
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; audio/Audio_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Audio_Controller.v                 ;         ;
; audio/Audio_Clock.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Audio_Clock.v                      ;         ;
; audio/Audio_and_Video_Config.v           ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Audio_and_Video_Config.v           ;         ;
; audio/Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Altera_UP_SYNC_FIFO.v              ;         ;
; audio/Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Altera_UP_Slow_Clock_Generator.v   ;         ;
; audio/Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Altera_UP_I2C_AV_Auto_Initialize.v ;         ;
; audio/Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Altera_UP_I2C.v                    ;         ;
; audio/Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Altera_UP_Clock_Edge.v             ;         ;
; audio/Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Altera_UP_Audio_Out_Serializer.v   ;         ;
; audio/Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Altera_UP_Audio_In_Deserializer.v  ;         ;
; audio/Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Altera_UP_Audio_Bit_Counter.v      ;         ;
; synthesizer.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/synthesizer.v                            ;         ;
; lpm_rom0.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/lpm_rom0.v                               ;         ;
; generator.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/generator.v                              ;         ;
; Part7b.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/Part7b.v                                 ;         ;
; scfifo.tdf                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                               ;         ;
; a_regfifo.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                            ;         ;
; a_dpfifo.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                             ;         ;
; a_i2fifo.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                             ;         ;
; a_fffifo.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                             ;         ;
; a_f2fifo.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                             ;         ;
; aglobal130.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                           ;         ;
; db/scfifo_5041.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/scfifo_5041.tdf                       ;         ;
; db/a_dpfifo_on31.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/a_dpfifo_on31.tdf                     ;         ;
; db/altsyncram_rc81.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/altsyncram_rc81.tdf                   ;         ;
; db/cmpr_2o8.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/cmpr_2o8.tdf                          ;         ;
; db/cntr_d5b.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/cntr_d5b.tdf                          ;         ;
; db/cntr_q57.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/cntr_q57.tdf                          ;         ;
; db/cntr_e5b.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/cntr_e5b.tdf                          ;         ;
; altpll.tdf                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                               ;         ;
; stratix_pll.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                                          ;         ;
; stratixii_pll.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                        ;         ;
; cycloneii_pll.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                        ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;         ;
; altrom.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                               ;         ;
; altram.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                               ;         ;
; altdpram.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                             ;         ;
; db/altsyncram_mm71.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/altsyncram_mm71.tdf                   ;         ;
; sinc3.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/sinc3.mif                                ;         ;
; db/altsyncram_nm71.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/altsyncram_nm71.tdf                   ;         ;
; sind3.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/sind3.mif                                ;         ;
; db/altsyncram_om71.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/altsyncram_om71.tdf                   ;         ;
; sine3.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/sine3.mif                                ;         ;
; db/altsyncram_pm71.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/altsyncram_pm71.tdf                   ;         ;
; sinf3.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/sinf3.mif                                ;         ;
; db/altsyncram_qm71.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/altsyncram_qm71.tdf                   ;         ;
; sing3.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/sing3.mif                                ;         ;
; db/altsyncram_km71.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/altsyncram_km71.tdf                   ;         ;
; sina3.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/sina3.mif                                ;         ;
; db/altsyncram_lm71.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/db/altsyncram_lm71.tdf                   ;         ;
; sinb3.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/sinb3.mif                                ;         ;
+------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 609      ;
;                                             ;          ;
; Total combinational functions               ; 605      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 302      ;
;     -- 3 input functions                    ; 104      ;
;     -- <=2 input functions                  ; 199      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 462      ;
;     -- arithmetic mode                      ; 143      ;
;                                             ;          ;
; Total registers                             ; 267      ;
;     -- Dedicated logic registers            ; 267      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 14       ;
; Total memory bits                           ; 65536    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 276      ;
; Total fan-out                               ; 5108     ;
; Average fan-out                             ; 4.81     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Part7b                                                             ; 605 (1)           ; 267 (0)      ; 65536       ; 0            ; 0       ; 0         ; 14   ; 0            ; |Part7b                                                                                                                                                                                                                                               ; work         ;
;    |synthesizer:s|                                                  ; 604 (51)          ; 267 (37)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s                                                                                                                                                                                                                                 ; work         ;
;       |Audio_Controller:Audio_Controller|                           ; 348 (2)           ; 174 (2)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|      ; 162 (59)          ; 104 (38)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|       ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; work         ;
;                |scfifo:Sync_FIFO|                                   ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                   |scfifo_5041:auto_generated|                      ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                               ; work         ;
;                      |a_dpfifo_on31:dpfifo|                         ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                          ; work         ;
;                         |altsyncram_rc81:FIFOram|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram  ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb      ; work         ;
;                         |cntr_e5b:wr_ptr|                           ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr          ; work         ;
;                         |cntr_q57:usedw_counter|                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter   ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|      ; 51 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; work         ;
;                |scfifo:Sync_FIFO|                                   ; 51 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                   |scfifo_5041:auto_generated|                      ; 51 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                              ; work         ;
;                      |a_dpfifo_on31:dpfifo|                         ; 51 (28)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                         ; work         ;
;                         |altsyncram_rc81:FIFOram|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb     ; work         ;
;                         |cntr_e5b:wr_ptr|                           ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr         ; work         ;
;                         |cntr_q57:usedw_counter|                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter  ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; work         ;
;          |Audio_Clock:Audio_Clock|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; work         ;
;             |altpll:altpll_component|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; work         ;
;          |Audio_and_Video_Config:Audio_Config|                      ; 184 (10)          ; 65 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config                                                                                                                                                           ; work         ;
;             |Altera_UP_I2C:I2C_Controller|                          ; 38 (38)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller                                                                                                                              ; work         ;
;             |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 120 (120)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                          ; work         ;
;             |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                     ; work         ;
;       |generator:gen|                                               ; 205 (205)         ; 56 (56)      ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen                                                                                                                                                                                                                   ; work         ;
;          |lpm_rom0:ROMa3|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMa3                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component                                                                                                                                                                    ; work         ;
;                |altsyncram_km71:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated                                                                                                                                     ; work         ;
;          |lpm_rom0:ROMb3|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMb3                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component                                                                                                                                                                    ; work         ;
;                |altsyncram_lm71:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated                                                                                                                                     ; work         ;
;          |lpm_rom0:ROMd3|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMd3                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component                                                                                                                                                                    ; work         ;
;                |altsyncram_nm71:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated                                                                                                                                     ; work         ;
;          |lpm_rom0:ROMe3|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMe3                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component                                                                                                                                                                    ; work         ;
;                |altsyncram_om71:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated                                                                                                                                     ; work         ;
;          |lpm_rom0:ROMf3|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMf3                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component                                                                                                                                                                    ; work         ;
;                |altsyncram_pm71:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated                                                                                                                                     ; work         ;
;          |lpm_rom0:ROMg3|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMg3                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component                                                                                                                                                                    ; work         ;
;                |altsyncram_qm71:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated                                                                                                                                     ; work         ;
;          |lpm_rom0:ROM|                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROM                                                                                                                                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component                                                                                                                                                                      ; work         ;
;                |altsyncram_mm71:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated                                                                                                                                       ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------+
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None      ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None      ;
; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192 ; sina3.mif ;
; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192 ; sinb3.mif ;
; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192 ; sind3.mif ;
; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192 ; sine3.mif ;
; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192 ; sinf3.mif ;
; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192 ; sing3.mif ;
; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192 ; sinc3.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                 ; IP Include File                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/audio/Audio_Clock.v ;
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROM                                ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/lpm_rom0.v          ;
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMa3                              ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/lpm_rom0.v          ;
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMb3                              ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/lpm_rom0.v          ;
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMd3                              ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/lpm_rom0.v          ;
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMe3                              ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/lpm_rom0.v          ;
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMf3                              ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/lpm_rom0.v          ;
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |Part7b|synthesizer:s|generator:gen|lpm_rom0:ROMg3                              ; C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 1/Lab1_f/Assignment1/Part7/Part7b/lpm_rom0.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |Part7b|synthesizer:s|st                                          ;
+------------------+-----------------+------------+------------------+--------------+
; Name             ; st.st_play_done ; st.st_play ; st.st_play_start ; st.st_datarq ;
+------------------+-----------------+------------+------------------+--------------+
; st.st_datarq     ; 0               ; 0          ; 0                ; 0            ;
; st.st_play_start ; 0               ; 0          ; 1                ; 1            ;
; st.st_play       ; 0               ; 1          ; 0                ; 1            ;
; st.st_play_done  ; 1               ; 0          ; 0                ; 1            ;
+------------------+-----------------+------------+------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|s_alavon_slave                                                                 ;
+----------------------------------------+-------------------------------------+----------------------------------------+----------------------------------+---------------------------------+
; Name                                   ; s_alavon_slave.I2C_STATE_3_COMPLETE ; s_alavon_slave.I2C_STATE_2_TRANSFERING ; s_alavon_slave.I2C_STATE_1_START ; s_alavon_slave.I2C_STATE_0_IDLE ;
+----------------------------------------+-------------------------------------+----------------------------------------+----------------------------------+---------------------------------+
; s_alavon_slave.I2C_STATE_0_IDLE        ; 0                                   ; 0                                      ; 0                                ; 0                               ;
; s_alavon_slave.I2C_STATE_1_START       ; 0                                   ; 0                                      ; 1                                ; 1                               ;
; s_alavon_slave.I2C_STATE_2_TRANSFERING ; 0                                   ; 1                                      ; 0                                ; 1                               ;
; s_alavon_slave.I2C_STATE_3_COMPLETE    ; 1                                   ; 0                                      ; 0                                ; 1                               ;
+----------------------------------------+-------------------------------------+----------------------------------------+----------------------------------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                        ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                               ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; synthesizer:s|Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                         ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                      ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                     ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                            ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                           ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                      ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                             ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                            ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0..6]                  ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                          ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                      ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                      ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                      ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0..6]        ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0..6] ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0..5]    ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                             ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0..6]                   ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                           ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                       ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                       ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                       ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0..6]         ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0..6]  ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0..5]     ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                           ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                  ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                              ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                               ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                               ; Merged with synthesizer:s|olrck                                                                                         ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[1,2]                                                                                                                                              ; Merged with synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0] ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|read_byte                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|s_alavon_slave.I2C_STATE_0_IDLE                                                                                                                                        ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|s_alavon_slave.I2C_STATE_3_COMPLETE                                                                                                                                    ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|s_alavon_slave.I2C_STATE_1_START                                                                                                                                       ; Lost fanout                                                                                                             ;
; synthesizer:s|st~4                                                                                                                                                                                                                                         ; Lost fanout                                                                                                             ;
; synthesizer:s|st~5                                                                                                                                                                                                                                         ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|s_alavon_slave~2                                                                                                                                                       ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|s_alavon_slave~3                                                                                                                                                       ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                       ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                       ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                       ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                     ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                     ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                     ; Lost fanout                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|s_alavon_slave.I2C_STATE_2_TRANSFERING                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; synthesizer:s|generator:gen|address_b3[0]                                                                                                                                                                                                                  ; Merged with synthesizer:s|generator:gen|address_a3[0]                                                                   ;
; synthesizer:s|generator:gen|address_e3[0]                                                                                                                                                                                                                  ; Merged with synthesizer:s|generator:gen|address_a3[0]                                                                   ;
; synthesizer:s|generator:gen|address_f3[0]                                                                                                                                                                                                                  ; Merged with synthesizer:s|generator:gen|address_a3[0]                                                                   ;
; synthesizer:s|generator:gen|address_d3[0]                                                                                                                                                                                                                  ; Merged with synthesizer:s|generator:gen|address_a3[0]                                                                   ;
; synthesizer:s|generator:gen|address_d3[1]                                                                                                                                                                                                                  ; Merged with synthesizer:s|generator:gen|address_f3[1]                                                                   ;
; synthesizer:s|generator:gen|address_e3[1]                                                                                                                                                                                                                  ; Merged with synthesizer:s|generator:gen|address_f3[1]                                                                   ;
; synthesizer:s|generator:gen|address_e3[2]                                                                                                                                                                                                                  ; Merged with synthesizer:s|generator:gen|address_f3[2]                                                                   ;
; Total Number of Removed Registers = 137                                                                                                                                                                                                                    ;                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal ; Registers Removed due to This Register                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; synthesizer:s|Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                              ; Lost Fanouts       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                     ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                     ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                    ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                    ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff,                         ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6], ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff,                          ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]   ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                        ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                  ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                  ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                           ;
;                                                                                                                                                                                                                                 ;                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                             ;
; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff ; Lost Fanouts       ; synthesizer:s|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 267   ;
; Number of registers using Synchronous Clear  ; 116   ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[6]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[0]                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Part7b|synthesizer:s|dur_cnt[5]                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[2]                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]            ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |Part7b|synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                  ;
; 64:1               ; 16 bits   ; 672 LEs       ; 96 LEs               ; 576 LEs                ; No         ; |Part7b|synthesizer:s|generator:gen|data[4]                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; USE_MIC_INPUT  ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                          ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                         ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                           ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                           ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                           ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                         ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                      ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                      ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                      ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                      ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                      ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                      ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                      ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                      ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                      ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                      ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                      ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                      ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                               ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                               ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                      ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                      ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                      ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                      ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                      ;
; VCO_MIN                       ; 0                             ; Untyped                                                                      ;
; VCO_MAX                       ; 0                             ; Untyped                                                                      ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                      ;
; PFD_MIN                       ; 0                             ; Untyped                                                                      ;
; PFD_MAX                       ; 0                             ; Untyped                                                                      ;
; M_INITIAL                     ; 0                             ; Untyped                                                                      ;
; M                             ; 0                             ; Untyped                                                                      ;
; N                             ; 1                             ; Untyped                                                                      ;
; M2                            ; 1                             ; Untyped                                                                      ;
; N2                            ; 1                             ; Untyped                                                                      ;
; SS                            ; 1                             ; Untyped                                                                      ;
; C0_HIGH                       ; 0                             ; Untyped                                                                      ;
; C1_HIGH                       ; 0                             ; Untyped                                                                      ;
; C2_HIGH                       ; 0                             ; Untyped                                                                      ;
; C3_HIGH                       ; 0                             ; Untyped                                                                      ;
; C4_HIGH                       ; 0                             ; Untyped                                                                      ;
; C5_HIGH                       ; 0                             ; Untyped                                                                      ;
; C6_HIGH                       ; 0                             ; Untyped                                                                      ;
; C7_HIGH                       ; 0                             ; Untyped                                                                      ;
; C8_HIGH                       ; 0                             ; Untyped                                                                      ;
; C9_HIGH                       ; 0                             ; Untyped                                                                      ;
; C0_LOW                        ; 0                             ; Untyped                                                                      ;
; C1_LOW                        ; 0                             ; Untyped                                                                      ;
; C2_LOW                        ; 0                             ; Untyped                                                                      ;
; C3_LOW                        ; 0                             ; Untyped                                                                      ;
; C4_LOW                        ; 0                             ; Untyped                                                                      ;
; C5_LOW                        ; 0                             ; Untyped                                                                      ;
; C6_LOW                        ; 0                             ; Untyped                                                                      ;
; C7_LOW                        ; 0                             ; Untyped                                                                      ;
; C8_LOW                        ; 0                             ; Untyped                                                                      ;
; C9_LOW                        ; 0                             ; Untyped                                                                      ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C0_PH                         ; 0                             ; Untyped                                                                      ;
; C1_PH                         ; 0                             ; Untyped                                                                      ;
; C2_PH                         ; 0                             ; Untyped                                                                      ;
; C3_PH                         ; 0                             ; Untyped                                                                      ;
; C4_PH                         ; 0                             ; Untyped                                                                      ;
; C5_PH                         ; 0                             ; Untyped                                                                      ;
; C6_PH                         ; 0                             ; Untyped                                                                      ;
; C7_PH                         ; 0                             ; Untyped                                                                      ;
; C8_PH                         ; 0                             ; Untyped                                                                      ;
; C9_PH                         ; 0                             ; Untyped                                                                      ;
; L0_HIGH                       ; 1                             ; Untyped                                                                      ;
; L1_HIGH                       ; 1                             ; Untyped                                                                      ;
; G0_HIGH                       ; 1                             ; Untyped                                                                      ;
; G1_HIGH                       ; 1                             ; Untyped                                                                      ;
; G2_HIGH                       ; 1                             ; Untyped                                                                      ;
; G3_HIGH                       ; 1                             ; Untyped                                                                      ;
; E0_HIGH                       ; 1                             ; Untyped                                                                      ;
; E1_HIGH                       ; 1                             ; Untyped                                                                      ;
; E2_HIGH                       ; 1                             ; Untyped                                                                      ;
; E3_HIGH                       ; 1                             ; Untyped                                                                      ;
; L0_LOW                        ; 1                             ; Untyped                                                                      ;
; L1_LOW                        ; 1                             ; Untyped                                                                      ;
; G0_LOW                        ; 1                             ; Untyped                                                                      ;
; G1_LOW                        ; 1                             ; Untyped                                                                      ;
; G2_LOW                        ; 1                             ; Untyped                                                                      ;
; G3_LOW                        ; 1                             ; Untyped                                                                      ;
; E0_LOW                        ; 1                             ; Untyped                                                                      ;
; E1_LOW                        ; 1                             ; Untyped                                                                      ;
; E2_LOW                        ; 1                             ; Untyped                                                                      ;
; E3_LOW                        ; 1                             ; Untyped                                                                      ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                      ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; L0_PH                         ; 0                             ; Untyped                                                                      ;
; L1_PH                         ; 0                             ; Untyped                                                                      ;
; G0_PH                         ; 0                             ; Untyped                                                                      ;
; G1_PH                         ; 0                             ; Untyped                                                                      ;
; G2_PH                         ; 0                             ; Untyped                                                                      ;
; G3_PH                         ; 0                             ; Untyped                                                                      ;
; E0_PH                         ; 0                             ; Untyped                                                                      ;
; E1_PH                         ; 0                             ; Untyped                                                                      ;
; E2_PH                         ; 0                             ; Untyped                                                                      ;
; E3_PH                         ; 0                             ; Untyped                                                                      ;
; M_PH                          ; 0                             ; Untyped                                                                      ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                      ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                      ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                      ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                      ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                      ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                      ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                      ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                      ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                      ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                      ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                      ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                      ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                      ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                      ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                      ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                      ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                      ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                      ;
; DEVICE_FAMILY                 ; Cyclone II                    ; Untyped                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                               ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; USE_MIC_INPUT  ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                     ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                                                                           ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                                                                          ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                                                                     ;
; MAX_ROM_ADDRESS ; 001010    ; Unsigned Binary                                                                                                                                     ;
; USE_MIC_INPUT   ; 0         ; Signed Integer                                                                                                                                      ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                                                                                                                                     ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                                                                                                                                     ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                                                                                                                                     ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                                                                                                                                     ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                                                                                                                     ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                     ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                     ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                     ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                     ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                     ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROM ;
+----------------+-----------+----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                     ;
+----------------+-----------+----------------------------------------------------------+
; lpm_file       ; sinc3.mif ; String                                                   ;
+----------------+-----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; sinc3.mif            ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_mm71      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMd3 ;
+----------------+-----------+------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                       ;
+----------------+-----------+------------------------------------------------------------+
; lpm_file       ; sind3.mif ; String                                                     ;
+----------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; sind3.mif            ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nm71      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMe3 ;
+----------------+-----------+------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                       ;
+----------------+-----------+------------------------------------------------------------+
; lpm_file       ; sine3.mif ; String                                                     ;
+----------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; sine3.mif            ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_om71      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMf3 ;
+----------------+-----------+------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                       ;
+----------------+-----------+------------------------------------------------------------+
; lpm_file       ; sinf3.mif ; String                                                     ;
+----------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; sinf3.mif            ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_pm71      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMg3 ;
+----------------+-----------+------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                       ;
+----------------+-----------+------------------------------------------------------------+
; lpm_file       ; sing3.mif ; String                                                     ;
+----------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; sing3.mif            ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qm71      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMa3 ;
+----------------+-----------+------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                       ;
+----------------+-----------+------------------------------------------------------------+
; lpm_file       ; sina3.mif ; String                                                     ;
+----------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; sina3.mif            ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_km71      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMb3 ;
+----------------+-----------+------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                       ;
+----------------+-----------+------------------------------------------------------------+
; lpm_file       ; sinb3.mif ; String                                                     ;
+----------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; sinb3.mif            ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_lm71      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                      ;
; Entity Instance            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                               ;
; Entity Instance               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                          ;
; Entity Instance                           ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; i2c_scen ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config" ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; ob_address     ; Input  ; Info     ; Explicitly unconnected                                                     ;
; ob_byteenable  ; Input  ; Info     ; Explicitly unconnected                                                     ;
; ob_chipselect  ; Input  ; Info     ; Explicitly unconnected                                                     ;
; ob_read        ; Input  ; Info     ; Explicitly unconnected                                                     ;
; ob_write       ; Input  ; Info     ; Explicitly unconnected                                                     ;
; ob_writedata   ; Input  ; Info     ; Explicitly unconnected                                                     ;
; ob_readdata    ; Output ; Info     ; Explicitly unconnected                                                     ;
; ob_waitrequest ; Output ; Info     ; Explicitly unconnected                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                ;
+--------+--------+----------+------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                 ;
; locked ; Output ; Info     ; Explicitly unconnected                                                 ;
+--------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"           ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synthesizer:s|Audio_Controller:Audio_Controller"                                                                                                                       ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; left_channel_audio_out[16..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; right_channel_audio_out[16..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; AUD_BCLK                       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clear_audio_in_memory          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; read_audio_in                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clear_audio_out_memory         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; AUD_ADCDAT                     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; AUD_ADCLRCK                    ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; left_channel_audio_in          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; right_channel_audio_in         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; audio_in_available             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; audio_out_allowed              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 10 14:45:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Part7b -c Part7b
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_and_video_config.v
    Info (12023): Found entity 1: Audio_and_Video_Config
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter
Info (12021): Found 1 design units, including 1 entities, in source file synthesizer.v
    Info (12023): Found entity 1: synthesizer
Info (12021): Found 1 design units, including 1 entities, in source file lpm_rom0.v
    Info (12023): Found entity 1: lpm_rom0
Info (12021): Found 1 design units, including 1 entities, in source file handshake_p3.v
    Info (12023): Found entity 1: handshake_p3
Info (12021): Found 1 design units, including 1 entities, in source file handshake_p1.v
    Info (12023): Found entity 1: handshake_p1
Info (12021): Found 1 design units, including 1 entities, in source file generator.v
    Info (12023): Found entity 1: generator
Info (12021): Found 1 design units, including 1 entities, in source file part7b.v
    Info (12023): Found entity 1: Part7b
Info (12127): Elaborating entity "Part7b" for the top level hierarchy
Info (12128): Elaborating entity "synthesizer" for hierarchy "synthesizer:s"
Warning (10230): Verilog HDL assignment warning at synthesizer.v(21): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller"
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf
    Info (12023): Found entity 1: scfifo_5041
Info (12128): Elaborating entity "scfifo_5041" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf
    Info (12023): Found entity 1: a_dpfifo_on31
Info (12128): Elaborating entity "a_dpfifo_on31" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf
    Info (12023): Found entity 1: altsyncram_rc81
Info (12128): Elaborating entity "altsyncram_rc81" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf
    Info (12023): Found entity 1: cmpr_2o8
Info (12128): Elaborating entity "cmpr_2o8" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_2o8" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf
    Info (12023): Found entity 1: cntr_d5b
Info (12128): Elaborating entity "cntr_d5b" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf
    Info (12023): Found entity 1: cntr_q57
Info (12128): Elaborating entity "cntr_q57" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info (12023): Found entity 1: cntr_e5b
Info (12128): Elaborating entity "cntr_e5b" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr"
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
Info (12128): Elaborating entity "altpll" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12133): Instantiated megafunction "synthesizer:s|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Audio_and_Video_Config" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config"
Warning (10036): Verilog HDL or VHDL warning at Audio_and_Video_Config.v(134): object "transfer_is_read" assigned a value but never read
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
Warning (10230): Verilog HDL assignment warning at Altera_UP_I2C_AV_Auto_Initialize.v(275): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller"
Info (12128): Elaborating entity "generator" for hierarchy "synthesizer:s|generator:gen"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sinc3.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mm71.tdf
    Info (12023): Found entity 1: altsyncram_mm71
Info (12128): Elaborating entity "altsyncram_mm71" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMd3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sind3.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nm71.tdf
    Info (12023): Found entity 1: altsyncram_nm71
Info (12128): Elaborating entity "altsyncram_nm71" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMe3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine3.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_om71.tdf
    Info (12023): Found entity 1: altsyncram_om71
Info (12128): Elaborating entity "altsyncram_om71" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMf3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sinf3.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pm71.tdf
    Info (12023): Found entity 1: altsyncram_pm71
Info (12128): Elaborating entity "altsyncram_pm71" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMg3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sing3.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qm71.tdf
    Info (12023): Found entity 1: altsyncram_qm71
Info (12128): Elaborating entity "altsyncram_qm71" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMa3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sina3.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_km71.tdf
    Info (12023): Found entity 1: altsyncram_km71
Info (12128): Elaborating entity "altsyncram_km71" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated"
Info (12128): Elaborating entity "lpm_rom0" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMb3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sinb3.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lm71.tdf
    Info (12023): Found entity 1: altsyncram_lm71
Info (12128): Elaborating entity "altsyncram_lm71" for hierarchy "synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|q_b[31]"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "synthesizer:s|olrck" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk" and its non-tri-state driver.
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "synthesizer:s|Audio_Controller:Audio_Controller|AUD_DACLRCK" to the node "synthesizer:s|olrck"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "synthesizer:s|Audio_Controller:Audio_Controller|AUD_BCLK" to the node "synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "synthesizer:s|AUD_DACLRCK" to the node "synthesizer:s|olrck" into an OR gate
Info (17049): 125 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 804 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 613 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4636 megabytes
    Info: Processing ended: Sun Mar 10 14:45:24 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


