requestId,originalRequestId,title,acronym,mainLink,MainLinkCorrect,cfpLink,impLink,information,conferenceDates,ConferenceDateCorrect,year,location,LocationCorrect,cityStateProvince,country,continent,type,TypeCorrect,submissionDate,Percent,notificationDate,Percent_1,cameraReadyDate,Percent_2,registrationDate,Percent_3,otherDate,Percent_4,topics,publisher,summary,callForPapers,Note
req-conf-1751544737930-3h60q,,International Workshop on High-Level Parallel Programming Models and Supportive Environments,HIPS,https://hips2025.github.io/,TRUE,https://hips2025.github.io/HIPS25_CFP.txt,https://hips2025.github.io/,"Conference dates: June 3, 2025
Year: 2025
Location: Milan, Lombardy, Italy
City-State-Province: Milan
Country: Italy
Continent: Europe
Type: Offline
Submission Date.Submission due date: January 27, 2025
Notification Date.Author notification: February 21, 2025
Camera-ready Date.Camera ready due: March 13, 2025
Topics: High-level programming, parallel applications, language design, compilers, runtime systems, programming tools, emerging programming models, large-scale parallel systems, many-core architectures, Edge-Cloud-HPC Continuum, AI technologies, high-level programming models
Publisher: IEEE Xplore Digital Library","June 3, 2025",TRUE,2025,"Milan, Lombardy, Italy",TRUE,Milan,Italy,Europe,Offline,TRUE,"{""Submission due date"":""January 27, 2025""}",100.0,"{""Author notification"":""February 21, 2025""}",,"{""Camera ready due"":""March 13, 2025""}",,{},,{},,"High-level programming, parallel applications, language design, compilers, runtime systems, programming tools, emerging programming models, large-scale parallel systems, many-core architectures, Edge-Cloud-HPC Continuum, AI technologies, high-level programming models",IEEE Xplore Digital Library,"The 30th International Workshop on High-Level Parallel Programming Models and Supportive Environments (HIPS) will be held as a full-day meeting at the IPDPS 2025 conference in Milan, Lombardy, Italy, on June 3, 2025. HIPS focuses on high-level programming of multiprocessors, compute clusters, and massively parallel machines, serving as a forum for research in parallel applications, language design, compilers, runtime systems, and programming tools. This year's workshop will feature innovative approaches in emerging programming models for large-scale parallel systems, many-core architectures, programming models for the Edge-Cloud-HPC Continuum, and the application of AI technologies in high-level programming models.","# HIPS 2025: Call for Papers

The 30th International Workshop on High-Level Parallel Programming Models and Supportive Environments (HIPS), held in conjunction with IPDPS 2025, will take place on **June 3, 2025**, in **Milan, Lombardy, Italy**.

## Overview

The workshop focuses on high-level programming of multiprocessors, compute clusters, and massively parallel machines. It serves as a forum for research in parallel applications, language design, compilers, runtime systems, and programming tools, presenting the latest ideas and findings in these rapidly changing fields.

This year, we especially invite papers demonstrating innovative approaches in:

*   Emerging programming models for large-scale parallel systems and many-core architectures.
*   Programming models and environments for the Edge-Cloud-HPC Continuum.
*   Application of recent AI technologies in high-level programming models.

## Topics of Interest

Topics of interest to the HIPS workshop include but are not limited to:

*   High-level and domain-specific programming systems
*   Language/compiler support for AI/ML and Cybersecurity/Privacy (e.g., ML-based auto-tuning)
*   Application of Large Language Models in high-level programming environments
*   Higher-level programming support for quantum computing/quantum simulation
*   Programming Models and Tools for the Edge-Cloud-HPC Continuum
*   Task-based programming systems
*   (Scalable) programming tools and tools for power & performance analysis, modeling, monitoring and debugging, and core correctness
*   Compiler analysis and optimization techniques
*   OS and architectural support for parallel programming and debugging
*   Software and system support for extreme scalability including fault tolerance and power-aware HPC
*   Programming environments for heterogeneous multicore systems and accelerators such as GPUs and FPGAs
*   Solutions for programming paradigms for GPUs from different hardware vendors
*   Dynamism in applications and system resources
*   Performance portability
*   Efforts for improving the sustainability of scientific software
*   Languages and runtime support for multi-science/coupled codes, including but not limited to ensemble computing and uncertainty quantification
*   New programming languages and constructs for exploiting parallelism and locality

## Important Deadlines

*   **Submission due date:** January 27, 2025 (extended), Anywhere on Earth (AoE)
*   **Author notification:** February 21, 2025 AoE
*   **Camera-ready papers:** March 13, 2025 AoE

## Submission Guidelines

Authors are invited to submit original papers in two separate tracks:

*   **Full papers:** May not exceed 10 single-spaced double-column pages using 10-point size font on 8.5x11 inch pages (IEEE conference style), including figures, tables, and references. Accepted full papers will have the opportunity to present their work during the workshop.
*   **Short papers:** May not exceed 4 single-spaced double-column pages using 10-point size font on 8.5x11 inch pages (IEEE conference style), including figures, tables, and references. Accepted short papers will have the opportunity to give a short presentation during the workshop.

All submissions should be formatted according to the IPDPS paper style (IEEE conference style, single-blind).

**Submit papers through the IPDPS-HIPS Linklings site:** [https://ssl.linklings.net/conferences/ipdps/?page=Submit&id=HIPSWorkshopFullSubmission&site=ipdps2025](https://ssl.linklings.net/conferences/ipdps/?page=Submit&id=HIPSWorkshopFullSubmission&site=ipdps2025)

## Proceedings

The accepted full papers will be published in the IPDPS 2025 Workshops proceedings by the IEEE Xplore Digital Library. Short papers will not appear in the proceedings.

**Note:** Presentation of an accepted paper at the conference is a requirement of publication. Any paper that is not presented at the conference will not be included in IEEE Xplore.

## Registration

Attendance at this workshop is part of the registration for IPDPS 2025. Register [here](http://www.ipdps.org/ipdps2025/2025-registration.html).

**Note:** At least one author of each paper must be registered for the symposium by March 31st in order for the paper to be published in the proceedings. It must be a full registration unless the sole author of the paper is a student.",
req-conf-1751544737930-3h60q,,Heterogeneity in Computing Workshop,HCW,https://hcw-ipdps.org/,TRUE,https://hcw-ipdps.org/cfp.html,,"Conference dates: June 4, 2025
Year: 2025
Location: Politecnico di Milano, Milan, Italy
City-State-Province: Milan
Country: Italy
Continent: Europe
Type: Offline
Submission Date.Paper submission: February 9, 2025
Notification Date.Author notification: February 24, 2025
Camera-ready Date.Camera-ready submission: March 6, 2025
Topics: Heterogeneous computing systems, cluster computing, grid computing, cloud computing, heterogeneous multicore systems, heterogeneous parallel and distributed systems, deep memory hierarchies, on-chip network architectures, off-chip network architectures, heterogeneous network architectures, programming models, resource management, algorithms, modeling, characterization, optimizations, applications
Sponsor: IEEE Computer Society","June 4, 2025",TRUE,2025,"Politecnico di Milano, Milan, Italy",TRUE,Milan,Italy,Europe,Offline,TRUE,"{""Paper submission"":""February 9, 2025""}",100.0,"{""Author notification"":""February 24, 2025""}",100.0,"{""Camera-ready submission"":""March 6, 2025""}",100.0,{},100.0,{},100.0,"Heterogeneous computing systems, cluster computing, grid computing, cloud computing, heterogeneous multicore systems, heterogeneous parallel and distributed systems, deep memory hierarchies, on-chip network architectures, off-chip network architectures, heterogeneous network architectures, programming models, resource management, algorithms, modeling, characterization, optimizations, applications",No publisher,"The 34th Heterogeneity in Computing Workshop (HCW 2025) will be held on June 4, 2025, at Politecnico di Milano in Milan, Italy. Organized in conjunction with the International Parallel and Distributed Processing Symposium (IPDPS), HCW focuses on the design, programmability, utilization, algorithms, and applications of heterogeneous computing systems. The workshop will feature a keynote address by Jeffrey Vetter of Oak Ridge National Laboratory on navigating the post-exascale computing era. HCW 2025 proceedings will be distributed at the conference and submitted for inclusion in the IEEE Xplore Digital Library.","# HCW 2025: Call for Papers

The thirty-fourth Heterogeneity in Computing Workshop (HCW) will be held on **June 4, 2025**, at the **Politecnico di Milano, Milan, Italy**. HCW is organized annually in conjunction with the **39th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2025)**.

HCW serves as a venue to discuss and innovate in all theoretical and practical aspects of heterogeneous computing, including design, programmability, efficient utilization, algorithms, modeling, and applications. Most modern computing systems are heterogeneous, requiring management and exploitation of their diverse components.

## Topics

Topics of interest include, but are not limited to:

*   **Heterogeneous multicore systems and architectures:** Design, exploration, and experimental analysis of systems like GPUs, AI chips, FPGAs, big.LITTLE, and application-specific architectures.
*   **Heterogeneous parallel and distributed systems:** Design and analysis of computing grids, cloud systems, hybrid clusters, datacenters, geo-distributed computing systems, and supercomputers.
*   **Deep memory hierarchies:** Design and analysis of memory hierarchies including SRAM, DRAM, Flash/SSD, HDD, NUMA architectures, cache coherence strategies, and novel memory systems.
*   **On-chip, off-chip, and heterogeneous network architectures:** Network-on-chip (NoC) architectures and protocols, off-chip (chip-to-chip) network architectures, heterogeneous networks, and large-scale parallel and distributed heterogeneous network design.
*   **Programming models and tools:** Programming paradigms, middleware, runtime systems, performance-abstraction tradeoffs, and interoperability for heterogeneous systems.
*   **Resource management and algorithms for heterogeneous systems:** Parallel algorithms, scheduling strategies for multicore architectures, and resource management for large-scale heterogeneous systems.
*   **Modeling, characterization, and optimizations:** Performance models, time-to-solve optimizations, electricity consumption modeling, failure management modeling, and security modeling for heterogeneous platforms.
*   **Applications on heterogeneous systems:** Case studies, Big Data systems, data-intensive computing, and scientific computing.

### Hot Topics (Especially Invited)

*   **Heterogeneous Integration of Quantum Computing:** Architectures and software frameworks for classical and quantum computing integration.
*   **Heterogeneity and Interoperability in Software & Data Systems:** Architectures and frameworks for interoperability in software and data systems.
*   **Heterogeneous Computing for Machine Learning (ML) and Deep Learning (DL):** Accelerators and software frameworks for ML/DL on heterogeneous systems.
*   **Closing the loop on the design of heterogeneous compilers, runtimes, and hardware:** Advancements in machine understanding of code for holistic compiler, runtime, and hardware design.

## Important Dates

*   **Paper submission:** February 9, 2025
*   **Author notification:** February 24, 2025
*   **Camera-ready submission:** March 6, 2025

## Paper Submissions

*   Manuscripts must be original contributions, not previously published or under review elsewhere.
*   Submissions must use the latest IEEE manuscript templates for conference proceedings.
*   **Page Limit:** Not exceeding **ten single-spaced double-column pages** using 10-point size font on 8.5x11 inch pages. This limit includes figures, tables, and references.
*   **Review Process:** A **single-blind review process** will be followed.
*   **Submission Site:** Files should be submitted via the [IPDPS 2025 submission site](https://ssl.linklings.net/conferences/ipdps).
*   **Best Paper Award:** An outstanding publication will be recognized with a Best Paper Award.

## Workshop Organization

*   **General Co-Chairs:**
    *   DK Panda, The Ohio State University, USA
    *   Hari Subramoni, The Ohio State University, USA
*   **Technical Program Committee Chair:**
    *   Ali Akoglu, University of Arizona, USA

## Contact Persons

Please contact the General Co-Chairs or the Technical Program Committee Chair with any questions.

## Sponsors

*   U.S. Office of Naval Research
*   IEEE IPDPS 2025

## Technical Program Committee

*   Shashank Adavally, Micron Technology, USA
*   Mohsen Amini Salehi, University of North Texas, USA
*   Mehmet Belviranli, Colorado School of Mines, USA
*   Gonzalo Brito Gadeschi, NVIDIA Corporation, Germany
*   Nick Brown, University of Edinburgh, Scotland
*   Daniel Cordeiro, University of São Paulo, Brazil
*   Matthias Diener, University of Illinois, USA
*   Murali Emani, Argonne National Laboratory, USA
*   Jiří Filipovič, Masaryk University, Czech Republic
*   Abdou Guermouche, University of Bordeaux, France
*   Yanfei Guo, Argonne National Laboratory, USA
*   Diana Göhringer, Technische Universität Dresden, Germany
*   Sahil Hassan, University of Arizona, USA
*   Emmanuel Jeannot, INRIA, France
*   Krishna Kavi, University of North Texas, USA
*   Georgios Keramidas, Aristotle University, Greece
*   Joongheon Kim, Korea University, Korea
*   Joanna Kolodziej, Cracow University of Technology, Poland
*   Alexey Lastovetsky, University College Dublin, Ireland
*   Seyong Lee, Oak Ridge National Laboratory, USA
*   Laércio Lima Pilla, CNRS, France
*   Hatem Ltaief, King Abdullah University of Science and Technology, Saudi Arabia
*   Joshua Mack, Praetorian, USA
*   Joseph Manzano, Pacific Northwest National Laboratory, USA
*   Matthias Mueller, Aachen University, Germany
*   Sridhar Radhakrishnan, University of Oklahoma, USA
*   José Rufino, Polytechnic Institute of Bragança, Portugal
*   Marco Domenico Santambrogio, Politecnico di Milano, Italy
*   Aamir Shafi, The Ohio State University, USA
*   Sameer Shende, University of Oregon; ParaTools, Inc., USA
*   Achim Streit, Karlsruhe Institute of Technology, Germany
*   Shubbhi Taneja, Worcester Polytechnic Institute, USA
*   Samuel Thibault, University of Bordeaux, France
*   Claire Vishik, Intel, USA
*   Logan Ward, Argonne National Laboratory, USA

## Steering Committee

*   Kamesh Madduri, Pennsylvania State University, USA (Chair)
*   Behrooz Shirazi, National Science Foundation, USA (Immediate Past Chair)
*   H. J. Siegel, Colorado State University, USA (Past Chair)
*   John Antonio, University of Oklahoma, USA
*   David Bader, New Jersey Institute of Technology, USA
*   Anne Benoit, École Normale Supérieure de Lyon, France
*   Jack Dongarra, University of Tennessee, USA
*   Alexey Lastovetsky, University College Dublin, UK
*   Sudeep Pasricha, Colorado State University, USA
*   Viktor K. Prasanna, University of Southern California, USA
*   Yves Robert, École Normale Supérieure de Lyon, France
*   Erik Saule, University of North Carolina at Charlotte, USA
*   Uwe Schwiegelshohn, TU Dortmund University, Germany",
req-conf-1751544737930-3h60q,,International Conference and Exhibition on High Performance Computing in the Asia-Pacific Region,HPC Asia,https://event1.nchc.org.tw/hpcasia2025/,TRUE,https://event1.nchc.org.tw/hpcasia2025/papers.html,https://event1.nchc.org.tw/hpcasia2025/,"Conference dates: February 19 - 21, 2025
Year: 2025
Location: Hsinchu, Taiwan
City-State-Province: Hsinchu
Country: Taiwan
Continent: Asia
Type: Offline
Submission Date.[Papers] Abstract Due: November 10, 2024
Submission Date.[Papers] Submission Due: November 10, 2024
Notification Date.[Papers] Notice of Acceptance: December 11, 2024
Camera-ready Date.[Papers] Camera-ready Paper Due: December 22, 2024
Other Date.Call for Workshops: September 30, 2024
Other Date.Workshop and Track proposals due: April 7, 2025
Other Date.Tutorial Proposals due: June 30, 2025
Other Date.Phd Forum and Posters: June 30, 2025
Topics: High-performance computing, HPC Applications, Parallel Computing, Systems Software, Hybrid and heterogeneous computing systems, Fault-tolerant computing, Scalability and efficiency in HPC systems, Cloud computing for HPC, Data, Storage, Visualization, Big data processing and analytics, Distributed and parallel file systems, Storage architectures and systems, Data visualization techniques, Data provenance and traceability, High-performance I/O and storage optimization, Visualization and image processing in HP, Machine Learning, AI, and Emerging Technologies, Machine learning algorithms and applications, Deep learning techniques and frameworks, AI integration in HPC, Emerging technologies (quantum computing, neuromorphic computing, etc.), AI ethics and bias, AI-driven data analytics, Real-world AI applications in various industries, Future trends in AI and emerging technologies, Performance Modeling, Evaluation, and Analysis, Performance modeling and prediction, Benchmarking and performance evaluation, Scalability analysis, Tools and methodologies for performance analysis, Performance optimization techniques, Case studies on performance improvements, Power and energy efficiency in performance modeling, Real-world application performance analysis, Processor, Accelerator, Network Architecture, Processor architecture advancements, Accelerator technologies (GPUs, FPGAs, ASICs), Network architecture and interconnects, Memory hierarchy and management, Energy-efficient processor and accelerator design, Dependable and fault-tolerant architectures, Emerging processor and network technologies, Integration of new technologies in processor and network design
Publisher: ACM","February 19 - 21, 2025",TRUE,2025,"Hsinchu, Taiwan",TRUE,Hsinchu,Taiwan,Asia,Offline,TRUE,"{""[Papers] Abstract Due"":""November 10, 2024"",""[Papers] Submission Due"":""November 10, 2024""}",100.0,"{""[Papers] Notice of Acceptance"":""December 11, 2024""}",100.0,"{""[Papers] Camera-ready Paper Due"":""December 22, 2024""}",100.0,{},100.0,"{""Call for Workshops"":""September 30, 2024"",""Workshop and Track proposals due"":""April 7, 2025"",""Tutorial Proposals due"":""June 30, 2025"",""Phd Forum and Posters"":""June 30, 2025""}",100.0,"High-performance computing, HPC Applications, Parallel Computing, Systems Software, Hybrid and heterogeneous computing systems, Fault-tolerant computing, Scalability and efficiency in HPC systems, Cloud computing for HPC, Data, Storage, Visualization, Big data processing and analytics, Distributed and parallel file systems, Storage architectures and systems, Data visualization techniques, Data provenance and traceability, High-performance I/O and storage optimization, Visualization and image processing in HP, Machine Learning, AI, and Emerging Technologies, Machine learning algorithms and applications, Deep learning techniques and frameworks, AI integration in HPC, Emerging technologies (quantum computing, neuromorphic computing, etc.), AI ethics and bias, AI-driven data analytics, Real-world AI applications in various industries, Future trends in AI and emerging technologies, Performance Modeling, Evaluation, and Analysis, Performance modeling and prediction, Benchmarking and performance evaluation, Scalability analysis, Tools and methodologies for performance analysis, Performance optimization techniques, Case studies on performance improvements, Power and energy efficiency in performance modeling, Real-world application performance analysis, Processor, Accelerator, Network Architecture, Processor architecture advancements, Accelerator technologies (GPUs, FPGAs, ASICs), Network architecture and interconnects, Memory hierarchy and management, Energy-efficient processor and accelerator design, Dependable and fault-tolerant architectures, Emerging processor and network technologies, Integration of new technologies in processor and network design",ACM,"The International Conference and Exhibition on High Performance Computing in the Asia-Pacific Region (HPC Asia 2025) will be held in Hsinchu, Taiwan, from February 19-21, 2025. The conference theme is “Chip-based Exploration and Innovation for HPC,” focusing on advancements in high-performance computing, including architecture design, speed, cost, and energy efficiency.","# HPC Asia 2025: Call for Papers

High-performance computing (HPC) plays a crucial role in tackling large and complex problems in science, engineering, and business by employing efficient algorithms, applications, systems, and software for massively parallel and distributed computing systems. The International Conference on High Performance Computing in the Asia-Pacific Region (HPC Asia) has established itself as a premier forum for disseminating and discussing research and practice across all aspects of high-performance computing systems and applications.

The theme of HPC Asia 2025, “**Chip-based Exploration and Innovation**,” reflects how HPC is evolving and responding to fundamental challenges starting from the core architecture design. We are pushing limits of speed, cost, and energy efficiency in the face of exascale computing and artificial intelligence. HPC Asia 2025 will be held in Hsinchu, the heart of Taiwan’s semiconductor industry.

## Submission Tracks

*   **HPC Applications, Parallel Computing & Systems Software**
*   **Data, Storage, Visualization**
*   **Machine Learning, AI, and Emerging Technologies**
*   **Performance Modeling, Evaluation, and Analysis**
*   **Processor, Accelerator, Network Architecture**

## Submission Guidelines

*   **Abstract Due:** **10 November 2024 (AoE)**
*   **Submission Due:** **10 November 2024 (AoE)** (firm)
*   **Notice of Acceptance:** **11 December 2024 (AoE)**
*   **Camera-ready Paper Due:** **22 December 2024 (AoE)**

## Submission Format

*   Authors are invited to submit technical papers of no more than **18 pages** in PDF format, including figures and references.
*   Submitted papers must contain original work that has not appeared in and is not under consideration for another conference or journal.
*   The review process is **double-blind**.
*   Manuscripts must be formatted according to the **ACM Proceedings Style**.
*   ACM Templates for Word and LaTeX are available: [Word (docx) download](https://www.acm.org/binaries/content/assets/publications/taps/acm_submission_template.docx), [LaTex (zip) download](https://www.acm.org/binaries/content/assets/publications/taps/acm_submission_template.zip).
*   The ACM LaTeX template on Overleaf platform is also available.

## Proceedings

Accepted papers will be published as proceedings by **ACM**.

*   Authors of articles from conferences published Open Access (OA) in the ACM Digital Library will have to pay for a paper processing charge (APC). Further details can be found [here](https://www.acm.org/publications/icps/author-guidance).
*   If your institution is a member of the ACM Open program, the paper will be published with no charge.

## Contact

For questions or clarifications about the Call for Paper (CFP), please contact the Program Chairs at [hpcasia2025@narlabs.org.tw](mailto:hpcasia2025@narlabs.org.tw).

Please indicate ""< PAPERS>"" at the start of your Subject heading of your email.",
req-conf-1751544737930-3h60q,,Symposium on High Performance Chips,HOTCHIPS,https://hotchips.org/,TRUE,,,"Conference dates: August 24 - 26, 2025
Year: 2025
Location: Memorial Auditorium, Stanford, Palo Alto, CA
City-State-Province: Palo Alto, CA
Country: United States
Continent: North America
Type: Offline
Other Date.Tutorials: August 24, 2025
Topics: High Performance Chips, CPU, Security, Graphics, Networking, Power, Methodology, Machine Learning","August 24 - 26, 2025",TRUE,2025,"Memorial Auditorium, Stanford, Palo Alto, CA",TRUE,"Palo Alto, CA",United States,North America,Offline,TRUE,{},100.0,{},100.0,{},100.0,{},100.0,"{""Tutorials"":""August 24, 2025""}",100.0,"High Performance Chips, CPU, Security, Graphics, Networking, Power, Methodology, Machine Learning",No publisher,"Hot Chips 2025 will be held from Sunday, August 24 to Tuesday, August 26, 2025, at Memorial Auditorium, Stanford, Palo Alto, CA. The conference will feature tutorials on Datacenter Racks and Kernel Programming, keynote speeches on the future of AI and semiconductor manufacturing, and sessions covering CPUs, security, graphics, networking, power/methodology, machine learning, and specialized AI chips. Numerous companies including Intel, AMD, NVIDIA, Google, and IBM will present their latest innovations.","# Hot Chips 2025: Call for Papers

Hot Chips 2025 will be held **Sunday, August 24 - Tuesday, August 26, 2025**, at **Memorial Auditorium, Stanford, Palo Alto, CA**.

## Advance Program

### Tutorials: Sunday, August 24, 2025

*   **Breakfast/Registration**
*   **Tutorial 1: Datacenter Racks**
*   **Coffee Break (1/2 hr)**
*   **Tutorial 1: Datacenter Racks (cont)**
*   **Lunch (1 hr 15 min)**
*   **Tutorial 2: Kernel Programming**
*   **Coffee Break (1/2 hr)**
*   **Tutorial 2: Kernel Programming (cont)**
*   **Reception**

### Conference Day 1: Monday, August 25, 2025

*   **Breakfast/Registration**
*   **Welcome**
    *   General Chair Welcome: Jan-Willem van de Waerdt, General Chair
    *   Program Co-Chairs Welcome: Ian Bratt & Nhon Quach, PC Co-Chairs

*   **CPU** (Chair: Gabriel Southern)
    *   Cuzco: A High-Performance RISC-V RVA23 Compatible CPU IP (Condor Computing)
    *   PEZY-SC4s: The Fourth Generation MIMD Many-core Processor with High Energy Efficiency and Flexibility for HPC and AI Applications (PEZY Computing)
    *   IBM’s Next Generation Power Microprocessor (IBM)
    *   Introducing the Next Generation Intel® Xeon® Processor with Efficiency Cores (Intel)

*   **Coffee Break**

*   **Security** (Chair: Greg Papadopoulos)
    *   Presto: A RISC-V-Compatible SoC for Unified Multi-Scheme FHE Acceleration over Module Lattice (Tsinghua University)
    *   Azure Secure Hardware Architecture: Establishing a Robust Security Foundation for Cloud Workloads (Microsoft)

*   **Lunch (1 hr 15 min)**

*   **Keynote #1** (Chair: Cliff Young)
    *   Predictions for the Next Phase of AI (Noam Shazeer, Google)

*   **Graphics** (Chair: Lavanya Subramanian)
    *   AMD RDNA 4 and Radeon RX 9000 Series GPU (AMD)
    *   RTX 5090: Designed for the Age of Neural Rendering (NVIDIA)
    *   Specialized SoC enabling low-power ‘World Lock Rendering’ in Augmented and Mixed Reality Devices (Meta)

*   **Coffee Break (1/2 hr)**

*   **Networking** (Chair: Sherry Xu)
    *   Intel Mount Morgan Infrastructure Processing Unit (IPU) (Intel)
    *   AMD Pensando™ Pollara 400 AI NIC Architecture and Application (AMD)
    *   NVIDIA ConnectX-8 SuperNIC: A Programmable RoCE Architecture for AI Data Centers (NVIDIA)
    *   HIgh Performance Ethernet for HPC/AI Networking (Broadcom)

*   **Reception**

### Conference Day 2: Tuesday, August 26, 2025

*   **Breakfast/Registration**

*   **Networking** (Chair: Borivoje Nikolic)
    *   Celestial AI Photonic Fabric Module (PF Module) - The world’s first SoC with in-die Optical IO (Celestial AI)
    *   A UCIe Optical I/O Retimer Chiplet for AI Scale-up Fabrics (Ayar Labs)
    *   Passage M1000: 3D photonic interposer for AI (Lightmatter)
    *   Co-Packaged Silicon Photonics Switches for Gigawatt AI Factories (NVIDIA)

*   **Coffee Break**

*   **Power / Methodology** (Chair: Jae W. Lee)
    *   ECAM Enabled Advanced Thermal Management Solutions for the AI Data Center (Fabric8Labs)
    *   Everactive Self-Powered SoC with Energy Harvesting, Wakeup Receiver, and Energy-Aware Subsystem (Everactive)
    *   Taping Out Three Class Chips per Semester in Intel 16 Technology (UC Berkeley)

*   **Lunch (1 hr 15 min)**

*   **Keynote #2** (Chair: Yasuo Ishii)
    *   Up and Running with Rapidus: How Japan and Cutting-Edge Technologies are Transforming Semiconductor Manufacturing (Dr. Atsuyoshi Koike, Rapidus)

*   **Machine Learning 1** (Chair: Ronny Krashinsky)
    *   Memory: (Almost) the Only Thing That Matters (Marvell)
    *   UB-Mesh: Huawei’s Next-Gen AI SuperComputer with A Unified-Bus Interconnect and nD-FullMesh Architecture (Huawei)
    *   Corsair - An In-memory Computing Chiplet Architecture for Inference-time Compute Acceleration (d-Matrix)

*   **Coffee Break (1/2 hr)**

*   **Machine Learning 2** (Chair: Pradeep Dubey)
    *   NVIDIA’s GB10 SoC: AI Supercomputer On Your Desk (NVIDIA)
    *   4th Gen AMD CDNA™ Generative AI Architecture Powering AMD Instinct™ MI350 Series Accelerators and Platforms (AMD)
    *   Ironwood : Delivering best in class perf, perf/TCO and perf/Watt for reasoning model training and serving (Google)

*   **Closing Remarks**

## Posters

*   HyperAccel Adelia: A 4nm LLM Processor for Efficient Generative AI Inference (Hyper Accel)
*   Basilisk: A 34 mm² End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS (ETH Zurich)
*   Tunable Resist Photonics (TRP): Rethinking Silicon photonics (Light Multinary)
*   Bit-Separable Transformer Accelerator Leveraging Output Activation Sparsity for Efficient DRAM Access (Kyungpook National University)
*   Multi-modal Few-step Diffusion Model Accelerator with Mixed-Precision and Reordered Group-Quantization for On-device Generative AI (KAIST)
*   An Energy-Efficient Spatial Computing SoC for Real-time Interactable-Rendering and Modeling with Surface-aware 3D Gaussian Splatting (KAIST)
*   BROCA: A Low-power and Low-latency Conversational Agent RISC-V System-on-Chip for Voice-interactive Mobile Devices (KAIST)
*   MEGA.mini: A NPU with Novel Heterogeneous AI Processing Architecture Balancing Efficiency, Performance, and Intelligence for the Era of Generative AI (Chung-Ang University)
*   High Density Si-IPD Technologies as enabler for High-Performance and Low-Power consumption Processor Chips (Murata)
*   Clo-HDnn: Continual On-Device Learning Accelerator with Hyperdimensional Computing via Progressive Search (UC San Diego)
*   A 4.69mW LLM Processor with Binary/Ternary Weights for Billion-Parameter Llama Model (Yonsei University)
*   KLIMA: Low-latency mixed-signal In-Memory Computing accelerator for solving arbitrary-order Boolean Satisfiability (UC Santa Barbara)

## Links

*   [Twitter](https://twitter.com/hotchipsorg)
*   [Linkedin](https://www.linkedin.com/company/hotchips)
*   Facebook

© 2025 Hot Chips.",
req-conf-1751544737930-3h60q,,IADIS International Conference Applied Computing,IADIS AC,https://www.computing-conf.org/,TRUE,https://www.computing-conf.org/call-for-papers/,https://www.computing-conf.org/important-dates/,"Conference dates: November 1 - 3, 2025
Year: 2025
Location: Porto
City-State-Province: Porto
Country: Portugal
Continent: Europe
Type: Offline
Submission Date.(2nd CFP) Submission Deadline: July 25, 2025
Notification Date.(2nd CFP) Notification to Authors: September 1, 2025
Camera-ready Date.(1st CFP) Final Camera-Ready Submission and Early Registration: July 18, 2025
Registration Date.(1st CFP) Late Registration: After July 18, 2025
Topics: eCommerce and ePayment, eLearning, eHealth and eSports, IT services, Mobile computing, Knowledge management and distribution, Algorithms, Data bases and data mining, Information Systems, Information sourcing and aggregation, Programming languages and concepts, Security and Privacy, Automation of Services, Human-centred Computing, Multimedia and Visualization, Modalities of User Interfacing, Personalization and empathic systems, Virtual Reality, Distributed and parallel systems, Cloud Computing, Evaluation and Assessment, Intelligent systems, Large-scale applications, Local and distributed storage, IoT, Industry 4.0, Mobile Systems and Networks, Protocols, Standards and Mark-up Languages, Sensor Networks, WWW Applications and Technologies, Embedded Computing, Environment-friendly Constructions, Mobile Aspects, Realization of IoT nodes, Security concepts and devices, Wideband Information streaming
Publisher: IADIS","November 1 - 3, 2025",TRUE,2025,Porto,TRUE,Porto,Portugal,Europe,Offline,TRUE,"{""(2nd CFP) Submission Deadline"":""July 25, 2025""}",100.0,"{""(2nd CFP) Notification to Authors"":""September 1, 2025""}",100.0,"{""(1st CFP) Final Camera-Ready Submission and Early Registration"":""July 18, 2025""}",100.0,"{""(1st CFP) Late Registration"":""After July 18, 2025""}",100.0,{},100.0,"eCommerce and ePayment, eLearning, eHealth and eSports, IT services, Mobile computing, Knowledge management and distribution, Algorithms, Data bases and data mining, Information Systems, Information sourcing and aggregation, Programming languages and concepts, Security and Privacy, Automation of Services, Human-centred Computing, Multimedia and Visualization, Modalities of User Interfacing, Personalization and empathic systems, Virtual Reality, Distributed and parallel systems, Cloud Computing, Evaluation and Assessment, Intelligent systems, Large-scale applications, Local and distributed storage, IoT, Industry 4.0, Mobile Systems and Networks, Protocols, Standards and Mark-up Languages, Sensor Networks, WWW Applications and Technologies, Embedded Computing, Environment-friendly Constructions, Mobile Aspects, Realization of IoT nodes, Security concepts and devices, Wideband Information streaming",IADIS,"The IADIS International Conference Applied Computing (IADIS AC) 2025 aims to address key issues in applied computing, covering technical aspects. The conference will be held in Porto, Portugal, from November 1 to 3, 2025. Proceedings will be published in a book and digital copy with ISBN, submitted for indexing, and selected papers will be invited for extended publication in the IADIS Journal on Computer Science and Information Systems.","# Call for Papers: IADIS International Conference Applied Computing (IADIS AC) 2025

The IADIS International Conference Applied Computing (IADIS AC) 2025 aims to address the main issues of concern within the applied computing area and related fields, covering essentially technical aspects. Innovative contributions that don’t fit into the defined areas will also be considered.

## Areas of Interest

All areas related to Applied Computing are of interest, including:

### Application Fields

*   eCommerce and ePayment
*   eLearning
*   eHealth and eSports
*   IT services
*   Mobile computing
*   Knowledge management and distribution

### Fundamental Concepts and Engineering

*   Algorithms
*   Data bases and data mining
*   Information Systems
*   Information sourcing and aggregation
*   Programming languages and concepts
*   Security and Privacy

### Usability

*   Automation of Services
*   Human-centred Computing
*   Multimedia and Visualization
*   Modalities of User Interfacing
*   Personalization and empathic systems
*   Virtual Reality

### Performance

*   Distributed and parallel systems
*   Cloud Computing
*   Evaluation and Assessment
*   Intelligent systems
*   Large-scale applications
*   Local and distributed storage

### Communication

*   IoT
*   Industry 4.0
*   Mobile Systems and Networks
*   Protocols, Standards and Mark-up Languages
*   Sensor Networks
*   WWW Applications and Technologies

### Hardware scope

*   Embedded Computing
*   Environment-friendly Constructions
*   Mobile Aspects
*   Realization of IoT nodes
*   Security concepts and devices
*   Wideband Information streaming

## Contribution Types

*   **Full Papers:** Max 8 pages (5,000 words), for accomplished research results.
*   **Short Papers:** Max 4 pages (2,500 words), for work in progress or fresh developments.
*   **Reflection Papers:** Max 2 pages (1500 words), for literature reviews, trend analysis, or discussion of issues.
*   **Posters / Demonstrations:** Max 1 page (625 words), with the poster or demonstration to be exposed.
*   **Tutorials:** Proposal of max 250 words.
*   **Panels:** Proposal of max 250 words.
*   **Invited Talks:** Abstract included in proceedings.
*   **Doctoral Consortium:** Max 2,500 words (4 pages), for PhD students.
*   **Corporate Showcases & Exhibitions:** For company presentations and displays.

## Review Process

This is a **blind peer-reviewed conference**.

## Important Dates

*   **Submission Deadline (2nd CFP):** 25 July 2025
*   **Notification to Authors (2nd CFP):** 1 September 2025
*   **Final Camera-Ready Submission and Early Registration (1st CFP):** Until 18 July 2025
*   **Late Registration (1st CFP):** After 18 July 2025
*   **Conference Dates:** 1 – 3 November 2025

## Submission

Submit your paper here: [https://conf-system.org/confman_ac2025/author_new.asp](https://conf-system.org/confman_ac2025/author_new.asp)

## Publication and Indexing

*   Proceedings will be published in the form of a book and digital copy with ISBN.
*   Conference proceedings will be submitted (pending approval) to indexing services, including Crossref, and each published paper will be allocated a DOI.
*   Extended versions of the best papers will be selected for publication in the IADIS Journal on Computer Science and Information Systems (ISSN: 1646-3692), indexed by Emerging Sources Citation Index by Thomson Reuters.

## Contact

*   Email: [secretariat@computing-conf.org](mailto:secretariat@computing-conf.org)
*   Phone: +351 969 833 989","registrationDate trả về: After July 18, 2025"
req-conf-1751544737930-3h60q,,International Conference on Algorithms and Architectures for Parallel Processing,ICA3PP,https://ieee-cybermatics.org/2025/ica3pp/index.html,TRUE,https://ieee-cybermatics.org/2025/ica3pp/cfp.html,https://ieee-cybermatics.org/2025/ica3pp/index.html,"Conference dates: October 30 - November 2, 2025
Year: 2025
Location: Zhengzhou, Henan, China
City-State-Province: Zhengzhou, Henan
Country: China
Continent: Asia
Type: Offline
Submission Date.Workshop Proposal: July 15, 2025
Submission Date.Paper Submission: July 15, 2025
Notification Date.Authors Notification: September 10, 2025
Camera-ready Date.Camera-Ready Submission: September 30, 2025
Registration Date.Registration Due: September 30, 2025
Topics: Parallel and Distributed Architectures, Software Systems and Programming Models, Parallel and Distributed Algorithms and Applications, Service Dependability and Security in Distributed and Parallel Systems, Network Architectures and Algorithms, Big Data Management and Analysis, Internet of Things and Cyber-Physical-Social Computing, Performance Modeling and Evaluation
Publisher: Springer","October 30 - November 2, 2025",TRUE,2025,"Zhengzhou, Henan, China",TRUE,"Zhengzhou, Henan",China,Asia,Offline,TRUE,"{""Workshop Proposal"":""July 15, 2025"",""Paper Submission"":""July 15, 2025""}",100.0,"{""Authors Notification"":""September 10, 2025""}",100.0,"{""Camera-Ready Submission"":""September 30, 2025""}",100.0,"{""Registration Due"":""September 30, 2025""}",100.0,{},100.0,"Parallel and Distributed Architectures, Software Systems and Programming Models, Parallel and Distributed Algorithms and Applications, Service Dependability and Security in Distributed and Parallel Systems, Network Architectures and Algorithms, Big Data Management and Analysis, Internet of Things and Cyber-Physical-Social Computing, Performance Modeling and Evaluation",Springer,"The 25th International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP 2025) will be held in Zhengzhou, Henan, China, from October 30 to November 02, 2025. This conference series, started in 1995, focuses on algorithms and architectures for parallel processing, encompassing theoretical approaches, experimental projects, and commercial systems. ICA3PP 2025 serves as a forum for academics and practitioners worldwide to exchange ideas on improving the efficiency, performance, reliability, security, and interoperability of computing systems and applications.","# ICA3PP 2025: Call for Papers

ICA3PP 2025 is the 25th International Conference on Algorithms and Architectures for Parallel Processing. It provides a forum for academic researchers and industry practitioners to present research progresses, exchange new ideas, and identify future directions in the fields of Parallel and Distributed Architectures, Software Systems and Programming Models, Parallel and Distributed Algorithms and Applications, Service Dependability and Security in Distributed and Parallel Systems, and more. ICA3PP 2025 is a CCF Rank-C conference.

## Topics of Interest

We invite submissions from academia, government and industry that present novel research on all aspects of parallel and distributed computing. Topics of ICA3PP include but are not limited to the following areas:

### Track 1: Parallel and Distributed Architectures
*   Parallel Architectures
*   Parallel Programming Paradigms
*   Heterogeneous Systems
*   Energy-Efficient Parallel and Distributed Systems
*   Service-oriented Architectures
*   Blockchain Architecture
*   Emerging Computing Architectures

### Track 2: Software Systems and Programming Models
*   Cluster, Distributed & Parallel Operating Systems and Middleware
*   System Software for Parallel and Concurrent Programming
*   Programming Models for Compute and Storage
*   Parallel File Systems and Storage
*   Parallel and Distributed Databases
*   Parallel Programming Theory and Models
*   Tools for Programming and Analysis of System Software

### Track 3: Parallel and Distributed Algorithms and Applications
*   Reliability and Fault-tolerant Computing
*   High-performance Scientific Computing
*   Parallel and Distributed Algorithms
*   Resource Management and Scheduling
*   Parallel and Distributed AI/Machine Learning
*   Multimedia in Parallel Computing
*   Parallel Computing in Bioinformatics
*   Industrial Applications

### Track 4: Service Dependability and Security in Distributed and Parallel Systems
*   Dependability Issues in Computer Networks and Communications
*   Dependability in Parallel and Distributed Systems
*   Dependability of Software Defined Networks
*   Self-healing, Self-protecting and Fault-tolerant Systems
*   Network and Information Security
*   Trust, Security and Privacy in Cloud Computing, Social Networks, and Internet of Things
*   Security and Privacy in Parallel and Distributed Computing

### Track 5: Network Architectures and Algorithms
*   Wireless and Mobile Networks
*   High Performance Networks and Communication
*   AI/Machine Learning for Networking
*   Network and Interconnect Architectures
*   SDN, NFV and Network Programming
*   Energy Efficiency in Networks
*   Network Measurement and Parallel Processing

### Track 6: Big Data Management and Analysis
*   Architecture, Networks and Systems of Big Data
*   Big Data Applications, Algorithms and Data Structures
*   Research and Development Trends of BigData
*   Big Data Benchmarking, Monitoring, and Management
*   Security and Privacy of Big Data
*   Big Data Interoperability and Orchestration
*   Parallel Processing for Big Data
*   Distributed Data Analytics and Applications

### Track 7: Internet of Things and Cyber-Physical-Social Computing
*   Machine Learning and Edge AI for IoT
*   Pervasive/Ubiquitous Control, Computing and Networking
*   Social Computing and Analytics on Cyber-Physical Data
*   Smart Communities with Cyber-Physical-Social Systems
*   Ubiquitous Sensing in Social Networks
*   Cyber-Physical-Social Systems and Networks
*   Cyber-Physical-Social Applications

### Track 8: Performance Modeling and Evaluation
*   Performance of Parallel & Distributed Computing Systems
*   Software and Hardware Reliability, Testing, Verification and Validation
*   Tools and Environments for Parallel & Distributed Software Development
*   Optimization, Modeling and Simulation
*   Stochastic Analysis, Statistical Analysis and Simulation
*   Planning, Scheduling and Quality-of-Service
*   Game theory, Economics and Control Theory

## Important Dates

*   **Workshop Proposal:** July 15, 2025
*   **Paper Submission:** July 15, 2025
*   **Authors Notification:** September 10, 2025
*   **Camera-Ready Submission:** September 30, 2025
*   **Registration Due:** September 30, 2025
*   **Conference Dates:** October 30 - November 02, 2025

## Submission Guidelines

*   All papers need to be submitted electronically through the conference submission website (EDAS) in PDF format at [https://edas.info/N33874](https://edas.info/N33874).
*   The total length of the final papers is at most **20 pages** (for regular papers) and **10 pages** (for short papers), including tables, figures, references and appendices.
*   Submitted papers must not substantially overlap with papers that have been published or that are simultaneously submitted to a journal or a conference with proceedings.
*   The work must be clearly presented in English in **Springer LNCS Format**.
*   Submission of a paper should be regarded as a commitment that, should the paper be accepted, at least one of the authors will register and attend the symposium to present the work.

## Publication

Accepted papers will be published by **Springer** and submitted to the **EI database**. Excellent papers with extension will be recommended for special issues in renowned journals.

## Call for Workshop

Information regarding the Call for Workshops can be found at [https://ieee-cybermatics.org/2025/ica3pp/cfw.html](https://ieee-cybermatics.org/2025/ica3pp/cfw.html).

## Organizing Committee

**General Chairs**
*   Didier El Baz, LAAS-CNRS, France
*   Zizhong Chen, University of California at Riverside, USA
*   Gudula Runger, Chemnitz University of Technology, Germany

**Program Chairs**
*   Huazhong Liu, Hainan University, China
*   Shadi Ibrahim, INRIA, France
*   Thomas Rauber, University of Bayreuth, Germany",
req-conf-1751544737930-3h60q,,International Colloquium on Automata Languages and Programming,ICALP,https://conferences.au.dk/icalp2025,TRUE,,https://conferences.au.dk/icalp2025,"Conference dates: July 8-11, 2025
Year: 2025
Location: Aarhus, Denmark
City-State-Province: Aarhus
Country: Denmark
Continent: Europe
Type: Offline
Submission Date.Paper submission: February 8, 2025
Notification Date.Author notification: April 14, 2025
Camera-ready Date.Camera-ready version: April 28, 2025
Other Date.Rebuttal: March 21-24, 2025
Other Date.Early registration: April 1 - May 16, 2025
Other Date.Late registration: May 17 - June 20, 2025
Other Date.Workshops: July 7, 2025
Topics: Automata, Languages, and Programming","July 8-11, 2025",TRUE,2025,"Aarhus, Denmark",TRUE,Aarhus,Denmark,Europe,Offline,TRUE,"{""Paper submission"":""February 8, 2025""}",100.0,"{""Author notification"":""April 14, 2025""}",,"{""Camera-ready version"":""April 28, 2025""}",,{},,"{""Rebuttal"":""March 21-24, 2025"",""Early registration"":""April 1 - May 16, 2025"",""Late registration"":""May 17 - June 20, 2025"",""Workshops"":""July 7, 2025""}",,"Automata, Languages, and Programming",No publisher,"The 52nd EATCS International Colloquium on Automata, Languages, and Programming (ICALP) will be held at Aarhus University in Denmark from July 8-11, 2025, with workshops on July 7. ICALP is the main conference and annual meeting of the European Association for Theoretical Computer Science (EATCS). The conference will feature anonymous submissions with a rebuttal phase and is planned as a physical, in-person event.","# ICALP 2025: Call for Papers

The 52nd EATCS International Colloquium on Automata, Languages, and Programming (ICALP) will take place in **Aarhus, Denmark, from July 8-11, 2025**. Workshops will be held on **July 7, 2025**.

ICALP is the main conference and annual meeting of the European Association for Theoretical Computer Science (EATCS).

### Key Features:

*   Submissions are **anonymous** and there is a **rebuttal phase**.
*   The conference is planned as a **physical, in-person event**.

### Invited Speakers:

*   Anupam Gupta (NYU, USA)
*   Dana Ron-Goldreich (Tel Aviv University, Israel)
*   Mary Wootters (Stanford University, USA)
*   Hongseok Yang (KAIST, Korea)

## Important Dates and Information:

*   **Submissions Due:** February 8, 2025 (anywhere on Earth)
*   **Rebuttal Phase:** March 21-24, 2025
*   **Author Notification:** April 14, 2025
*   **Camera-ready Version Due:** April 28, 2025
*   **Early Registration:** April 1 - May 16, 2025
*   **Late Registration:** May 17 - June 20, 2025
*   **Conference Dates:** July 8-11, 2025

> **Deadlines are firm; late submissions will not be considered.**

## Contact Information:

*   For general conference questions: [icalp2025@cs.au.dk](mailto:icalp2025@cs.au.dk)
*   For registration questions: [icalp@kongreskompagniet.dk](mailto:icalp@kongreskompagniet.dk)

## Code of Conduct:

ICALP is committed to being a respectful forum, free from discrimination or harassment. All attendees are expected to behave accordingly. Resources for reporting or seeking advice are available, including SafeToC counsellors.

## Sponsors:

Information about ICALP 2025 sponsors is available on the conference website.",
req-conf-1751544737930-3h60q,,International Conference on Artificial Intelligence and Soft Computing,ICAISC,https://icaisc2025.icaisc.eu/,TRUE,https://icaisc2025.icaisc.eu/Submission,https://icaisc2025.icaisc.eu/ImportantDates,"Conference dates: June 22-26, 2025
Year: 2025
Location: Zakopane, Poland
City-State-Province: Zakopane
Country: Poland
Continent: Europe
Type: Hybrid
Submission Date.Submission of papers in accordance with Springer guidelines: Passed
Notification Date.Notification of acceptance: from February 1, 2025
Camera-ready Date.Submission of camera-ready papers: April 10, 2025
Topics: Artificial Intelligence, Soft Computing
Publisher: Springer","June 22-26, 2025",TRUE,2025,"Zakopane, Poland",TRUE,Zakopane,Poland,Europe,Hybrid,TRUE,"{""Submission of papers in accordance with Springer guidelines"":""Passed""}",100.0,"{""Notification of acceptance"":""from February 1, 2025""}",100.0,"{""Submission of camera-ready papers"":""April 10, 2025""}",100.0,{},100.0,{},100.0,"Artificial Intelligence, Soft Computing",Springer,"The 24th International Conference on Artificial Intelligence and Soft Computing (ICAISC 2025) will be held in Zakopane, Poland, from June 22-26, 2025, at the Bachleda Kasprowy Zakopane Hotel. This hybrid conference offers both online and on-site participation. Accepted papers will be published in Springer's Lecture Notes in Artificial Intelligence (LNAI) series. The conference aims to provide a platform for scientists and engineers to discuss the latest scientific results and methods in artificial intelligence and soft computing.","# ICAISC 2025: Call for Papers

The 24th International Conference on Artificial Intelligence and Soft Computing (ICAISC 2025) will be held in **Zakopane, Poland**, from **June 22-26, 2025**, at the **Bachleda Kasprowy Zakopane Hotel**.

The conference will be held in a **hybrid mode**: online and on-site. Authors of accepted papers will have the choice to present their papers online or on-site.

All accepted papers, irrespective of the presentation mode, will be included in the **LNAI conference proceedings** published by Springer.

## About ICAISC 2025

The conference provides an excellent opportunity for scientists and engineers to present and discuss the latest scientific results and methods. It will include keynote addresses, contributed papers, and numerous lectures and tutorials.

## Scope

Contributions covering all theoretical developments and practical applications in artificial intelligence and soft computing techniques are invited. Key technical areas include, but are not limited to:

*   AI and adversarial attacks
*   Agent-based systems
*   Ant colony optimization
*   Approximate reasoning
*   Artificial immune systems
*   Artificial Intelligence in modelling and simulation
*   Artificial Intelligence in scheduling and optimization
*   Artificial life
*   Bioinformatics and computational biology
*   Brain-machine interfaces
*   Cognitive systems and applications
*   Collective intelligence
*   Computer vision
*   Data mining
*   Differential Evolution
*   Evolutionary data mining
*   Evolutionary design
*   Evolutionary scheduling
*   Expert systems
*   Explainable AI
*   Fuzzy Computing with Words
*   Fuzzy control and intelligent systems
*   Fuzzy decision making and decision support systems
*   Fuzzy logic and fuzzy set theory
*   Fuzzy optimization and design
*   Fuzzy pattern recognition
*   Fuzzy systems for robotics
*   Game theory
*   Generative artificial intelligence
*   Hardware Implementations
*   Intelligent database systems
*   Knowledge engineering
*   Large language models
*   Machine learning
*   Modeling and identification
*   Molecular and quantum computing
*   Multi-agent systems
*   Natural language processing
*   Neural Network Theory and Architectures
*   Particle swarm optimization
*   Robotics and related fields
*   Robust and secure machine learning algorithms
*   Rough sets and rough data analysis
*   Speech understanding
*   Supervised and Unsupervised Learning
*   Type-2 fuzzy logic
*   Various Applications
*   Web intelligence
*   Human–computer interaction

## Submission Guidelines

*   **Language:** English.
*   **Originality:** Only original, unpublished papers are invited.
*   **Submission Format:** Electronic version of papers via the conference web page.
*   **Paper Structure:** Common scientific structure (abstract, state of the art, intention, methodology, results, references).
*   **Anonymity:** Prepare **anonymized versions** of the paper for submission. Avoid information that may identify authors in acknowledgements, links, or references. Refer to your previous work as if it were by someone else. Use ""Anonymous ICAISC 2025 submission"" in place of author names.
*   **Review Process:** Papers will undergo **double-blind reviewing** by an international committee.
*   **Acceptance Criteria:** Based on scientific merit and relevance to conference topics.
*   **Final Submission:** Accepted papers must be submitted in **Latex format only**. Authors will be allowed to make corrections based on reviewer suggestions.
*   **Copyright Form:** A completed and signed Consent-to-Publish form is required from the corresponding author. The form is available on the Springer website.
*   **Attendance:** Accepted papers **must be presented** by the author(s) personally to be published.
*   **Submission System:** [https://icaiscsystem.icaisc.eu/](https://icaiscsystem.icaisc.eu/)
*   **Springer Guidelines:** Authors should consult Springer’s [authors’ guidelines](https://www.springer.com/gp/computer-science/lncs/conference-proceedings-guidelines) and use their proceedings templates (LaTeX or MS Word). LaTeX templates are also available in Overleaf.
*   **Paper Length:** Initial submissions should preferably be **12 pages**.

## Contribution Types

*   **Regular papers:** Preferably 12 pages, presented on-site as posters (max A0 size) or remotely via Zoom (10 min presentation + 3-5 min Q&A).

## Important Dates

*   **Submission of papers:** The deadline for submission has now passed.
*   **Notification of acceptance:** From **February 1, 2025**.
*   **Submission of camera-ready papers:** **April 10, 2025**.
*   **Conference date:** **June 22-26, 2025**.

## Day of Business & Science

On **Tuesday, June 24**, a special full-day event will bring together science, business, government, and innovation through AI. It will feature keynote speeches, discussions on science-industry cooperation, government actions in AI, and startup/investment panels.

## Previous Conferences & Proceedings

Proceedings of ICAISC 2024 (LNCS 15164, 15165, 15166) are available online. Conference participants receive free access to ICAISC 2024 proceedings via [https://icaiscsystem.icaisc.eu/](https://icaiscsystem.icaisc.eu/).

## Warning

Be aware of fake conferences organized by WASET (World Academy of Science, Engineering, and Technology) which may lack academic rigor and credibility.","submission trả về Passed
Notification of acceptance có thêm chữ form"
req-conf-1751544737930-3h60q,,IEEE/ACM International Conference on Computer-Aided Design,ICCAD,https://2025.iccad.com/,TRUE,https://confcats-event-sessions.s3.us-east-1.amazonaws.com/iccad25/uploads/iccad25-cfp_web-11.pdf,https://2025.iccad.com/,"Conference dates: October 26-30, 2025
Year: 2025
Location: Munich, Germany
City-State-Province: Munich
Country: Germany
Continent: Europe
Type: Offline
Submission Date.Abstract Submission Deadline: April 14, 2025
Submission Date.Paper Submission Deadline: April 21, 2025
Submission Date.Proposal Submission Deadline for Workshops, Tutorials, Special Sessions, Panels: April 21, 2025
Notification Date.Notification for Workshops, Tutorials, Special Sessions, Panels: June 6, 2025
Notification Date.Notification for Regular Papers: June 30, 2025
Camera-ready Date.Camera-Ready Paper Submission: August 14, 2025
Registration Date.Author Registration Deadline: August 14, 2025
Topics: Electronic Design Automation, Device and Circuit Level, System Level, Post-CMOS Design
Publisher: IEEE and ACM","October 26-30, 2025",TRUE,2025,"Munich, Germany",TRUE,Munich,Germany,Europe,Offline,TRUE,"{""Abstract Submission Deadline"":""April 14, 2025"",""Paper Submission Deadline"":""April 21, 2025"",""Proposal Submission Deadline for Workshops, Tutorials, Special Sessions, Panels"":""April 21, 2025""}",100.0,"{""Notification for Workshops, Tutorials, Special Sessions, Panels"":""June 6, 2025"",""Notification for Regular Papers"":""June 30, 2025""}",,"{""Camera-Ready Paper Submission"":""August 14, 2025""}",,"{""Author Registration Deadline"":""August 14, 2025""}",,{},,"Electronic Design Automation, Device and Circuit Level, System Level, Post-CMOS Design",IEEE and ACM,"The IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2025) will be held in Munich, Germany, from October 26-30, 2025. ICCAD is the premier forum for exploring new challenges, presenting leading-edge innovative solutions, and identifying emerging technologies in electronic design automation research areas, covering topics from device and circuit level up through system level, as well as post-CMOS design.","# ICCAD 2025: Call for Papers

The **IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 2025** is the premier forum to explore new challenges, present leading-edge innovative solutions, and identify emerging technologies in the electronic design automation research areas. Jointly sponsored by IEEE and ACM, ICCAD has a long-standing tradition of producing a cutting-edge, innovative technical program for attendees.

**Dates:** October 26-30, 2025
**Location:** Munich, Germany

## Topics of Interest

IEEE ICCAD covers the full range of CAD topics – from device and circuit level up through system level, as well as post-CMOS design.

## Plenary Speakers

*   **Hans-Jörg Vögel** (BMW Group)
*   **Diana Marculescu** (University of Texas at Austin)

## Important Dates

*   **Abstract Submission Deadline:** April 14, 2025
*   **Paper Submission Deadline:** April 21, 2025
*   **Proposal Submission Deadline for Workshops, Tutorials, Special Sessions, Panels:** April 21, 2025
*   **Notification for Workshops, Tutorials, Special Sessions, Panels:** June 6, 2025
*   **Notification for Regular Papers:** June 30, 2025
*   **Camera-Ready Paper Submission:** August 14, 2025
*   **Author Registration Deadline:** August 14, 2025

## Submission Information

Further details regarding initial author information and the full call for papers can be found on the conference website. Authors are encouraged to submit their contributions and proposals for workshops, tutorials, special sessions, and panels.

[Download Call for Papers](link_to_cfp_download)
[Contact Us](link_to_contact_page)

## Sponsors & Exhibitors

Information about conference sponsors and opportunities to become a sponsor is available on the website.",
req-conf-1751544737930-3h60q,,IEEE International Conference on Computer Design,ICCD,https://www.iccd-conf.com/home.html,TRUE,https://www.iccd-conf.com/Call_for_papers.html,,"Conference dates: November 10-12, 2025
Year: 2025
Location: Dallas, USA
City-State-Province: Dallas
Country: USA
Continent: North America
Type: Offline
Notification Date.Notification of Acceptance: August 01, 2025
Topics: Computer Systems, System Architecture, Multi-core Processors, Software Architectures, Compilers, Hardware Architectures, Test, Verification, Security, Electronic Design Automation, Logic and Circuit Design
Publisher: IEEE","November 10-12, 2025",TRUE,2025,"Dallas, USA",TRUE,Dallas,USA,North America,Offline,TRUE,{},100.0,"{""Notification of Acceptance"":""August 01, 2025""}",,{},,{},,{},,"Computer Systems, System Architecture, Multi-core Processors, Software Architectures, Compilers, Hardware Architectures, Test, Verification, Security, Electronic Design Automation, Logic and Circuit Design",IEEE,"The 43rd IEEE International Conference on Computer Design (ICCD 2025) will be held from November 10-12, 2025, in Dallas, USA. ICCD focuses on the research, design, and implementation of computer systems and their components, covering a wide range of topics including systems and applications, computer architecture, verification and test, design tools and methodologies, circuit design, and technology.","# Call For Papers

The 43rd IEEE International Conference on Computer Design (ICCD 2025) encompasses a wide range of topics in the research, design, and implementation of computer systems and their components. ICCD's multi-disciplinary emphasis provides an ideal environment for developers and researchers to discuss practical and theoretical work covering systems and applications, computer architecture, verification and test, design tools and methodologies, circuit design, and technology. We especially encourage submissions that look forward to future systems and technologies.

## Important Dates

*   Notification of Acceptance: **August 01, 2025**
*   Paper Submission Deadline: *Has passed*

## Tracks

*   **Track 1. Computing Systems**
*   **Track 2. Software Architectures, Compilers, and Tool Chains**
*   **Track 3. Hardware Architectures**
*   **Track 4. Test, Verification, and Security**
*   **Track 5. Electronic Design Automation**
*   **Track 6. Logic and Circuit Design**

## Paper Submission Information

*   Papers should be formatted according to the IEEE conference paper guidelines ([http://www.ieee.org/conferences_events/conferences/publishing/templates.html](http://www.ieee.org/conferences_events/conferences/publishing/templates.html)) using the letter page size and a 10-pt font size.
*   Submissions are **double-blind**; all information identifying authors should be removed.
*   In the submission stage, paper size is limited to **8 pages**, including figures, references, and appendix.
*   The program committee reserves the right to accept a submission as a short 4 pages paper.
*   Each accepted paper must be accompanied by a **unique full registration** in order to be included in the program.
*   Each accepted paper must be **presented by one of the authors in person** at the conference in order to be included in the published proceedings.
*   The list of authors, paper title, and abstract must be registered in the Easychair system by the abstract submission deadline. The full paper must be submitted by the paper submission deadline.

Any questions about submission should be directed to the Program Chairs, Fei Yao and Wei Zhang. Please consult the ICCD 2025 website for additional information about the conference and submission details.",
