{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709267806050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709267806050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 22:36:45 2024 " "Processing started: Thu Feb 29 22:36:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709267806050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267806050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267806051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709267806815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709267806815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709267829359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709267829365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_medio " "Found entity 1: Sumador_medio" {  } { { "Sumador_medio.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709267829367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_completo " "Found entity 1: Sumador_completo" {  } { { "Sumador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709267829369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadornbits " "Found entity 1: sumadornbits" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709267829373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbinario.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbinario.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBinario " "Found entity 1: DecodificadorBinario" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorBinario.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709267829376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorN " "Found entity 1: DecodificadorN" {  } { { "DecodificadorN.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709267829378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709267829445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ALU.sv(43) " "Verilog HDL assignment warning at ALU.sv(43): truncated value with size 32 to match size of target (3)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709267829446 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode ALU.sv(39) " "Verilog HDL Always Construct warning at ALU.sv(39): inferring latch(es) for variable \"mode\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709267829446 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU.sv(39) " "Verilog HDL Always Construct warning at ALU.sv(39): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709267829446 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.sv(39) " "Inferred latch for \"carry\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829446 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[0\] ALU.sv(39) " "Inferred latch for \"num\[0\]\[0\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829446 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[1\] ALU.sv(39) " "Inferred latch for \"num\[0\]\[1\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[2\] ALU.sv(39) " "Inferred latch for \"num\[0\]\[2\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[3\] ALU.sv(39) " "Inferred latch for \"num\[0\]\[3\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[0\] ALU.sv(39) " "Inferred latch for \"num\[1\]\[0\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[1\] ALU.sv(39) " "Inferred latch for \"num\[1\]\[1\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[2\] ALU.sv(39) " "Inferred latch for \"num\[1\]\[2\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[3\] ALU.sv(39) " "Inferred latch for \"num\[1\]\[3\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[0\] ALU.sv(39) " "Inferred latch for \"mode\[0\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[1\] ALU.sv(39) " "Inferred latch for \"mode\[1\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[2\] ALU.sv(39) " "Inferred latch for \"mode\[2\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267829447 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadornbits sumadornbits:UUT " "Elaborating entity \"sumadornbits\" for hierarchy \"sumadornbits:UUT\"" {  } { { "ALU.sv" "UUT" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709267829448 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temporal2\[4\] 0 sumadornbits.sv(12) " "Net \"temporal2\[4\]\" at sumadornbits.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709267829448 "|ALU|sumadornbits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg0 sumadornbits.sv(6) " "Output port \"salida7seg0\" at sumadornbits.sv(6) has no driver" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709267829448 "|ALU|sumadornbits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg1 sumadornbits.sv(8) " "Output port \"salida7seg1\" at sumadornbits.sv(8) has no driver" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709267829449 "|ALU|sumadornbits:UUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_medio sumadornbits:UUT\|Sumador_medio:U1 " "Elaborating entity \"Sumador_medio\" for hierarchy \"sumadornbits:UUT\|Sumador_medio:U1\"" {  } { { "sumadornbits.sv" "U1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709267829449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_completo sumadornbits:UUT\|Sumador_completo:for_loop\[1\].U2 " "Elaborating entity \"Sumador_completo\" for hierarchy \"sumadornbits:UUT\|Sumador_completo:for_loop\[1\].U2\"" {  } { { "sumadornbits.sv" "for_loop\[1\].U2" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709267829451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorN DecodificadorN:deco " "Elaborating entity \"DecodificadorN\" for hierarchy \"DecodificadorN:deco\"" {  } { { "ALU.sv" "deco" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709267829452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBinario DecodificadorN:deco\|DecodificadorBinario:for_loop\[0\].U1 " "Elaborating entity \"DecodificadorBinario\" for hierarchy \"DecodificadorN:deco\|DecodificadorBinario:for_loop\[0\].U1\"" {  } { { "DecodificadorN.sv" "for_loop\[0\].U1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709267829453 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709267830333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\]\[3\]\$latch " "Latch num\[0\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709267830348 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709267830348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\]\[2\]\$latch " "Latch num\[0\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709267830348 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709267830348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\]\[1\]\$latch " "Latch num\[0\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709267830348 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709267830348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\]\[0\]\$latch " "Latch num\[0\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709267830349 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709267830349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[1\]\[0\]\$latch " "Latch num\[1\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[1\] " "Ports D and ENA on the latch are fed by the same signal mode\[1\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709267830349 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709267830349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "neg GND " "Pin \"neg\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709267830431 "|ALU|neg"} { "Warning" "WMLS_MLS_STUCK_PIN" "des GND " "Pin \"des\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709267830431 "|ALU|des"} { "Warning" "WMLS_MLS_STUCK_PIN" "num\[1\]\[1\] GND " "Pin \"num\[1\]\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709267830431 "|ALU|num[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num\[1\]\[2\] GND " "Pin \"num\[1\]\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709267830431 "|ALU|num[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num\[1\]\[3\] GND " "Pin \"num\[1\]\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709267830431 "|ALU|num[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\]\[1\] GND " "Pin \"out\[1\]\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709267830431 "|ALU|out[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\]\[2\] GND " "Pin \"out\[1\]\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709267830431 "|ALU|out[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\]\[6\] VCC " "Pin \"out\[1\]\[6\]\" is stuck at VCC" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709267830431 "|ALU|out[1][6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709267830431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709267830607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709267831397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709267831397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709267831816 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709267831816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709267831816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709267831816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709267831844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 22:37:11 2024 " "Processing ended: Thu Feb 29 22:37:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709267831844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709267831844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709267831844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709267831844 ""}
