{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1473658812966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1473658812966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:40:12 2016 " "Processing started: Mon Sep 12 13:40:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1473658812966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1473658812966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga -c sdram_ov5640_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga -c sdram_ov5640_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1473658812966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1473658813247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file core/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "core/sdram_pll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pll_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/pll_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_64-SYN " "Found design unit 1: pll_64-SYN" {  } { { "core/pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/pll_64.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1473658813622 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_64 " "Found entity 1: pll_64" {  } { { "core/pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/pll_64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_top.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Found entity 1: sdram_2fifo_top" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdbank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Found entity 1: sdbank_switch" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Found entity 1: dcfifo_ctrl" {  } { { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_display.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_display.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_vga_top " "Found entity 1: sdram_vga_top" {  } { { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov5640/reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov5640/reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813668 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(27) " "Verilog HDL Expression warning at power_on_delay.v(27): truncated literal to match 18 bits" {  } { { "src/cmos_i2c_ov5640/power_on_delay.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/power_on_delay.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1473658813668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov5640/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov5640/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "src/cmos_i2c_ov5640/power_on_delay.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov5640/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov5640/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov5640/cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov5640/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "src/cmos_i2c_ov5640/CMOS_Capture.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/CMOS_Capture.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file src/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813668 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Found entity 2: system_delay" {  } { { "src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_ov5640_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_ov5640_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ov5640_vga " "Found entity 1: sdram_ov5640_vga" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(30) " "Verilog HDL Implicit Net warning at reg_config.v(30): created implicit net for \"ack\"" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473658813668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(33) " "Verilog HDL Implicit Net warning at reg_config.v(33): created implicit net for \"tr_end\"" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473658813668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n sdram_ov5640_vga.v(56) " "Verilog HDL Implicit Net warning at sdram_ov5640_vga.v(56): created implicit net for \"rst_n\"" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473658813668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Config_Done sdram_ov5640_vga.v(157) " "Verilog HDL Implicit Net warning at sdram_ov5640_vga.v(157): created implicit net for \"Config_Done\"" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473658813668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CMOS_PCLK sdram_ov5640_vga.v(213) " "Verilog HDL Implicit Net warning at sdram_ov5640_vga.v(213): created implicit net for \"CMOS_PCLK\"" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1473658813668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_ov5640_vga " "Elaborating entity \"sdram_ov5640_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1473658813731 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Config_Done 0 sdram_ov5640_vga.v(157) " "Net \"Config_Done\" at sdram_ov5640_vga.v(157) has no driver or initial value, using a default initial value '0'" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 157 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1473658813746 "|sdram_ov5640_vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED sdram_ov5640_vga.v(55) " "Output port \"LED\" at sdram_ov5640_vga.v(55) has no driver" {  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1473658813746 "|sdram_ov5640_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "src/sdram_ov5640_vga.v" "u_system_ctrl" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay system_ctrl:u_system_ctrl\|system_delay:u_system_delay " "Elaborating entity \"system_delay\" for hierarchy \"system_ctrl:u_system_ctrl\|system_delay:u_system_delay\"" {  } { { "src/system_ctrl.v" "u_system_delay" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll " "Elaborating entity \"sdram_pll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "src/system_ctrl.v" "u_sdram_pll" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "core/sdram_pll.v" "altpll_component" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/sdram_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "core/sdram_pll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/sdram_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1473658813824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813824 ""}  } { { "core/sdram_pll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/sdram_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1473658813824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_64 system_ctrl:u_system_ctrl\|pll_64:u_pll_64 " "Elaborating entity \"pll_64\" for hierarchy \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\"" {  } { { "src/system_ctrl.v" "u_pll_64" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\"" {  } { { "core/pll_64.vhd" "altpll_component" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/pll_64.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\"" {  } { { "core/pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/pll_64.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1473658813902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 200000 " "Parameter \"inclk0_input_frequency\" = \"200000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_64 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658813902 ""}  } { { "core/pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/pll_64.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1473658813902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_64_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_64_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_64_altpll " "Found entity 1: pll_64_altpll" {  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/pll_64_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658813965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658813965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_64_altpll system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated " "Elaborating entity \"pll_64_altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_delay power_on_delay:power_on_delay_inst " "Elaborating entity \"power_on_delay\" for hierarchy \"power_on_delay:power_on_delay_inst\"" {  } { { "src/sdram_ov5640_vga.v" "power_on_delay_inst" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_config reg_config:reg_config_inst1 " "Elaborating entity \"reg_config\" for hierarchy \"reg_config:reg_config_inst1\"" {  } { { "src/sdram_ov5640_vga.v" "reg_config_inst1" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813980 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reg_config.v(99) " "Verilog HDL Case Statement information at reg_config.v(99): all case item expressions in this case statement are onehot" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1473658813980 "|sdram_ov5640_vga|reg_config:reg_config_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com reg_config:reg_config_inst1\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"reg_config:reg_config_inst1\|i2c_com:u1\"" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "u1" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1473658813980 "|sdram_ov5640_vga|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1473658813980 "|sdram_ov5640_vga|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(43) " "Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/i2c_com.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1473658813980 "|sdram_ov5640_vga|reg_config:reg_config_inst|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u_CMOS_Capture " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u_CMOS_Capture\"" {  } { { "src/sdram_ov5640_vga.v" "u_CMOS_Capture" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_vga_top sdram_vga_top:u_sdram_vga_top " "Elaborating entity \"sdram_vga_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\"" {  } { { "src/sdram_ov5640_vga.v" "u_sdram_vga_top" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top " "Elaborating entity \"sdram_2fifo_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "src/sdram_vga_ip/sdram_vga_top.v" "u_sdram_2fifo_top" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_sdramtop" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_001" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813996 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(240) " "Verilog HDL Case Statement information at sdram_ctrl.v(240): all case item expressions in this case statement are onehot" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 240 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1473658813996 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_002" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658813996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_003" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Elaborating entity \"dcfifo_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_wrfifo" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "dcfifo_component" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1473658814090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814090 ""}  } { { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1473658814090 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 191 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1473658814136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4en1 " "Found entity 1: dcfifo_4en1" {  } { { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4en1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated " "Elaborating entity \"dcfifo_4en1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g_gray2bin" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g1p" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "wrptr_g1p" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf51 " "Found entity 1: altsyncram_mf51" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf51 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram " "Elaborating entity \"altsyncram_mf51\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\"" {  } { { "db/dcfifo_4en1.tdf" "fifo_ram" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_brp" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_dgwp" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe11" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_4en1.tdf" "ws_dgrp" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4en1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4en1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_rdfifo" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "src/sdram_vga_ip/sdram_ip/rdfifo.v" "dcfifo_component" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1473658814511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1473658814511 ""}  } { { "src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1473658814511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nen1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nen1 " "Found entity 1: dcfifo_nen1" {  } { { "db/dcfifo_nen1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_nen1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nen1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated " "Elaborating entity \"dcfifo_nen1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_nen1.tdf" "rs_dgwp" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_nen1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nen1.tdf" "ws_dgrp" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_nen1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1473658814604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1473658814604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe4" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbank_switch sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch " "Elaborating entity \"sdbank_switch\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\"" {  } { { "src/sdram_vga_ip/sdram_vga_top.v" "u_sdbank_switch" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top " "Elaborating entity \"lcd_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\"" {  } { { "src/sdram_vga_ip/sdram_vga_top.v" "u_lcd_top" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\"" {  } { { "src/sdram_vga_ip/lcd_ip/lcd_top.v" "u_lcd_driver" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/lcd_ip/lcd_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1473658814636 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cmos_select_inst cmos_select " "Node instance \"cmos_select_inst\" instantiates undefined entity \"cmos_select\"" {  } { { "src/sdram_ov5640_vga.v" "cmos_select_inst" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 145 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1473658814636 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1473658814792 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 12 13:40:14 2016 " "Processing ended: Mon Sep 12 13:40:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1473658814792 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1473658814792 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1473658814792 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1473658814792 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1473658815369 ""}
