Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx_201802/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cd8c5463485241c19cc22820a5151900 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dualram_tb_behav xil_defaultlib.dualram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.dualram_wrapper
Compiling module xil_defaultlib.dualram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dualram_tb_behav
