**********
* Copyright Intusoft 1997
* All Rights Reserved
**********
**********
*SRC=74AC00;AC00_Def;CMOS;74ACxx;2 input NAND gate
*SYM=NAND2
*NAME=D_Nand;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout J14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MTC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout W14B 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout E20A 2 3 4;6 8 9;13 14 12;18 19 16:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;6n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4.5n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4.5p;-;no;-;yes
.MODEL AC00_Def D_Nand(Rise_Delay=6N Fall_Delay=4.5N Input_Load=4.5P)
**********
*SRC=74AC10;AC10_Def;CMOS;74ACxx;3 input NAND gate
*SYM=NAND3
*NAME=D_Nand;A;A;[3]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout J14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14D 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout MTC14 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout W14B 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout E20A 2 3 19 18;4 6 8 9;13 14 16 12:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;4.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4.5p;-;no;-;yes
.MODEL AC10_Def D_Nand(Rise_Delay=4.5N Fall_Delay=4N Input_Load=4.5P)
**********
*SRC=74AC20;AC20_Def;CMOS;74ACxx;4 input NAND gate
*SYM=NAND4
*NAME=D_Nand;A;A;[4]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout J14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout M14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout M14D 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout MTC14 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout W14B 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout E20A 2 3 6 8 9;13 14 18 19 12:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;9.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;9.5n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;10p;-;no;-;yes
.MODEL AC20_Def D_Nand(Rise_Delay=9.5N Fall_Delay=9.5N Input_Load=10P)
**********
*SRC=74ACT00;ACT00_Def;CMOS;74ACTxx;2 input NAND gate
*SYM=NAND2
*NAME=D_Nand;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout J14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MTC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout W14B 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout E20A 2 3 4;6 8 9;13 14 12;18 19 16:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;5.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4.5n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4.5p;-;no;-;yes
.MODEL ACT00_Def D_Nand(Rise_Delay=5.5N Fall_Delay=4.5N Input_Load=4.5P)
**********
*SRC=74ACT10;ACT10_Def;CMOS;74ACTxx;3 input NAND gate
*SYM=NAND3
*NAME=D_Nand;A;A;[3]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout J14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14D 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout MTC14 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout W14B 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout E20A 2 3 19 18;4 6 8 9;13 14 16 12:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;5.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4.5n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4.5p;-;no;-;yes
.MODEL ACT10_Def D_Nand(Rise_Delay=5.5N Fall_Delay=4.5N Input_Load=4.5P)
**********
*SRC=74ACT20;ACT20_Def;CMOS;74ACTxx;4 input NAND gate
*SYM=NAND4
*NAME=D_Nand;A;A;[4]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout J14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout M14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout M14D 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout MTC14 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout W14B 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout E20A 2 3 6 8 9;13 14 18 19 12:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;7.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;7.5n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;10p;-;no;-;yes
.MODEL ACT20_Def D_Nand(Rise_Delay=7.5N Fall_Delay=7.5N Input_Load=10)
**********
*SRC=74AC08;AC08_Def;CMOS;74ACxx;2 input AND gate
*SYM=AND2
*NAME=D_And;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout J14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MTC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout W14B 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout E20A 2 3 4;6 8 9;13 14 12;18 19 16:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;5.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;5.5n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4.5p;-;no;-;yes
.MODEL AC08_Def D_And(Rise_Delay=5.5N Fall_Delay=5.5N Input_Load=4.5P)
**********
*SRC=74AC11;AC11_Def;CMOS;74ACxx;3 input AND gate
*SYM=AND3
*NAME=D_And;A;A;[3]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout J14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14D 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout MTC14 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout W14B 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout E20A 2 3 19 18;4 6 8 9;13 14 16 12:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;4.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4.5p;-;no;-;yes
.MODEL AC11_Def D_And(Rise_Delay=4.5N Fall_Delay=4N Input_Load=4.5P)
**********
*SRC=74AC32;AC32_Def;CMOS;74ACxx;2 input OR gate
*SYM=OR2
*NAME=D_or;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout J14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MTC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout W14B 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout E20A 2 3 4;6 8 9;13 14 12;18 19 16:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;5.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;5n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4.5p;-;no;-;yes
.MODEL AC32_Def D_or(Rise_Delay=5.5N Fall_Delay=5N Input_Load=4.5P)
**********
*SRC=74ACT32;ACT32_Def;CMOS;74ACTxx;2 input OR gate
*SYM=OR2
*NAME=D_or;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout J14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout MTC14 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout W14B 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout E20A 2 3 4;6 8 9;13 14 12;18 19 16:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;4.5n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4.5n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;4.5p;-;no;-;yes
.MODEL ACT32_Def D_or(Rise_Delay=4.5N Fall_Delay=4.5N Input_Load=4.5P)
**********

