// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "01/12/2026 18:20:37"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module telecran (
	i_clk_50,
	io_hdmi_i2c_scl,
	io_hdmi_i2c_sda,
	o_hdmi_tx_clk,
	o_hdmi_tx_d,
	o_hdmi_tx_de,
	o_hdmi_tx_hs,
	i_hdmi_tx_int,
	o_hdmi_tx_vs,
	i_rst_n,
	o_leds,
	o_de10_leds,
	i_left_ch_a,
	i_left_ch_b,
	i_left_pb,
	i_right_ch_a,
	i_right_ch_b,
	i_right_pb);
input 	i_clk_50;
output 	io_hdmi_i2c_scl;
output 	io_hdmi_i2c_sda;
output 	o_hdmi_tx_clk;
output 	[23:0] o_hdmi_tx_d;
output 	o_hdmi_tx_de;
output 	o_hdmi_tx_hs;
input 	i_hdmi_tx_int;
output 	o_hdmi_tx_vs;
input 	i_rst_n;
output 	[9:0] o_leds;
output 	[7:0] o_de10_leds;
input 	i_left_ch_a;
input 	i_left_ch_b;
input 	i_left_pb;
input 	i_right_ch_a;
input 	i_right_ch_b;
input 	i_right_pb;

// Design Ports Information
// o_hdmi_tx_clk	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[0]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[2]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[3]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[5]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[7]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[8]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[11]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[12]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[13]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[14]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[15]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[16]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[17]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[18]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[19]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[20]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[21]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[22]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_d[23]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_de	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_hs	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_hdmi_tx_vs	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[0]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[1]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[2]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[3]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[5]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[6]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[7]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[8]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_leds[9]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_de10_leds[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_de10_leds[1]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_de10_leds[2]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_de10_leds[3]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_de10_leds[4]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_de10_leds[5]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_de10_leds[6]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// o_de10_leds[7]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i_right_pb	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_hdmi_i2c_scl	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// io_hdmi_i2c_sda	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i_clk_50	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_left_pb	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_left_ch_b	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_left_ch_a	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_right_ch_b	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_right_ch_a	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_hdmi_tx_int	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~339 ;
wire \Mult0~8 ;
wire \Mult0~9 ;
wire \Mult0~10 ;
wire \Mult0~11 ;
wire \Mult0~12 ;
wire \Mult0~13 ;
wire \Mult0~14 ;
wire \Mult0~15 ;
wire \Mult0~16 ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \Mult0~20 ;
wire \Mult0~21 ;
wire \Mult0~22 ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \i_right_pb~input_o ;
wire \io_hdmi_i2c_scl~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk_50~input_o ;
wire \i_clk_50~inputCLKENA0_outclk ;
wire \conf|Add0~61_sumout ;
wire \i_rst_n~input_o ;
wire \conf|Add0~14 ;
wire \conf|Add0~17_sumout ;
wire \conf|mI2C_CLK_DIV[3]~DUPLICATE_q ;
wire \conf|Add0~18 ;
wire \conf|Add0~5_sumout ;
wire \conf|Add0~6 ;
wire \conf|Add0~9_sumout ;
wire \conf|Add0~10 ;
wire \conf|Add0~21_sumout ;
wire \conf|Add0~22 ;
wire \conf|Add0~25_sumout ;
wire \conf|Add0~26 ;
wire \conf|Add0~29_sumout ;
wire \conf|Add0~30 ;
wire \conf|Add0~33_sumout ;
wire \conf|Add0~34 ;
wire \conf|Add0~37_sumout ;
wire \conf|LessThan0~2_combout ;
wire \conf|Add0~38 ;
wire \conf|Add0~1_sumout ;
wire \conf|LessThan0~1_combout ;
wire \conf|Add0~2 ;
wire \conf|Add0~41_sumout ;
wire \conf|Add0~42 ;
wire \conf|Add0~45_sumout ;
wire \conf|Add0~46 ;
wire \conf|Add0~49_sumout ;
wire \conf|Add0~50 ;
wire \conf|Add0~53_sumout ;
wire \conf|LessThan0~3_combout ;
wire \conf|LessThan0~4_combout ;
wire \conf|Add0~62 ;
wire \conf|Add0~57_sumout ;
wire \conf|Add0~58 ;
wire \conf|Add0~13_sumout ;
wire \conf|LessThan0~0_combout ;
wire \conf|mI2C_CTRL_CLK~0_combout ;
wire \conf|mI2C_CTRL_CLK~q ;
wire \conf|u0|wrd|ST[2]~DUPLICATE_q ;
wire \conf|u0|wrd|ST[0]~DUPLICATE_q ;
wire \conf|u0|wrd|ST[0]~1_combout ;
wire \conf|u0|wrd|Selector0~0_combout ;
wire \conf|u0|wrd|Selector0~1_combout ;
wire \conf|u0|wrd|END_OK~0_combout ;
wire \conf|u0|wrd|END_OK~q ;
wire \i_hdmi_tx_int~input_o ;
wire \conf|u0|wrd|ACK_OK~2_combout ;
wire \conf|u0|wrd|Add0~21_sumout ;
wire \conf|u0|wrd|CNT[3]~0_combout ;
wire \conf|u0|wrd|ACK_OK~0_combout ;
wire \conf|u0|wrd|Add0~22 ;
wire \conf|u0|wrd|Add0~25_sumout ;
wire \conf|u0|wrd|Add0~26 ;
wire \conf|u0|wrd|Add0~29_sumout ;
wire \conf|u0|wrd|Equal0~1_combout ;
wire \conf|u0|wrd|BYTE[1]~0_combout ;
wire \conf|u0|wrd|BYTE[1]~1_combout ;
wire \conf|u0|wrd|BYTE[0]~3_combout ;
wire \conf|u0|wrd|BYTE[1]~2_combout ;
wire \conf|u0|wrd|CNT[3]~1_combout ;
wire \conf|u0|wrd|Add0~30 ;
wire \conf|u0|wrd|Add0~1_sumout ;
wire \conf|u0|wrd|Add0~2 ;
wire \conf|u0|wrd|Add0~5_sumout ;
wire \conf|u0|wrd|Add0~6 ;
wire \conf|u0|wrd|Add0~9_sumout ;
wire \conf|u0|wrd|Add0~10 ;
wire \conf|u0|wrd|Add0~13_sumout ;
wire \conf|u0|wrd|Add0~14 ;
wire \conf|u0|wrd|Add0~17_sumout ;
wire \conf|u0|wrd|Equal0~0_combout ;
wire \io_hdmi_i2c_sda~input_o ;
wire \conf|u0|wrd|ACK_OK~1_combout ;
wire \conf|u0|wrd|ACK_OK~q ;
wire \conf|mSetup_ST.0010~q ;
wire \conf|Selector1~0_combout ;
wire \conf|mSetup_ST.0000~q ;
wire \conf|Selector2~0_combout ;
wire \conf|mSetup_ST.0001~q ;
wire \conf|mSetup_ST~12_combout ;
wire \conf|mSetup_ST.0010~DUPLICATE_q ;
wire \conf|LUT_INDEX[0]~2_combout ;
wire \conf|LUT_INDEX[1]~4_combout ;
wire \conf|LUT_INDEX[2]~3_combout ;
wire \conf|Add1~0_combout ;
wire \conf|LUT_INDEX[3]~1_combout ;
wire \conf|LUT_INDEX[4]~0_combout ;
wire \conf|LessThan1~0_combout ;
wire \conf|mI2C_GO~q ;
wire \conf|Selector0~0_combout ;
wire \conf|mI2C_GO~DUPLICATE_q ;
wire \conf|u0|wrd|ST[1]~2_combout ;
wire \conf|u0|wrd|ST[1]~DUPLICATE_q ;
wire \conf|u0|wrd|ST[3]~3_combout ;
wire \conf|u0|wrd|ST[3]~DUPLICATE_q ;
wire \conf|u0|wrd|ST[4]~0_combout ;
wire \conf|u0|wrd|Selector7~1_combout ;
wire \conf|u0|wrd|Selector7~0_combout ;
wire \conf|u0|wrd|Selector7~2_combout ;
wire \conf|u0|wrd|Selector7~3_combout ;
wire \conf|u0|wrd|Selector11~0_combout ;
wire \conf|u0|wrd|Selector11~1_combout ;
wire \conf|u0|wrd|SCLO~0_combout ;
wire \conf|u0|wrd|SCLO~q ;
wire \conf|u0|wrd|A[7]~0_combout ;
wire \conf|WideOr1~0_combout ;
wire \conf|mI2C_DATA[7]~0_combout ;
wire \conf|WideOr9~0_combout ;
wire \conf|WideOr10~0_combout ;
wire \conf|WideOr2~0_combout ;
wire \conf|WideOr3~0_combout ;
wire \conf|WideOr11~0_combout ;
wire \conf|u0|wrd|A[7]~1_combout ;
wire \conf|WideOr4~0_combout ;
wire \conf|WideOr12~0_combout ;
wire \conf|WideOr5~0_combout ;
wire \conf|WideOr13~0_combout ;
wire \conf|WideOr14~0_combout ;
wire \conf|WideOr6~0_combout ;
wire \conf|WideOr15~0_combout ;
wire \conf|WideOr7~0_combout ;
wire \conf|u0|wrd|A[0]~5_combout ;
wire \conf|u0|wrd|A[0]~4_combout ;
wire \conf|u0|wrd|A[0]~6_combout ;
wire \conf|u0|wrd|Selector35~0_combout ;
wire \conf|u0|wrd|A[0]~2_combout ;
wire \conf|u0|wrd|A[8]~3_combout ;
wire \conf|u0|wrd|Selector34~0_combout ;
wire \conf|u0|wrd|Selector33~0_combout ;
wire \conf|u0|wrd|Selector32~0_combout ;
wire \conf|u0|wrd|Selector31~0_combout ;
wire \conf|u0|wrd|Selector30~0_combout ;
wire \conf|u0|wrd|Selector29~0_combout ;
wire \conf|WideOr0~0_combout ;
wire \conf|WideOr8~0_combout ;
wire \conf|u0|wrd|Selector28~0_combout ;
wire \conf|u0|wrd|SDAO~0_combout ;
wire \conf|u0|wrd|SDAO~1_combout ;
wire \conf|u0|wrd|SDAO~q ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \hdmi_ctrl|Add1~9_sumout ;
wire \hdmi_ctrl|Add1~14 ;
wire \hdmi_ctrl|Add1~1_sumout ;
wire \hdmi_ctrl|Add0~17_sumout ;
wire \hdmi_ctrl|Add0~18 ;
wire \hdmi_ctrl|Add0~25_sumout ;
wire \hdmi_ctrl|Add0~26 ;
wire \hdmi_ctrl|Add0~29_sumout ;
wire \hdmi_ctrl|Add0~30 ;
wire \hdmi_ctrl|Add0~33_sumout ;
wire \hdmi_ctrl|Add0~34 ;
wire \hdmi_ctrl|Add0~37_sumout ;
wire \hdmi_ctrl|Equal0~1_combout ;
wire \hdmi_ctrl|Add0~38 ;
wire \hdmi_ctrl|Add0~13_sumout ;
wire \hdmi_ctrl|Add0~14 ;
wire \hdmi_ctrl|Add0~21_sumout ;
wire \hdmi_ctrl|Add0~22 ;
wire \hdmi_ctrl|Add0~9_sumout ;
wire \hdmi_ctrl|Add0~10 ;
wire \hdmi_ctrl|Add0~5_sumout ;
wire \hdmi_ctrl|Add0~6 ;
wire \hdmi_ctrl|Add0~1_sumout ;
wire \hdmi_ctrl|Equal0~0_combout ;
wire \hdmi_ctrl|Equal0~2_combout ;
wire \hdmi_ctrl|Add1~2 ;
wire \hdmi_ctrl|Add1~5_sumout ;
wire \hdmi_ctrl|Add1~6 ;
wire \hdmi_ctrl|Add1~25_sumout ;
wire \hdmi_ctrl|Add1~26 ;
wire \hdmi_ctrl|Add1~17_sumout ;
wire \hdmi_ctrl|Add1~18 ;
wire \hdmi_ctrl|Add1~37_sumout ;
wire \hdmi_ctrl|Add1~38 ;
wire \hdmi_ctrl|Add1~29_sumout ;
wire \hdmi_ctrl|Add1~30 ;
wire \hdmi_ctrl|Add1~33_sumout ;
wire \hdmi_ctrl|r_v_count[4]~DUPLICATE_q ;
wire \hdmi_ctrl|Equal2~1_combout ;
wire \hdmi_ctrl|Equal2~0_combout ;
wire \hdmi_ctrl|Add1~34 ;
wire \hdmi_ctrl|Add1~21_sumout ;
wire \hdmi_ctrl|Equal2~2_combout ;
wire \hdmi_ctrl|Add1~10 ;
wire \hdmi_ctrl|Add1~13_sumout ;
wire \hdmi_ctrl|Equal3~0_combout ;
wire \hdmi_ctrl|Equal4~0_combout ;
wire \hdmi_ctrl|LessThan1~0_combout ;
wire \hdmi_ctrl|process_3~0_combout ;
wire \hdmi_ctrl|Equal1~0_combout ;
wire \hdmi_ctrl|Equal1~1_combout ;
wire \hdmi_ctrl|r_h_active~0_combout ;
wire \hdmi_ctrl|r_h_active~q ;
wire \hdmi_ctrl|r_v_active~0_combout ;
wire \hdmi_ctrl|r_v_active~q ;
wire \hdmi_ctrl|o_hdmi_de~0_combout ;
wire \hdmi_ctrl|Add4~25_sumout ;
wire \hdmi_ctrl|Add4~26 ;
wire \hdmi_ctrl|Add4~29_sumout ;
wire \hdmi_ctrl|Add4~30 ;
wire \hdmi_ctrl|Add4~33_sumout ;
wire \hdmi_ctrl|Add4~34 ;
wire \hdmi_ctrl|Add4~37_sumout ;
wire \hdmi_ctrl|Add4~38 ;
wire \hdmi_ctrl|Add4~41_sumout ;
wire \hdmi_ctrl|Add4~42 ;
wire \hdmi_ctrl|Add4~45_sumout ;
wire \hdmi_ctrl|Add4~46 ;
wire \hdmi_ctrl|Add4~49_sumout ;
wire \hdmi_ctrl|Add4~50 ;
wire \hdmi_ctrl|Add4~53_sumout ;
wire \hdmi_ctrl|r_pixel_address[7]~DUPLICATE_q ;
wire \hdmi_ctrl|Add4~54 ;
wire \hdmi_ctrl|Add4~57_sumout ;
wire \hdmi_ctrl|Add4~58 ;
wire \hdmi_ctrl|Add4~61_sumout ;
wire \hdmi_ctrl|Add4~62 ;
wire \hdmi_ctrl|Add4~65_sumout ;
wire \hdmi_ctrl|Add4~66 ;
wire \hdmi_ctrl|Add4~69_sumout ;
wire \hdmi_ctrl|Add4~70 ;
wire \hdmi_ctrl|Add4~73_sumout ;
wire \hdmi_ctrl|Add4~74 ;
wire \hdmi_ctrl|Add4~21_sumout ;
wire \hdmi_ctrl|Add4~22 ;
wire \hdmi_ctrl|Add4~13_sumout ;
wire \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ;
wire \hdmi_ctrl|Add4~14 ;
wire \hdmi_ctrl|Add4~17_sumout ;
wire \hdmi_ctrl|Add4~18 ;
wire \hdmi_ctrl|Add4~9_sumout ;
wire \hdmi_ctrl|Add4~10 ;
wire \hdmi_ctrl|Add4~5_sumout ;
wire \hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ;
wire \hdmi_ctrl|Add4~6 ;
wire \hdmi_ctrl|Add4~1_sumout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ;
wire \i_right_ch_b~input_o ;
wire \i_right_ch_a~input_o ;
wire \encs|r_coord_y~3_combout ;
wire \encs|r_coord_y~0_combout ;
wire \encs|Add2~1_sumout ;
wire \encs|r_coord_y[0]~_Duplicate_1_q ;
wire \encs|Add2~2 ;
wire \encs|Add2~5_sumout ;
wire \encs|r_coord_y[1]~_Duplicate_1_q ;
wire \encs|Add2~6 ;
wire \encs|Add2~9_sumout ;
wire \encs|r_coord_y[2]~_Duplicate_1_q ;
wire \encs|Add2~10 ;
wire \encs|Add2~13_sumout ;
wire \encs|r_coord_y[3]~_Duplicate_1_q ;
wire \encs|Add2~14 ;
wire \encs|Add2~17_sumout ;
wire \encs|r_coord_y[4]~_Duplicate_1_q ;
wire \encs|r_coord_y~2_combout ;
wire \encs|Add2~18 ;
wire \encs|Add2~21_sumout ;
wire \encs|r_coord_y[5]~_Duplicate_1_q ;
wire \encs|Add2~22 ;
wire \encs|Add2~25_sumout ;
wire \encs|r_coord_y[6]~_Duplicate_1_q ;
wire \encs|Add2~26 ;
wire \encs|Add2~29_sumout ;
wire \encs|r_coord_y[7]~_Duplicate_1_q ;
wire \encs|Add2~30 ;
wire \encs|Add2~33_sumout ;
wire \encs|r_coord_y[8]~_Duplicate_1_q ;
wire \encs|Add2~34 ;
wire \encs|Add2~37_sumout ;
wire \encs|r_coord_y[9]~_Duplicate_1_q ;
wire \encs|LessThan2~0_combout ;
wire \encs|r_coord_y~1_combout ;
wire \encs|LessThan2~1_combout ;
wire \encs|r_coord_y~4_combout ;
wire \i_left_ch_a~input_o ;
wire \i_left_ch_b~input_o ;
wire \encs|r_coord_x~3_combout ;
wire \encs|Add0~1_sumout ;
wire \encs|r_coord_x[0]~_Duplicate_1_q ;
wire \encs|Add0~2 ;
wire \encs|Add0~5_sumout ;
wire \encs|r_coord_x[1]~_Duplicate_1_q ;
wire \encs|Add0~6 ;
wire \encs|Add0~9_sumout ;
wire \encs|r_coord_x[2]~_Duplicate_1_q ;
wire \encs|Add0~10 ;
wire \encs|Add0~13_sumout ;
wire \encs|r_coord_x[3]~_Duplicate_1_q ;
wire \encs|LessThan0~1_combout ;
wire \encs|r_B_sync_left[1]~DUPLICATE_q ;
wire \encs|r_coord_x~0_combout ;
wire \encs|Add0~14 ;
wire \encs|Add0~17_sumout ;
wire \encs|r_coord_x[4]~_Duplicate_1_q ;
wire \encs|Add0~18 ;
wire \encs|Add0~21_sumout ;
wire \encs|r_coord_x[5]~_Duplicate_1_q ;
wire \encs|Add0~22 ;
wire \encs|Add0~25_sumout ;
wire \encs|r_coord_x[6]~_Duplicate_1_q ;
wire \encs|Add0~26 ;
wire \encs|Add0~29_sumout ;
wire \encs|r_coord_x[7]~_Duplicate_1_q ;
wire \encs|Add0~30 ;
wire \encs|Add0~33_sumout ;
wire \encs|r_coord_x[8]~_Duplicate_1_q ;
wire \encs|Add0~34 ;
wire \encs|Add0~37_sumout ;
wire \encs|r_coord_x[9]~_Duplicate_1_q ;
wire \encs|r_coord_x~1_combout ;
wire \encs|LessThan0~0_combout ;
wire \encs|r_coord_x~2_combout ;
wire \encs|r_coord_x~4_combout ;
wire \Mult0~333 ;
wire \Add0~25_sumout ;
wire \i_left_pb~input_o ;
wire \Add0~10 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~5_sumout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \r_erase_addr~1_combout ;
wire \r_erase_active~q ;
wire \r_erase_addr[17]~0_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \Mult0~334 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ;
wire \Mult0~338 ;
wire \Mult0~335 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ;
wire \Mult0~337 ;
wire \Mult0~336 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ;
wire \r_erase_active~_wirecell_combout ;
wire \Mult0~mac_resulta ;
wire \s_mux_addr_a[0]~0_combout ;
wire \Mult0~321 ;
wire \s_mux_addr_a[1]~1_combout ;
wire \Mult0~322 ;
wire \s_mux_addr_a[2]~2_combout ;
wire \Mult0~323 ;
wire \s_mux_addr_a[3]~3_combout ;
wire \Mult0~324 ;
wire \s_mux_addr_a[4]~4_combout ;
wire \Mult0~325 ;
wire \s_mux_addr_a[5]~5_combout ;
wire \Mult0~326 ;
wire \s_mux_addr_a[6]~6_combout ;
wire \Mult0~327 ;
wire \s_mux_addr_a[7]~7_combout ;
wire \Mult0~328 ;
wire \s_mux_addr_a[8]~8_combout ;
wire \Mult0~329 ;
wire \s_mux_addr_a[9]~9_combout ;
wire \Mult0~330 ;
wire \s_mux_addr_a[10]~10_combout ;
wire \Mult0~331 ;
wire \s_mux_addr_a[11]~11_combout ;
wire \Mult0~332 ;
wire \s_mux_addr_a[12]~12_combout ;
wire \hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ;
wire \hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ;
wire \s_mux_addr_a[15]~13_combout ;
wire \s_mux_addr_a[18]~14_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a341 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a343 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a342 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a338 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a339 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2_combout ;
wire \Equal1~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a340 ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292~portbdataout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1_combout ;
wire \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2_combout ;
wire \Equal1~1_combout ;
wire \hdmi_ctrl|o_hdmi_de~q ;
wire \hdmi_ctrl|LessThan0~0_combout ;
wire \hdmi_ctrl|LessThan0~1_combout ;
wire \hdmi_ctrl|process_0~0_combout ;
wire \hdmi_ctrl|o_hdmi_hs~q ;
wire \hdmi_ctrl|process_1~0_combout ;
wire \hdmi_ctrl|o_hdmi_vs~q ;
wire [23:0] \conf|mI2C_DATA ;
wire [30:0] \hdmi_ctrl|r_pixel_address ;
wire [18:0] r_erase_addr;
wire [15:0] \conf|mI2C_CLK_DIV ;
wire [9:0] \hdmi_ctrl|r_h_count ;
wire [9:0] \hdmi_ctrl|r_v_count ;
wire [7:0] \conf|u0|wrd|CNT ;
wire [5:0] \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b ;
wire [3:0] \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w ;
wire [3:0] \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w ;
wire [1:0] \encs|r_B_sync_left ;
wire [1:0] \encs|r_A_sync_left ;
wire [1:0] \encs|r_B_sync_right ;
wire [1:0] \encs|r_A_sync_right ;
wire [7:0] \conf|u0|wrd|ST ;
wire [8:0] \conf|u0|wrd|A ;
wire [7:0] \conf|u0|wrd|BYTE ;
wire [5:0] \conf|LUT_INDEX ;
wire [0:0] \pll0|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pll0|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \pll0|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ;
wire [4:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ;
wire [4:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus ;
wire [0:0] \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus ;
wire [63:0] \Mult0~mac_RESULTA_bus ;
wire [7:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [0];
assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a340  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [1];
assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a341  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [2];
assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a342  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [3];
assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a343  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [4];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus [0];
assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a338  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus [1];
assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a339  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus [2];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus [0];

assign \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323~portbdataout  = \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus [0];

assign \Mult0~mac_resulta  = \Mult0~mac_RESULTA_bus [0];
assign \Mult0~321  = \Mult0~mac_RESULTA_bus [1];
assign \Mult0~322  = \Mult0~mac_RESULTA_bus [2];
assign \Mult0~323  = \Mult0~mac_RESULTA_bus [3];
assign \Mult0~324  = \Mult0~mac_RESULTA_bus [4];
assign \Mult0~325  = \Mult0~mac_RESULTA_bus [5];
assign \Mult0~326  = \Mult0~mac_RESULTA_bus [6];
assign \Mult0~327  = \Mult0~mac_RESULTA_bus [7];
assign \Mult0~328  = \Mult0~mac_RESULTA_bus [8];
assign \Mult0~329  = \Mult0~mac_RESULTA_bus [9];
assign \Mult0~330  = \Mult0~mac_RESULTA_bus [10];
assign \Mult0~331  = \Mult0~mac_RESULTA_bus [11];
assign \Mult0~332  = \Mult0~mac_RESULTA_bus [12];
assign \Mult0~333  = \Mult0~mac_RESULTA_bus [13];
assign \Mult0~334  = \Mult0~mac_RESULTA_bus [14];
assign \Mult0~335  = \Mult0~mac_RESULTA_bus [15];
assign \Mult0~336  = \Mult0~mac_RESULTA_bus [16];
assign \Mult0~337  = \Mult0~mac_RESULTA_bus [17];
assign \Mult0~338  = \Mult0~mac_RESULTA_bus [18];
assign \Mult0~339  = \Mult0~mac_RESULTA_bus [19];
assign \Mult0~8  = \Mult0~mac_RESULTA_bus [20];
assign \Mult0~9  = \Mult0~mac_RESULTA_bus [21];
assign \Mult0~10  = \Mult0~mac_RESULTA_bus [22];
assign \Mult0~11  = \Mult0~mac_RESULTA_bus [23];
assign \Mult0~12  = \Mult0~mac_RESULTA_bus [24];
assign \Mult0~13  = \Mult0~mac_RESULTA_bus [25];
assign \Mult0~14  = \Mult0~mac_RESULTA_bus [26];
assign \Mult0~15  = \Mult0~mac_RESULTA_bus [27];
assign \Mult0~16  = \Mult0~mac_RESULTA_bus [28];
assign \Mult0~17  = \Mult0~mac_RESULTA_bus [29];
assign \Mult0~18  = \Mult0~mac_RESULTA_bus [30];
assign \Mult0~19  = \Mult0~mac_RESULTA_bus [31];
assign \Mult0~20  = \Mult0~mac_RESULTA_bus [32];
assign \Mult0~21  = \Mult0~mac_RESULTA_bus [33];
assign \Mult0~22  = \Mult0~mac_RESULTA_bus [34];
assign \Mult0~23  = \Mult0~mac_RESULTA_bus [35];
assign \Mult0~24  = \Mult0~mac_RESULTA_bus [36];
assign \Mult0~25  = \Mult0~mac_RESULTA_bus [37];
assign \Mult0~26  = \Mult0~mac_RESULTA_bus [38];
assign \Mult0~27  = \Mult0~mac_RESULTA_bus [39];
assign \Mult0~28  = \Mult0~mac_RESULTA_bus [40];
assign \Mult0~29  = \Mult0~mac_RESULTA_bus [41];
assign \Mult0~30  = \Mult0~mac_RESULTA_bus [42];
assign \Mult0~31  = \Mult0~mac_RESULTA_bus [43];
assign \Mult0~32  = \Mult0~mac_RESULTA_bus [44];
assign \Mult0~33  = \Mult0~mac_RESULTA_bus [45];
assign \Mult0~34  = \Mult0~mac_RESULTA_bus [46];
assign \Mult0~35  = \Mult0~mac_RESULTA_bus [47];
assign \Mult0~36  = \Mult0~mac_RESULTA_bus [48];
assign \Mult0~37  = \Mult0~mac_RESULTA_bus [49];
assign \Mult0~38  = \Mult0~mac_RESULTA_bus [50];
assign \Mult0~39  = \Mult0~mac_RESULTA_bus [51];
assign \Mult0~40  = \Mult0~mac_RESULTA_bus [52];
assign \Mult0~41  = \Mult0~mac_RESULTA_bus [53];
assign \Mult0~42  = \Mult0~mac_RESULTA_bus [54];
assign \Mult0~43  = \Mult0~mac_RESULTA_bus [55];
assign \Mult0~44  = \Mult0~mac_RESULTA_bus [56];
assign \Mult0~45  = \Mult0~mac_RESULTA_bus [57];
assign \Mult0~46  = \Mult0~mac_RESULTA_bus [58];
assign \Mult0~47  = \Mult0~mac_RESULTA_bus [59];
assign \Mult0~48  = \Mult0~mac_RESULTA_bus [60];
assign \Mult0~49  = \Mult0~mac_RESULTA_bus [61];
assign \Mult0~50  = \Mult0~mac_RESULTA_bus [62];
assign \Mult0~51  = \Mult0~mac_RESULTA_bus [63];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \o_hdmi_tx_clk~output (
	.i(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_clk),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_clk~output .bus_hold = "false";
defparam \o_hdmi_tx_clk~output .open_drain_output = "false";
defparam \o_hdmi_tx_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \o_hdmi_tx_d[0]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[0]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[0]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[0]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \o_hdmi_tx_d[1]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[1]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[1]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[1]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \o_hdmi_tx_d[2]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[2]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[2]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[2]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \o_hdmi_tx_d[3]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[3]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[3]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[3]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \o_hdmi_tx_d[4]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[4]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[4]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[4]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \o_hdmi_tx_d[5]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[5]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[5]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[5]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \o_hdmi_tx_d[6]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[6]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[6]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[6]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \o_hdmi_tx_d[7]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[7]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[7]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[7]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \o_hdmi_tx_d[8]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[8]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[8]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[8]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \o_hdmi_tx_d[9]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[9]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[9]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[9]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \o_hdmi_tx_d[10]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[10]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[10]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[10]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \o_hdmi_tx_d[11]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[11]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[11]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[11]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \o_hdmi_tx_d[12]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[12]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[12]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[12]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \o_hdmi_tx_d[13]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[13]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[13]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[13]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \o_hdmi_tx_d[14]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[14]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[14]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[14]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \o_hdmi_tx_d[15]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[15]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[15]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[15]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \o_hdmi_tx_d[16]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[16]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[16]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[16]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \o_hdmi_tx_d[17]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[17]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[17]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[17]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \o_hdmi_tx_d[18]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[18]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[18]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[18]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \o_hdmi_tx_d[19]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[19]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[19]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[19]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \o_hdmi_tx_d[20]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[20]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[20]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[20]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \o_hdmi_tx_d[21]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[21]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[21]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[21]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \o_hdmi_tx_d[22]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[22]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[22]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[22]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \o_hdmi_tx_d[23]~output (
	.i(\Equal1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_d[23]),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_d[23]~output .bus_hold = "false";
defparam \o_hdmi_tx_d[23]~output .open_drain_output = "false";
defparam \o_hdmi_tx_d[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \o_hdmi_tx_de~output (
	.i(\hdmi_ctrl|o_hdmi_de~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_de),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_de~output .bus_hold = "false";
defparam \o_hdmi_tx_de~output .open_drain_output = "false";
defparam \o_hdmi_tx_de~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \o_hdmi_tx_hs~output (
	.i(!\hdmi_ctrl|o_hdmi_hs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_hs),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_hs~output .bus_hold = "false";
defparam \o_hdmi_tx_hs~output .open_drain_output = "false";
defparam \o_hdmi_tx_hs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \o_hdmi_tx_vs~output (
	.i(!\hdmi_ctrl|o_hdmi_vs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_hdmi_tx_vs),
	.obar());
// synopsys translate_off
defparam \o_hdmi_tx_vs~output .bus_hold = "false";
defparam \o_hdmi_tx_vs~output .open_drain_output = "false";
defparam \o_hdmi_tx_vs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \o_leds[0]~output (
	.i(\encs|r_coord_x[0]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[0]),
	.obar());
// synopsys translate_off
defparam \o_leds[0]~output .bus_hold = "false";
defparam \o_leds[0]~output .open_drain_output = "false";
defparam \o_leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \o_leds[1]~output (
	.i(\encs|r_coord_x[1]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[1]),
	.obar());
// synopsys translate_off
defparam \o_leds[1]~output .bus_hold = "false";
defparam \o_leds[1]~output .open_drain_output = "false";
defparam \o_leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \o_leds[2]~output (
	.i(\encs|r_coord_x[2]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[2]),
	.obar());
// synopsys translate_off
defparam \o_leds[2]~output .bus_hold = "false";
defparam \o_leds[2]~output .open_drain_output = "false";
defparam \o_leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \o_leds[3]~output (
	.i(\encs|r_coord_x[3]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[3]),
	.obar());
// synopsys translate_off
defparam \o_leds[3]~output .bus_hold = "false";
defparam \o_leds[3]~output .open_drain_output = "false";
defparam \o_leds[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \o_leds[4]~output (
	.i(\encs|r_coord_x[4]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[4]),
	.obar());
// synopsys translate_off
defparam \o_leds[4]~output .bus_hold = "false";
defparam \o_leds[4]~output .open_drain_output = "false";
defparam \o_leds[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \o_leds[5]~output (
	.i(\encs|r_coord_x[5]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[5]),
	.obar());
// synopsys translate_off
defparam \o_leds[5]~output .bus_hold = "false";
defparam \o_leds[5]~output .open_drain_output = "false";
defparam \o_leds[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \o_leds[6]~output (
	.i(\encs|r_coord_x[6]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[6]),
	.obar());
// synopsys translate_off
defparam \o_leds[6]~output .bus_hold = "false";
defparam \o_leds[6]~output .open_drain_output = "false";
defparam \o_leds[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \o_leds[7]~output (
	.i(\encs|r_coord_x[7]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[7]),
	.obar());
// synopsys translate_off
defparam \o_leds[7]~output .bus_hold = "false";
defparam \o_leds[7]~output .open_drain_output = "false";
defparam \o_leds[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \o_leds[8]~output (
	.i(\encs|r_coord_x[8]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[8]),
	.obar());
// synopsys translate_off
defparam \o_leds[8]~output .bus_hold = "false";
defparam \o_leds[8]~output .open_drain_output = "false";
defparam \o_leds[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \o_leds[9]~output (
	.i(\encs|r_coord_x[9]~_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_leds[9]),
	.obar());
// synopsys translate_off
defparam \o_leds[9]~output .bus_hold = "false";
defparam \o_leds[9]~output .open_drain_output = "false";
defparam \o_leds[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \o_de10_leds[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_de10_leds[0]),
	.obar());
// synopsys translate_off
defparam \o_de10_leds[0]~output .bus_hold = "false";
defparam \o_de10_leds[0]~output .open_drain_output = "false";
defparam \o_de10_leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \o_de10_leds[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_de10_leds[1]),
	.obar());
// synopsys translate_off
defparam \o_de10_leds[1]~output .bus_hold = "false";
defparam \o_de10_leds[1]~output .open_drain_output = "false";
defparam \o_de10_leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \o_de10_leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_de10_leds[2]),
	.obar());
// synopsys translate_off
defparam \o_de10_leds[2]~output .bus_hold = "false";
defparam \o_de10_leds[2]~output .open_drain_output = "false";
defparam \o_de10_leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \o_de10_leds[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_de10_leds[3]),
	.obar());
// synopsys translate_off
defparam \o_de10_leds[3]~output .bus_hold = "false";
defparam \o_de10_leds[3]~output .open_drain_output = "false";
defparam \o_de10_leds[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \o_de10_leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_de10_leds[4]),
	.obar());
// synopsys translate_off
defparam \o_de10_leds[4]~output .bus_hold = "false";
defparam \o_de10_leds[4]~output .open_drain_output = "false";
defparam \o_de10_leds[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \o_de10_leds[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_de10_leds[5]),
	.obar());
// synopsys translate_off
defparam \o_de10_leds[5]~output .bus_hold = "false";
defparam \o_de10_leds[5]~output .open_drain_output = "false";
defparam \o_de10_leds[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \o_de10_leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_de10_leds[6]),
	.obar());
// synopsys translate_off
defparam \o_de10_leds[6]~output .bus_hold = "false";
defparam \o_de10_leds[6]~output .open_drain_output = "false";
defparam \o_de10_leds[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \o_de10_leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_de10_leds[7]),
	.obar());
// synopsys translate_off
defparam \o_de10_leds[7]~output .bus_hold = "false";
defparam \o_de10_leds[7]~output .open_drain_output = "false";
defparam \o_de10_leds[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \io_hdmi_i2c_scl~output (
	.i(\conf|u0|wrd|SCLO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_hdmi_i2c_scl),
	.obar());
// synopsys translate_off
defparam \io_hdmi_i2c_scl~output .bus_hold = "false";
defparam \io_hdmi_i2c_scl~output .open_drain_output = "false";
defparam \io_hdmi_i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \io_hdmi_i2c_sda~output (
	.i(\conf|u0|wrd|SDAO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_hdmi_i2c_sda),
	.obar());
// synopsys translate_off
defparam \io_hdmi_i2c_sda~output .bus_hold = "false";
defparam \io_hdmi_i2c_sda~output .open_drain_output = "true";
defparam \io_hdmi_i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \i_clk_50~input (
	.i(i_clk_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk_50~input_o ));
// synopsys translate_off
defparam \i_clk_50~input .bus_hold = "false";
defparam \i_clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \i_clk_50~inputCLKENA0 (
	.inclk(\i_clk_50~input_o ),
	.ena(vcc),
	.outclk(\i_clk_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk_50~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk_50~inputCLKENA0 .disable_mode = "low";
defparam \i_clk_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \conf|Add0~61 (
// Equation(s):
// \conf|Add0~61_sumout  = SUM(( \conf|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))
// \conf|Add0~62  = CARRY(( \conf|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~61_sumout ),
	.cout(\conf|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~61 .extended_lut = "off";
defparam \conf|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \conf|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \conf|Add0~13 (
// Equation(s):
// \conf|Add0~13_sumout  = SUM(( \conf|mI2C_CLK_DIV [2] ) + ( GND ) + ( \conf|Add0~58  ))
// \conf|Add0~14  = CARRY(( \conf|mI2C_CLK_DIV [2] ) + ( GND ) + ( \conf|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~13_sumout ),
	.cout(\conf|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~13 .extended_lut = "off";
defparam \conf|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \conf|Add0~17 (
// Equation(s):
// \conf|Add0~17_sumout  = SUM(( \conf|mI2C_CLK_DIV[3]~DUPLICATE_q  ) + ( GND ) + ( \conf|Add0~14  ))
// \conf|Add0~18  = CARRY(( \conf|mI2C_CLK_DIV[3]~DUPLICATE_q  ) + ( GND ) + ( \conf|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~17_sumout ),
	.cout(\conf|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~17 .extended_lut = "off";
defparam \conf|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N11
dffeas \conf|mI2C_CLK_DIV[3]~DUPLICATE (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[3]~DUPLICATE .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \conf|Add0~5 (
// Equation(s):
// \conf|Add0~5_sumout  = SUM(( \conf|mI2C_CLK_DIV [4] ) + ( GND ) + ( \conf|Add0~18  ))
// \conf|Add0~6  = CARRY(( \conf|mI2C_CLK_DIV [4] ) + ( GND ) + ( \conf|Add0~18  ))

	.dataa(gnd),
	.datab(!\conf|mI2C_CLK_DIV [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~5_sumout ),
	.cout(\conf|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~5 .extended_lut = "off";
defparam \conf|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \conf|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \conf|mI2C_CLK_DIV[4] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \conf|Add0~9 (
// Equation(s):
// \conf|Add0~9_sumout  = SUM(( \conf|mI2C_CLK_DIV [5] ) + ( GND ) + ( \conf|Add0~6  ))
// \conf|Add0~10  = CARRY(( \conf|mI2C_CLK_DIV [5] ) + ( GND ) + ( \conf|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~9_sumout ),
	.cout(\conf|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~9 .extended_lut = "off";
defparam \conf|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N17
dffeas \conf|mI2C_CLK_DIV[5] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \conf|Add0~21 (
// Equation(s):
// \conf|Add0~21_sumout  = SUM(( \conf|mI2C_CLK_DIV [6] ) + ( GND ) + ( \conf|Add0~10  ))
// \conf|Add0~22  = CARRY(( \conf|mI2C_CLK_DIV [6] ) + ( GND ) + ( \conf|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~21_sumout ),
	.cout(\conf|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~21 .extended_lut = "off";
defparam \conf|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N20
dffeas \conf|mI2C_CLK_DIV[6] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \conf|Add0~25 (
// Equation(s):
// \conf|Add0~25_sumout  = SUM(( \conf|mI2C_CLK_DIV [7] ) + ( GND ) + ( \conf|Add0~22  ))
// \conf|Add0~26  = CARRY(( \conf|mI2C_CLK_DIV [7] ) + ( GND ) + ( \conf|Add0~22  ))

	.dataa(!\conf|mI2C_CLK_DIV [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~25_sumout ),
	.cout(\conf|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~25 .extended_lut = "off";
defparam \conf|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \conf|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N23
dffeas \conf|mI2C_CLK_DIV[7] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \conf|Add0~29 (
// Equation(s):
// \conf|Add0~29_sumout  = SUM(( \conf|mI2C_CLK_DIV [8] ) + ( GND ) + ( \conf|Add0~26  ))
// \conf|Add0~30  = CARRY(( \conf|mI2C_CLK_DIV [8] ) + ( GND ) + ( \conf|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~29_sumout ),
	.cout(\conf|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~29 .extended_lut = "off";
defparam \conf|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \conf|mI2C_CLK_DIV[8] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \conf|Add0~33 (
// Equation(s):
// \conf|Add0~33_sumout  = SUM(( \conf|mI2C_CLK_DIV [9] ) + ( GND ) + ( \conf|Add0~30  ))
// \conf|Add0~34  = CARRY(( \conf|mI2C_CLK_DIV [9] ) + ( GND ) + ( \conf|Add0~30  ))

	.dataa(!\conf|mI2C_CLK_DIV [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~33_sumout ),
	.cout(\conf|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~33 .extended_lut = "off";
defparam \conf|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \conf|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \conf|mI2C_CLK_DIV[9] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \conf|Add0~37 (
// Equation(s):
// \conf|Add0~37_sumout  = SUM(( \conf|mI2C_CLK_DIV [10] ) + ( GND ) + ( \conf|Add0~34  ))
// \conf|Add0~38  = CARRY(( \conf|mI2C_CLK_DIV [10] ) + ( GND ) + ( \conf|Add0~34  ))

	.dataa(gnd),
	.datab(!\conf|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~37_sumout ),
	.cout(\conf|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~37 .extended_lut = "off";
defparam \conf|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \conf|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N32
dffeas \conf|mI2C_CLK_DIV[10] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \conf|LessThan0~2 (
// Equation(s):
// \conf|LessThan0~2_combout  = ( !\conf|mI2C_CLK_DIV [10] & ( !\conf|mI2C_CLK_DIV [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|mI2C_CLK_DIV [9]),
	.datae(gnd),
	.dataf(!\conf|mI2C_CLK_DIV [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LessThan0~2 .extended_lut = "off";
defparam \conf|LessThan0~2 .lut_mask = 64'hFF00FF0000000000;
defparam \conf|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \conf|Add0~1 (
// Equation(s):
// \conf|Add0~1_sumout  = SUM(( \conf|mI2C_CLK_DIV [11] ) + ( GND ) + ( \conf|Add0~38  ))
// \conf|Add0~2  = CARRY(( \conf|mI2C_CLK_DIV [11] ) + ( GND ) + ( \conf|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~1_sumout ),
	.cout(\conf|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~1 .extended_lut = "off";
defparam \conf|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N34
dffeas \conf|mI2C_CLK_DIV[11] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \conf|LessThan0~1 (
// Equation(s):
// \conf|LessThan0~1_combout  = ( \conf|mI2C_CLK_DIV [6] & ( (\conf|mI2C_CLK_DIV [8] & \conf|mI2C_CLK_DIV [7]) ) )

	.dataa(!\conf|mI2C_CLK_DIV [8]),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\conf|mI2C_CLK_DIV [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LessThan0~1 .extended_lut = "off";
defparam \conf|LessThan0~1 .lut_mask = 64'h0000000005050505;
defparam \conf|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \conf|Add0~41 (
// Equation(s):
// \conf|Add0~41_sumout  = SUM(( \conf|mI2C_CLK_DIV [12] ) + ( GND ) + ( \conf|Add0~2  ))
// \conf|Add0~42  = CARRY(( \conf|mI2C_CLK_DIV [12] ) + ( GND ) + ( \conf|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~41_sumout ),
	.cout(\conf|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~41 .extended_lut = "off";
defparam \conf|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \conf|mI2C_CLK_DIV[12] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \conf|Add0~45 (
// Equation(s):
// \conf|Add0~45_sumout  = SUM(( \conf|mI2C_CLK_DIV [13] ) + ( GND ) + ( \conf|Add0~42  ))
// \conf|Add0~46  = CARRY(( \conf|mI2C_CLK_DIV [13] ) + ( GND ) + ( \conf|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~45_sumout ),
	.cout(\conf|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~45 .extended_lut = "off";
defparam \conf|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N41
dffeas \conf|mI2C_CLK_DIV[13] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \conf|Add0~49 (
// Equation(s):
// \conf|Add0~49_sumout  = SUM(( \conf|mI2C_CLK_DIV [14] ) + ( GND ) + ( \conf|Add0~46  ))
// \conf|Add0~50  = CARRY(( \conf|mI2C_CLK_DIV [14] ) + ( GND ) + ( \conf|Add0~46  ))

	.dataa(gnd),
	.datab(!\conf|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~49_sumout ),
	.cout(\conf|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~49 .extended_lut = "off";
defparam \conf|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \conf|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N44
dffeas \conf|mI2C_CLK_DIV[14] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N45
cyclonev_lcell_comb \conf|Add0~53 (
// Equation(s):
// \conf|Add0~53_sumout  = SUM(( \conf|mI2C_CLK_DIV [15] ) + ( GND ) + ( \conf|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~53 .extended_lut = "off";
defparam \conf|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N47
dffeas \conf|mI2C_CLK_DIV[15] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \conf|LessThan0~3 (
// Equation(s):
// \conf|LessThan0~3_combout  = ( !\conf|mI2C_CLK_DIV [13] & ( (!\conf|mI2C_CLK_DIV [14] & (!\conf|mI2C_CLK_DIV [12] & !\conf|mI2C_CLK_DIV [15])) ) )

	.dataa(gnd),
	.datab(!\conf|mI2C_CLK_DIV [14]),
	.datac(!\conf|mI2C_CLK_DIV [12]),
	.datad(!\conf|mI2C_CLK_DIV [15]),
	.datae(gnd),
	.dataf(!\conf|mI2C_CLK_DIV [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LessThan0~3 .extended_lut = "off";
defparam \conf|LessThan0~3 .lut_mask = 64'hC000C00000000000;
defparam \conf|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \conf|LessThan0~4 (
// Equation(s):
// \conf|LessThan0~4_combout  = ( \conf|LessThan0~0_combout  & ( (!\conf|LessThan0~3_combout ) # ((!\conf|LessThan0~2_combout  & \conf|mI2C_CLK_DIV [11])) ) ) # ( !\conf|LessThan0~0_combout  & ( (!\conf|LessThan0~3_combout ) # ((\conf|mI2C_CLK_DIV [11] & 
// ((!\conf|LessThan0~2_combout ) # (\conf|LessThan0~1_combout )))) ) )

	.dataa(!\conf|LessThan0~2_combout ),
	.datab(!\conf|mI2C_CLK_DIV [11]),
	.datac(!\conf|LessThan0~1_combout ),
	.datad(!\conf|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\conf|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LessThan0~4 .extended_lut = "off";
defparam \conf|LessThan0~4 .lut_mask = 64'hFF23FF23FF22FF22;
defparam \conf|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N2
dffeas \conf|mI2C_CLK_DIV[0] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \conf|Add0~57 (
// Equation(s):
// \conf|Add0~57_sumout  = SUM(( \conf|mI2C_CLK_DIV [1] ) + ( GND ) + ( \conf|Add0~62  ))
// \conf|Add0~58  = CARRY(( \conf|mI2C_CLK_DIV [1] ) + ( GND ) + ( \conf|Add0~62  ))

	.dataa(!\conf|mI2C_CLK_DIV [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|Add0~57_sumout ),
	.cout(\conf|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \conf|Add0~57 .extended_lut = "off";
defparam \conf|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \conf|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \conf|mI2C_CLK_DIV[1] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N7
dffeas \conf|mI2C_CLK_DIV[2] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N10
dffeas \conf|mI2C_CLK_DIV[3] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\conf|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(\conf|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \conf|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \conf|LessThan0~0 (
// Equation(s):
// \conf|LessThan0~0_combout  = ( !\conf|mI2C_CLK_DIV [4] & ( (!\conf|mI2C_CLK_DIV [2] & (!\conf|mI2C_CLK_DIV [5] & !\conf|mI2C_CLK_DIV [3])) ) )

	.dataa(!\conf|mI2C_CLK_DIV [2]),
	.datab(gnd),
	.datac(!\conf|mI2C_CLK_DIV [5]),
	.datad(!\conf|mI2C_CLK_DIV [3]),
	.datae(gnd),
	.dataf(!\conf|mI2C_CLK_DIV [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LessThan0~0 .extended_lut = "off";
defparam \conf|LessThan0~0 .lut_mask = 64'hA000A00000000000;
defparam \conf|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \conf|mI2C_CTRL_CLK~0 (
// Equation(s):
// \conf|mI2C_CTRL_CLK~0_combout  = ( \conf|LessThan0~1_combout  & ( \conf|mI2C_CTRL_CLK~q  & ( (\conf|LessThan0~3_combout  & ((!\conf|mI2C_CLK_DIV [11]) # ((\conf|LessThan0~0_combout  & \conf|LessThan0~2_combout )))) ) ) ) # ( !\conf|LessThan0~1_combout  & 
// ( \conf|mI2C_CTRL_CLK~q  & ( (\conf|LessThan0~3_combout  & ((!\conf|mI2C_CLK_DIV [11]) # (\conf|LessThan0~2_combout ))) ) ) ) # ( \conf|LessThan0~1_combout  & ( !\conf|mI2C_CTRL_CLK~q  & ( (!\conf|LessThan0~3_combout ) # ((\conf|mI2C_CLK_DIV [11] & 
// ((!\conf|LessThan0~0_combout ) # (!\conf|LessThan0~2_combout )))) ) ) ) # ( !\conf|LessThan0~1_combout  & ( !\conf|mI2C_CTRL_CLK~q  & ( (!\conf|LessThan0~3_combout ) # ((\conf|mI2C_CLK_DIV [11] & !\conf|LessThan0~2_combout )) ) ) )

	.dataa(!\conf|LessThan0~0_combout ),
	.datab(!\conf|mI2C_CLK_DIV [11]),
	.datac(!\conf|LessThan0~2_combout ),
	.datad(!\conf|LessThan0~3_combout ),
	.datae(!\conf|LessThan0~1_combout ),
	.dataf(!\conf|mI2C_CTRL_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|mI2C_CTRL_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|mI2C_CTRL_CLK~0 .extended_lut = "off";
defparam \conf|mI2C_CTRL_CLK~0 .lut_mask = 64'hFF30FF3200CF00CD;
defparam \conf|mI2C_CTRL_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N53
dffeas \conf|mI2C_CTRL_CLK (
	.clk(\i_clk_50~input_o ),
	.d(gnd),
	.asdata(\conf|mI2C_CTRL_CLK~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \conf|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N8
dffeas \conf|u0|wrd|ST[2]~DUPLICATE (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Selector7~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[2]~DUPLICATE .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N59
dffeas \conf|u0|wrd|ST[3] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|ST[3]~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[3] .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N53
dffeas \conf|u0|wrd|ST[0]~DUPLICATE (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|ST[0]~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[0]~DUPLICATE .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \conf|u0|wrd|ST[0]~1 (
// Equation(s):
// \conf|u0|wrd|ST[0]~1_combout  = ( \conf|u0|wrd|ST [4] & ( \conf|u0|wrd|ST [2] & ( ((\conf|u0|wrd|ST[1]~DUPLICATE_q  & (\conf|u0|wrd|ST [3] & !\conf|mI2C_GO~DUPLICATE_q ))) # (\conf|u0|wrd|ST[0]~DUPLICATE_q ) ) ) ) # ( !\conf|u0|wrd|ST [4] & ( 
// \conf|u0|wrd|ST [2] & ( !\conf|u0|wrd|ST [3] $ (\conf|u0|wrd|ST[0]~DUPLICATE_q ) ) ) ) # ( \conf|u0|wrd|ST [4] & ( !\conf|u0|wrd|ST [2] & ( \conf|u0|wrd|ST[0]~DUPLICATE_q  ) ) ) # ( !\conf|u0|wrd|ST [4] & ( !\conf|u0|wrd|ST [2] & ( 
// (!\conf|u0|wrd|ST[1]~DUPLICATE_q  & (\conf|u0|wrd|ST [3] & !\conf|u0|wrd|ST[0]~DUPLICATE_q )) # (\conf|u0|wrd|ST[1]~DUPLICATE_q  & (!\conf|u0|wrd|ST [3] $ (\conf|u0|wrd|ST[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|ST [3]),
	.datac(!\conf|mI2C_GO~DUPLICATE_q ),
	.datad(!\conf|u0|wrd|ST[0]~DUPLICATE_q ),
	.datae(!\conf|u0|wrd|ST [4]),
	.dataf(!\conf|u0|wrd|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|ST[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|ST[0]~1 .extended_lut = "off";
defparam \conf|u0|wrd|ST[0]~1 .lut_mask = 64'h661100FFCC3310FF;
defparam \conf|u0|wrd|ST[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N52
dffeas \conf|u0|wrd|ST[0] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|ST[0]~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[0] .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N33
cyclonev_lcell_comb \conf|u0|wrd|Selector0~0 (
// Equation(s):
// \conf|u0|wrd|Selector0~0_combout  = ( \conf|u0|wrd|ST[1]~DUPLICATE_q  & ( (\conf|u0|wrd|ST [4] & (\conf|u0|wrd|ST[3]~DUPLICATE_q  & (\conf|u0|wrd|ST [0] & \conf|u0|wrd|ST [2]))) ) ) # ( !\conf|u0|wrd|ST[1]~DUPLICATE_q  & ( (!\conf|u0|wrd|ST [4] & 
// (!\conf|u0|wrd|ST [2] & (!\conf|u0|wrd|ST[3]~DUPLICATE_q  $ (\conf|u0|wrd|ST [0])))) ) )

	.dataa(!\conf|u0|wrd|ST [4]),
	.datab(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datac(!\conf|u0|wrd|ST [0]),
	.datad(!\conf|u0|wrd|ST [2]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector0~0 .extended_lut = "off";
defparam \conf|u0|wrd|Selector0~0 .lut_mask = 64'h8200820000010001;
defparam \conf|u0|wrd|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \conf|u0|wrd|Selector0~1 (
// Equation(s):
// \conf|u0|wrd|Selector0~1_combout  = ( !\conf|u0|wrd|ST[2]~DUPLICATE_q  & ( (!\conf|u0|wrd|ST[1]~DUPLICATE_q  & (!\conf|u0|wrd|ST[3]~DUPLICATE_q  $ (\conf|u0|wrd|ST [0]))) ) )

	.dataa(gnd),
	.datab(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datac(!\conf|u0|wrd|ST [0]),
	.datad(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector0~1 .extended_lut = "off";
defparam \conf|u0|wrd|Selector0~1 .lut_mask = 64'hC300C30000000000;
defparam \conf|u0|wrd|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N51
cyclonev_lcell_comb \conf|u0|wrd|END_OK~0 (
// Equation(s):
// \conf|u0|wrd|END_OK~0_combout  = ( \conf|u0|wrd|Selector0~1_combout  & ( (!\conf|u0|wrd|Selector0~0_combout  & (((\conf|u0|wrd|END_OK~q )))) # (\conf|u0|wrd|Selector0~0_combout  & ((!\i_rst_n~input_o  & ((\conf|u0|wrd|END_OK~q ))) # (\i_rst_n~input_o  & 
// (!\conf|u0|wrd|ST [4])))) ) ) # ( !\conf|u0|wrd|Selector0~1_combout  & ( (\conf|u0|wrd|END_OK~q  & ((!\conf|u0|wrd|Selector0~0_combout ) # (!\i_rst_n~input_o ))) ) )

	.dataa(!\conf|u0|wrd|Selector0~0_combout ),
	.datab(!\i_rst_n~input_o ),
	.datac(!\conf|u0|wrd|ST [4]),
	.datad(!\conf|u0|wrd|END_OK~q ),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|END_OK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|END_OK~0 .extended_lut = "off";
defparam \conf|u0|wrd|END_OK~0 .lut_mask = 64'h00EE00EE10FE10FE;
defparam \conf|u0|wrd|END_OK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N50
dffeas \conf|u0|wrd|END_OK (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|END_OK~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|END_OK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|END_OK .is_wysiwyg = "true";
defparam \conf|u0|wrd|END_OK .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \i_hdmi_tx_int~input (
	.i(i_hdmi_tx_int),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_hdmi_tx_int~input_o ));
// synopsys translate_off
defparam \i_hdmi_tx_int~input .bus_hold = "false";
defparam \i_hdmi_tx_int~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y3_N28
dffeas \conf|u0|wrd|ST[1] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|ST[1]~2_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[1] .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \conf|u0|wrd|ACK_OK~2 (
// Equation(s):
// \conf|u0|wrd|ACK_OK~2_combout  = ( \conf|u0|wrd|ACK_OK~q  & ( \conf|u0|wrd|ST[3]~DUPLICATE_q  & ( (!\conf|u0|wrd|ST [0]) # ((!\conf|u0|wrd|ST [1]) # ((!\conf|u0|wrd|ST [2]) # (!\conf|u0|wrd|ST [4]))) ) ) ) # ( \conf|u0|wrd|ACK_OK~q  & ( 
// !\conf|u0|wrd|ST[3]~DUPLICATE_q  & ( (((\conf|u0|wrd|ST [4]) # (\conf|u0|wrd|ST [2])) # (\conf|u0|wrd|ST [1])) # (\conf|u0|wrd|ST [0]) ) ) ) # ( !\conf|u0|wrd|ACK_OK~q  & ( !\conf|u0|wrd|ST[3]~DUPLICATE_q  & ( (\conf|u0|wrd|ST [0] & (!\conf|u0|wrd|ST [1] 
// & (\conf|u0|wrd|ST [2] & !\conf|u0|wrd|ST [4]))) ) ) )

	.dataa(!\conf|u0|wrd|ST [0]),
	.datab(!\conf|u0|wrd|ST [1]),
	.datac(!\conf|u0|wrd|ST [2]),
	.datad(!\conf|u0|wrd|ST [4]),
	.datae(!\conf|u0|wrd|ACK_OK~q ),
	.dataf(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|ACK_OK~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|ACK_OK~2 .extended_lut = "off";
defparam \conf|u0|wrd|ACK_OK~2 .lut_mask = 64'h04007FFF0000FFFE;
defparam \conf|u0|wrd|ACK_OK~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \conf|u0|wrd|Add0~21 (
// Equation(s):
// \conf|u0|wrd|Add0~21_sumout  = SUM(( \conf|u0|wrd|CNT [0] ) + ( VCC ) + ( !VCC ))
// \conf|u0|wrd|Add0~22  = CARRY(( \conf|u0|wrd|CNT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|u0|wrd|CNT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|u0|wrd|Add0~21_sumout ),
	.cout(\conf|u0|wrd|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Add0~21 .extended_lut = "off";
defparam \conf|u0|wrd|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \conf|u0|wrd|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \conf|u0|wrd|CNT[3]~0 (
// Equation(s):
// \conf|u0|wrd|CNT[3]~0_combout  = ( \conf|u0|wrd|ST [3] & ( \conf|u0|wrd|ST[0]~DUPLICATE_q  ) ) # ( !\conf|u0|wrd|ST [3] & ( \conf|u0|wrd|ST[0]~DUPLICATE_q  ) ) # ( \conf|u0|wrd|ST [3] & ( !\conf|u0|wrd|ST[0]~DUPLICATE_q  ) ) # ( !\conf|u0|wrd|ST [3] & ( 
// !\conf|u0|wrd|ST[0]~DUPLICATE_q  & ( !\conf|u0|wrd|ST[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datae(!\conf|u0|wrd|ST [3]),
	.dataf(!\conf|u0|wrd|ST[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|CNT[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|CNT[3]~0 .extended_lut = "off";
defparam \conf|u0|wrd|CNT[3]~0 .lut_mask = 64'hFF00FFFFFFFFFFFF;
defparam \conf|u0|wrd|CNT[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb \conf|u0|wrd|ACK_OK~0 (
// Equation(s):
// \conf|u0|wrd|ACK_OK~0_combout  = ( \conf|u0|wrd|ST[2]~DUPLICATE_q  & ( (\conf|u0|wrd|ST[0]~DUPLICATE_q  & !\conf|u0|wrd|ST [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|u0|wrd|ST[0]~DUPLICATE_q ),
	.datad(!\conf|u0|wrd|ST [3]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|ACK_OK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|ACK_OK~0 .extended_lut = "off";
defparam \conf|u0|wrd|ACK_OK~0 .lut_mask = 64'h000000000F000F00;
defparam \conf|u0|wrd|ACK_OK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \conf|u0|wrd|Add0~25 (
// Equation(s):
// \conf|u0|wrd|Add0~25_sumout  = SUM(( \conf|u0|wrd|CNT [1] ) + ( GND ) + ( \conf|u0|wrd|Add0~22  ))
// \conf|u0|wrd|Add0~26  = CARRY(( \conf|u0|wrd|CNT [1] ) + ( GND ) + ( \conf|u0|wrd|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|u0|wrd|CNT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|u0|wrd|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|u0|wrd|Add0~25_sumout ),
	.cout(\conf|u0|wrd|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Add0~25 .extended_lut = "off";
defparam \conf|u0|wrd|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \conf|u0|wrd|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N34
dffeas \conf|u0|wrd|CNT[1] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\conf|u0|wrd|CNT[3]~0_combout ),
	.sload(vcc),
	.ena(\conf|u0|wrd|CNT[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|CNT[1] .is_wysiwyg = "true";
defparam \conf|u0|wrd|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \conf|u0|wrd|Add0~29 (
// Equation(s):
// \conf|u0|wrd|Add0~29_sumout  = SUM(( \conf|u0|wrd|CNT [2] ) + ( GND ) + ( \conf|u0|wrd|Add0~26  ))
// \conf|u0|wrd|Add0~30  = CARRY(( \conf|u0|wrd|CNT [2] ) + ( GND ) + ( \conf|u0|wrd|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|u0|wrd|CNT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|u0|wrd|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|u0|wrd|Add0~29_sumout ),
	.cout(\conf|u0|wrd|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Add0~29 .extended_lut = "off";
defparam \conf|u0|wrd|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|u0|wrd|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \conf|u0|wrd|CNT[2] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\conf|u0|wrd|CNT[3]~0_combout ),
	.sload(vcc),
	.ena(\conf|u0|wrd|CNT[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|CNT[2] .is_wysiwyg = "true";
defparam \conf|u0|wrd|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \conf|u0|wrd|Equal0~1 (
// Equation(s):
// \conf|u0|wrd|Equal0~1_combout  = ( !\conf|u0|wrd|CNT [1] & ( !\conf|u0|wrd|CNT [2] ) )

	.dataa(gnd),
	.datab(!\conf|u0|wrd|CNT [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|CNT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Equal0~1 .extended_lut = "off";
defparam \conf|u0|wrd|Equal0~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \conf|u0|wrd|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \conf|u0|wrd|BYTE[1]~0 (
// Equation(s):
// \conf|u0|wrd|BYTE[1]~0_combout  = ( !\conf|u0|wrd|ST[1]~DUPLICATE_q  & ( \conf|u0|wrd|ST[0]~DUPLICATE_q  & ( (\i_rst_n~input_o  & (!\conf|u0|wrd|ST [4] & (!\conf|u0|wrd|ST [3] $ (!\conf|u0|wrd|ST[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\conf|u0|wrd|ST[1]~DUPLICATE_q  & ( !\conf|u0|wrd|ST[0]~DUPLICATE_q  & ( (\i_rst_n~input_o  & (!\conf|u0|wrd|ST [3] & !\conf|u0|wrd|ST [4])) ) ) )

	.dataa(!\i_rst_n~input_o ),
	.datab(!\conf|u0|wrd|ST [3]),
	.datac(!\conf|u0|wrd|ST [4]),
	.datad(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datae(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.dataf(!\conf|u0|wrd|ST[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|BYTE[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|BYTE[1]~0 .extended_lut = "off";
defparam \conf|u0|wrd|BYTE[1]~0 .lut_mask = 64'h4040000010400000;
defparam \conf|u0|wrd|BYTE[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \conf|u0|wrd|BYTE[1]~1 (
// Equation(s):
// \conf|u0|wrd|BYTE[1]~1_combout  = ( \conf|u0|wrd|Equal0~0_combout  & ( (\conf|u0|wrd|Equal0~1_combout  & (!\conf|u0|wrd|BYTE [1] & \conf|u0|wrd|ST [0])) ) )

	.dataa(!\conf|u0|wrd|Equal0~1_combout ),
	.datab(!\conf|u0|wrd|BYTE [1]),
	.datac(!\conf|u0|wrd|ST [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|BYTE[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|BYTE[1]~1 .extended_lut = "off";
defparam \conf|u0|wrd|BYTE[1]~1 .lut_mask = 64'h0000000004040404;
defparam \conf|u0|wrd|BYTE[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \conf|u0|wrd|BYTE[0]~3 (
// Equation(s):
// \conf|u0|wrd|BYTE[0]~3_combout  = ( \conf|u0|wrd|BYTE[1]~1_combout  & ( \conf|u0|wrd|ST [2] & ( (!\conf|u0|wrd|BYTE [0] & (!\conf|u0|wrd|BYTE [1] & \conf|u0|wrd|BYTE[1]~0_combout )) # (\conf|u0|wrd|BYTE [0] & ((!\conf|u0|wrd|BYTE[1]~0_combout ))) ) ) ) # 
// ( !\conf|u0|wrd|BYTE[1]~1_combout  & ( \conf|u0|wrd|ST [2] & ( (!\conf|u0|wrd|BYTE [0] & (\conf|u0|wrd|ST [3] & (!\conf|u0|wrd|BYTE [1] & \conf|u0|wrd|BYTE[1]~0_combout ))) # (\conf|u0|wrd|BYTE [0] & ((!\conf|u0|wrd|ST [3]) # 
// ((!\conf|u0|wrd|BYTE[1]~0_combout )))) ) ) ) # ( \conf|u0|wrd|BYTE[1]~1_combout  & ( !\conf|u0|wrd|ST [2] & ( (\conf|u0|wrd|BYTE [0] & !\conf|u0|wrd|BYTE[1]~0_combout ) ) ) ) # ( !\conf|u0|wrd|BYTE[1]~1_combout  & ( !\conf|u0|wrd|ST [2] & ( 
// (\conf|u0|wrd|BYTE [0] & !\conf|u0|wrd|BYTE[1]~0_combout ) ) ) )

	.dataa(!\conf|u0|wrd|BYTE [0]),
	.datab(!\conf|u0|wrd|ST [3]),
	.datac(!\conf|u0|wrd|BYTE [1]),
	.datad(!\conf|u0|wrd|BYTE[1]~0_combout ),
	.datae(!\conf|u0|wrd|BYTE[1]~1_combout ),
	.dataf(!\conf|u0|wrd|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|BYTE[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|BYTE[0]~3 .extended_lut = "off";
defparam \conf|u0|wrd|BYTE[0]~3 .lut_mask = 64'h55005500556455A0;
defparam \conf|u0|wrd|BYTE[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N59
dffeas \conf|u0|wrd|BYTE[0] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|BYTE[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|BYTE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|BYTE[0] .is_wysiwyg = "true";
defparam \conf|u0|wrd|BYTE[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \conf|u0|wrd|BYTE[1]~2 (
// Equation(s):
// \conf|u0|wrd|BYTE[1]~2_combout  = ( \conf|u0|wrd|BYTE[1]~1_combout  & ( \conf|u0|wrd|BYTE[1]~0_combout  & ( (\conf|u0|wrd|ST[2]~DUPLICATE_q  & ((\conf|u0|wrd|BYTE [0]) # (\conf|u0|wrd|BYTE [1]))) ) ) ) # ( !\conf|u0|wrd|BYTE[1]~1_combout  & ( 
// \conf|u0|wrd|BYTE[1]~0_combout  & ( (\conf|u0|wrd|ST[2]~DUPLICATE_q  & (((\conf|u0|wrd|ST [3] & \conf|u0|wrd|BYTE [0])) # (\conf|u0|wrd|BYTE [1]))) ) ) ) # ( \conf|u0|wrd|BYTE[1]~1_combout  & ( !\conf|u0|wrd|BYTE[1]~0_combout  & ( \conf|u0|wrd|BYTE [1] ) 
// ) ) # ( !\conf|u0|wrd|BYTE[1]~1_combout  & ( !\conf|u0|wrd|BYTE[1]~0_combout  & ( \conf|u0|wrd|BYTE [1] ) ) )

	.dataa(!\conf|u0|wrd|BYTE [1]),
	.datab(!\conf|u0|wrd|ST [3]),
	.datac(!\conf|u0|wrd|BYTE [0]),
	.datad(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datae(!\conf|u0|wrd|BYTE[1]~1_combout ),
	.dataf(!\conf|u0|wrd|BYTE[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|BYTE[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|BYTE[1]~2 .extended_lut = "off";
defparam \conf|u0|wrd|BYTE[1]~2 .lut_mask = 64'h555555550057005F;
defparam \conf|u0|wrd|BYTE[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N29
dffeas \conf|u0|wrd|BYTE[1] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|BYTE[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|BYTE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|BYTE[1] .is_wysiwyg = "true";
defparam \conf|u0|wrd|BYTE[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \conf|u0|wrd|CNT[3]~1 (
// Equation(s):
// \conf|u0|wrd|CNT[3]~1_combout  = ( \conf|u0|wrd|Equal0~0_combout  & ( \conf|u0|wrd|BYTE [0] & ( (\conf|u0|wrd|BYTE[1]~0_combout  & ((!\conf|u0|wrd|ACK_OK~0_combout ) # (\conf|u0|wrd|Equal0~1_combout ))) ) ) ) # ( !\conf|u0|wrd|Equal0~0_combout  & ( 
// \conf|u0|wrd|BYTE [0] & ( (!\conf|u0|wrd|ACK_OK~0_combout  & \conf|u0|wrd|BYTE[1]~0_combout ) ) ) ) # ( \conf|u0|wrd|Equal0~0_combout  & ( !\conf|u0|wrd|BYTE [0] & ( (\conf|u0|wrd|BYTE[1]~0_combout  & ((!\conf|u0|wrd|ACK_OK~0_combout ) # 
// ((\conf|u0|wrd|Equal0~1_combout  & !\conf|u0|wrd|BYTE [1])))) ) ) ) # ( !\conf|u0|wrd|Equal0~0_combout  & ( !\conf|u0|wrd|BYTE [0] & ( (!\conf|u0|wrd|ACK_OK~0_combout  & \conf|u0|wrd|BYTE[1]~0_combout ) ) ) )

	.dataa(!\conf|u0|wrd|ACK_OK~0_combout ),
	.datab(!\conf|u0|wrd|Equal0~1_combout ),
	.datac(!\conf|u0|wrd|BYTE[1]~0_combout ),
	.datad(!\conf|u0|wrd|BYTE [1]),
	.datae(!\conf|u0|wrd|Equal0~0_combout ),
	.dataf(!\conf|u0|wrd|BYTE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|CNT[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|CNT[3]~1 .extended_lut = "off";
defparam \conf|u0|wrd|CNT[3]~1 .lut_mask = 64'h0A0A0B0A0A0A0B0B;
defparam \conf|u0|wrd|CNT[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N38
dffeas \conf|u0|wrd|CNT[0] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\conf|u0|wrd|CNT[3]~0_combout ),
	.sload(vcc),
	.ena(\conf|u0|wrd|CNT[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|CNT[0] .is_wysiwyg = "true";
defparam \conf|u0|wrd|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \conf|u0|wrd|Add0~1 (
// Equation(s):
// \conf|u0|wrd|Add0~1_sumout  = SUM(( \conf|u0|wrd|CNT [3] ) + ( GND ) + ( \conf|u0|wrd|Add0~30  ))
// \conf|u0|wrd|Add0~2  = CARRY(( \conf|u0|wrd|CNT [3] ) + ( GND ) + ( \conf|u0|wrd|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|u0|wrd|CNT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|u0|wrd|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|u0|wrd|Add0~1_sumout ),
	.cout(\conf|u0|wrd|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Add0~1 .extended_lut = "off";
defparam \conf|u0|wrd|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \conf|u0|wrd|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N2
dffeas \conf|u0|wrd|CNT[3] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\conf|u0|wrd|CNT[3]~0_combout ),
	.sload(vcc),
	.ena(\conf|u0|wrd|CNT[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|CNT[3] .is_wysiwyg = "true";
defparam \conf|u0|wrd|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \conf|u0|wrd|Add0~5 (
// Equation(s):
// \conf|u0|wrd|Add0~5_sumout  = SUM(( \conf|u0|wrd|CNT [4] ) + ( GND ) + ( \conf|u0|wrd|Add0~2  ))
// \conf|u0|wrd|Add0~6  = CARRY(( \conf|u0|wrd|CNT [4] ) + ( GND ) + ( \conf|u0|wrd|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|u0|wrd|CNT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|u0|wrd|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|u0|wrd|Add0~5_sumout ),
	.cout(\conf|u0|wrd|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Add0~5 .extended_lut = "off";
defparam \conf|u0|wrd|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \conf|u0|wrd|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N44
dffeas \conf|u0|wrd|CNT[4] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\conf|u0|wrd|CNT[3]~0_combout ),
	.sload(vcc),
	.ena(\conf|u0|wrd|CNT[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|CNT[4] .is_wysiwyg = "true";
defparam \conf|u0|wrd|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \conf|u0|wrd|Add0~9 (
// Equation(s):
// \conf|u0|wrd|Add0~9_sumout  = SUM(( \conf|u0|wrd|CNT [5] ) + ( GND ) + ( \conf|u0|wrd|Add0~6  ))
// \conf|u0|wrd|Add0~10  = CARRY(( \conf|u0|wrd|CNT [5] ) + ( GND ) + ( \conf|u0|wrd|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|u0|wrd|CNT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|u0|wrd|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|u0|wrd|Add0~9_sumout ),
	.cout(\conf|u0|wrd|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Add0~9 .extended_lut = "off";
defparam \conf|u0|wrd|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \conf|u0|wrd|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \conf|u0|wrd|CNT[5] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\conf|u0|wrd|CNT[3]~0_combout ),
	.sload(vcc),
	.ena(\conf|u0|wrd|CNT[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|CNT[5] .is_wysiwyg = "true";
defparam \conf|u0|wrd|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \conf|u0|wrd|Add0~13 (
// Equation(s):
// \conf|u0|wrd|Add0~13_sumout  = SUM(( \conf|u0|wrd|CNT [6] ) + ( GND ) + ( \conf|u0|wrd|Add0~10  ))
// \conf|u0|wrd|Add0~14  = CARRY(( \conf|u0|wrd|CNT [6] ) + ( GND ) + ( \conf|u0|wrd|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|u0|wrd|CNT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|u0|wrd|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|u0|wrd|Add0~13_sumout ),
	.cout(\conf|u0|wrd|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Add0~13 .extended_lut = "off";
defparam \conf|u0|wrd|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \conf|u0|wrd|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N41
dffeas \conf|u0|wrd|CNT[6] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\conf|u0|wrd|CNT[3]~0_combout ),
	.sload(vcc),
	.ena(\conf|u0|wrd|CNT[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|CNT[6] .is_wysiwyg = "true";
defparam \conf|u0|wrd|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \conf|u0|wrd|Add0~17 (
// Equation(s):
// \conf|u0|wrd|Add0~17_sumout  = SUM(( \conf|u0|wrd|CNT [7] ) + ( GND ) + ( \conf|u0|wrd|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|u0|wrd|CNT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\conf|u0|wrd|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\conf|u0|wrd|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Add0~17 .extended_lut = "off";
defparam \conf|u0|wrd|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \conf|u0|wrd|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \conf|u0|wrd|CNT[7] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\conf|u0|wrd|CNT[3]~0_combout ),
	.sload(vcc),
	.ena(\conf|u0|wrd|CNT[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|CNT[7] .is_wysiwyg = "true";
defparam \conf|u0|wrd|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \conf|u0|wrd|Equal0~0 (
// Equation(s):
// \conf|u0|wrd|Equal0~0_combout  = ( !\conf|u0|wrd|CNT [5] & ( !\conf|u0|wrd|CNT [6] & ( (\conf|u0|wrd|CNT [0] & (!\conf|u0|wrd|CNT [7] & (!\conf|u0|wrd|CNT [4] & \conf|u0|wrd|CNT [3]))) ) ) )

	.dataa(!\conf|u0|wrd|CNT [0]),
	.datab(!\conf|u0|wrd|CNT [7]),
	.datac(!\conf|u0|wrd|CNT [4]),
	.datad(!\conf|u0|wrd|CNT [3]),
	.datae(!\conf|u0|wrd|CNT [5]),
	.dataf(!\conf|u0|wrd|CNT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Equal0~0 .extended_lut = "off";
defparam \conf|u0|wrd|Equal0~0 .lut_mask = 64'h0040000000000000;
defparam \conf|u0|wrd|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \io_hdmi_i2c_sda~input (
	.i(io_hdmi_i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\io_hdmi_i2c_sda~input_o ));
// synopsys translate_off
defparam \io_hdmi_i2c_sda~input .bus_hold = "false";
defparam \io_hdmi_i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \conf|u0|wrd|ACK_OK~1 (
// Equation(s):
// \conf|u0|wrd|ACK_OK~1_combout  = ( \io_hdmi_i2c_sda~input_o  & ( \conf|u0|wrd|Equal0~1_combout  & ( (!\i_rst_n~input_o  & (((\conf|u0|wrd|ACK_OK~q )))) # (\i_rst_n~input_o  & (\conf|u0|wrd|ACK_OK~2_combout  & ((\conf|u0|wrd|Equal0~0_combout ) # 
// (\conf|u0|wrd|ACK_OK~q )))) ) ) ) # ( !\io_hdmi_i2c_sda~input_o  & ( \conf|u0|wrd|Equal0~1_combout  & ( (\conf|u0|wrd|ACK_OK~q  & ((!\i_rst_n~input_o ) # (\conf|u0|wrd|ACK_OK~2_combout ))) ) ) ) # ( \io_hdmi_i2c_sda~input_o  & ( 
// !\conf|u0|wrd|Equal0~1_combout  & ( (\conf|u0|wrd|ACK_OK~q  & ((!\i_rst_n~input_o ) # (\conf|u0|wrd|ACK_OK~2_combout ))) ) ) ) # ( !\io_hdmi_i2c_sda~input_o  & ( !\conf|u0|wrd|Equal0~1_combout  & ( (\conf|u0|wrd|ACK_OK~q  & ((!\i_rst_n~input_o ) # 
// (\conf|u0|wrd|ACK_OK~2_combout ))) ) ) )

	.dataa(!\conf|u0|wrd|ACK_OK~2_combout ),
	.datab(!\i_rst_n~input_o ),
	.datac(!\conf|u0|wrd|ACK_OK~q ),
	.datad(!\conf|u0|wrd|Equal0~0_combout ),
	.datae(!\io_hdmi_i2c_sda~input_o ),
	.dataf(!\conf|u0|wrd|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|ACK_OK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|ACK_OK~1 .extended_lut = "off";
defparam \conf|u0|wrd|ACK_OK~1 .lut_mask = 64'h0D0D0D0D0D0D0D1D;
defparam \conf|u0|wrd|ACK_OK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N5
dffeas \conf|u0|wrd|ACK_OK (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|ACK_OK~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ACK_OK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ACK_OK .is_wysiwyg = "true";
defparam \conf|u0|wrd|ACK_OK .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N32
dffeas \conf|mSetup_ST.0010 (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \conf|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N18
cyclonev_lcell_comb \conf|Selector1~0 (
// Equation(s):
// \conf|Selector1~0_combout  = ( \conf|u0|wrd|ACK_OK~q  & ( \conf|mSetup_ST.0001~q  & ( (!\conf|mSetup_ST.0010~q  & !\conf|u0|wrd|END_OK~q ) ) ) ) # ( !\conf|u0|wrd|ACK_OK~q  & ( \conf|mSetup_ST.0001~q  & ( !\conf|mSetup_ST.0010~q  ) ) ) # ( 
// \conf|u0|wrd|ACK_OK~q  & ( !\conf|mSetup_ST.0001~q  & ( !\conf|mSetup_ST.0010~q  ) ) ) # ( !\conf|u0|wrd|ACK_OK~q  & ( !\conf|mSetup_ST.0001~q  & ( !\conf|mSetup_ST.0010~q  ) ) )

	.dataa(!\conf|mSetup_ST.0010~q ),
	.datab(!\conf|u0|wrd|END_OK~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\conf|u0|wrd|ACK_OK~q ),
	.dataf(!\conf|mSetup_ST.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|Selector1~0 .extended_lut = "off";
defparam \conf|Selector1~0 .lut_mask = 64'hAAAAAAAAAAAA8888;
defparam \conf|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N19
dffeas \conf|mSetup_ST.0000 (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \conf|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \conf|Selector2~0 (
// Equation(s):
// \conf|Selector2~0_combout  = ( \conf|mSetup_ST.0000~q  & ( (\conf|mSetup_ST.0001~q  & !\conf|u0|wrd|END_OK~q ) ) ) # ( !\conf|mSetup_ST.0000~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|mSetup_ST.0001~q ),
	.datad(!\conf|u0|wrd|END_OK~q ),
	.datae(gnd),
	.dataf(!\conf|mSetup_ST.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|Selector2~0 .extended_lut = "off";
defparam \conf|Selector2~0 .lut_mask = 64'hFFFFFFFF0F000F00;
defparam \conf|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N29
dffeas \conf|mSetup_ST.0001 (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|Selector2~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\conf|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \conf|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \conf|mSetup_ST~12 (
// Equation(s):
// \conf|mSetup_ST~12_combout  = ( \conf|mSetup_ST.0001~q  & ( (\conf|u0|wrd|END_OK~q  & !\conf|u0|wrd|ACK_OK~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|u0|wrd|END_OK~q ),
	.datad(!\conf|u0|wrd|ACK_OK~q ),
	.datae(gnd),
	.dataf(!\conf|mSetup_ST.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|mSetup_ST~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|mSetup_ST~12 .extended_lut = "off";
defparam \conf|mSetup_ST~12 .lut_mask = 64'h000000000F000F00;
defparam \conf|mSetup_ST~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N31
dffeas \conf|mSetup_ST.0010~DUPLICATE (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mSetup_ST.0010~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mSetup_ST.0010~DUPLICATE .is_wysiwyg = "true";
defparam \conf|mSetup_ST.0010~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \conf|LUT_INDEX[0]~2 (
// Equation(s):
// \conf|LUT_INDEX[0]~2_combout  = ( \conf|LessThan1~0_combout  & ( !\conf|mSetup_ST.0010~DUPLICATE_q  $ (!\conf|LUT_INDEX [0]) ) ) # ( !\conf|LessThan1~0_combout  & ( (!\conf|LUT_INDEX [0] & (\conf|mSetup_ST.0010~DUPLICATE_q )) # (\conf|LUT_INDEX [0] & 
// ((\i_hdmi_tx_int~input_o ))) ) )

	.dataa(!\conf|mSetup_ST.0010~DUPLICATE_q ),
	.datab(!\i_hdmi_tx_int~input_o ),
	.datac(!\conf|LUT_INDEX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\conf|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LUT_INDEX[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LUT_INDEX[0]~2 .extended_lut = "off";
defparam \conf|LUT_INDEX[0]~2 .lut_mask = 64'h535353535A5A5A5A;
defparam \conf|LUT_INDEX[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \conf|LUT_INDEX[0] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|LUT_INDEX[0]~2_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \conf|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \conf|LUT_INDEX[1]~4 (
// Equation(s):
// \conf|LUT_INDEX[1]~4_combout  = ( \conf|LessThan1~0_combout  & ( !\conf|LUT_INDEX [1] $ (((!\conf|mSetup_ST.0010~DUPLICATE_q ) # (!\conf|LUT_INDEX [0]))) ) ) # ( !\conf|LessThan1~0_combout  & ( (\i_hdmi_tx_int~input_o  & \conf|LUT_INDEX [1]) ) )

	.dataa(!\conf|mSetup_ST.0010~DUPLICATE_q ),
	.datab(!\i_hdmi_tx_int~input_o ),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\conf|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LUT_INDEX[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LUT_INDEX[1]~4 .extended_lut = "off";
defparam \conf|LUT_INDEX[1]~4 .lut_mask = 64'h030303030F5A0F5A;
defparam \conf|LUT_INDEX[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N23
dffeas \conf|LUT_INDEX[1] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|LUT_INDEX[1]~4_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \conf|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \conf|LUT_INDEX[2]~3 (
// Equation(s):
// \conf|LUT_INDEX[2]~3_combout  = ( \conf|LUT_INDEX [1] & ( \conf|mSetup_ST.0010~DUPLICATE_q  & ( (!\conf|LessThan1~0_combout  & (\conf|LUT_INDEX [2] & (\i_hdmi_tx_int~input_o ))) # (\conf|LessThan1~0_combout  & (!\conf|LUT_INDEX [2] $ (((!\conf|LUT_INDEX 
// [0]))))) ) ) ) # ( !\conf|LUT_INDEX [1] & ( \conf|mSetup_ST.0010~DUPLICATE_q  & ( (\conf|LUT_INDEX [2] & ((\conf|LessThan1~0_combout ) # (\i_hdmi_tx_int~input_o ))) ) ) ) # ( \conf|LUT_INDEX [1] & ( !\conf|mSetup_ST.0010~DUPLICATE_q  & ( (\conf|LUT_INDEX 
// [2] & ((\conf|LessThan1~0_combout ) # (\i_hdmi_tx_int~input_o ))) ) ) ) # ( !\conf|LUT_INDEX [1] & ( !\conf|mSetup_ST.0010~DUPLICATE_q  & ( (\conf|LUT_INDEX [2] & ((\conf|LessThan1~0_combout ) # (\i_hdmi_tx_int~input_o ))) ) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(!\i_hdmi_tx_int~input_o ),
	.datac(!\conf|LUT_INDEX [0]),
	.datad(!\conf|LessThan1~0_combout ),
	.datae(!\conf|LUT_INDEX [1]),
	.dataf(!\conf|mSetup_ST.0010~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LUT_INDEX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LUT_INDEX[2]~3 .extended_lut = "off";
defparam \conf|LUT_INDEX[2]~3 .lut_mask = 64'h115511551155115A;
defparam \conf|LUT_INDEX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N29
dffeas \conf|LUT_INDEX[2] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|LUT_INDEX[2]~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \conf|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \conf|Add1~0 (
// Equation(s):
// \conf|Add1~0_combout  = ( \conf|LUT_INDEX [2] & ( (\conf|LUT_INDEX [0] & \conf|LUT_INDEX [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\conf|LUT_INDEX [0]),
	.datad(!\conf|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|Add1~0 .extended_lut = "off";
defparam \conf|Add1~0 .lut_mask = 64'h00000000000F000F;
defparam \conf|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \conf|LUT_INDEX[3]~1 (
// Equation(s):
// \conf|LUT_INDEX[3]~1_combout  = ( \conf|LessThan1~0_combout  & ( !\conf|LUT_INDEX [3] $ (((!\conf|mSetup_ST.0010~DUPLICATE_q ) # (!\conf|Add1~0_combout ))) ) ) # ( !\conf|LessThan1~0_combout  & ( (\conf|LUT_INDEX [3] & \i_hdmi_tx_int~input_o ) ) )

	.dataa(!\conf|LUT_INDEX [3]),
	.datab(!\i_hdmi_tx_int~input_o ),
	.datac(!\conf|mSetup_ST.0010~DUPLICATE_q ),
	.datad(!\conf|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\conf|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LUT_INDEX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LUT_INDEX[3]~1 .extended_lut = "off";
defparam \conf|LUT_INDEX[3]~1 .lut_mask = 64'h11111111555A555A;
defparam \conf|LUT_INDEX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N35
dffeas \conf|LUT_INDEX[3] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|LUT_INDEX[3]~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \conf|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \conf|LUT_INDEX[4]~0 (
// Equation(s):
// \conf|LUT_INDEX[4]~0_combout  = ( \conf|Add1~0_combout  & ( \conf|LessThan1~0_combout  & ( !\conf|LUT_INDEX [4] $ (((!\conf|mSetup_ST.0010~DUPLICATE_q ) # (!\conf|LUT_INDEX [3]))) ) ) ) # ( !\conf|Add1~0_combout  & ( \conf|LessThan1~0_combout  & ( 
// \conf|LUT_INDEX [4] ) ) ) # ( \conf|Add1~0_combout  & ( !\conf|LessThan1~0_combout  & ( (\i_hdmi_tx_int~input_o  & \conf|LUT_INDEX [4]) ) ) ) # ( !\conf|Add1~0_combout  & ( !\conf|LessThan1~0_combout  & ( (\i_hdmi_tx_int~input_o  & \conf|LUT_INDEX [4]) ) 
// ) )

	.dataa(!\conf|mSetup_ST.0010~DUPLICATE_q ),
	.datab(!\i_hdmi_tx_int~input_o ),
	.datac(!\conf|LUT_INDEX [3]),
	.datad(!\conf|LUT_INDEX [4]),
	.datae(!\conf|Add1~0_combout ),
	.dataf(!\conf|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LUT_INDEX[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LUT_INDEX[4]~0 .extended_lut = "off";
defparam \conf|LUT_INDEX[4]~0 .lut_mask = 64'h0033003300FF05FA;
defparam \conf|LUT_INDEX[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N32
dffeas \conf|LUT_INDEX[4] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|LUT_INDEX[4]~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \conf|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \conf|LessThan1~0 (
// Equation(s):
// \conf|LessThan1~0_combout  = ( \conf|LUT_INDEX [4] & ( (!\conf|LUT_INDEX [3]) # ((!\conf|LUT_INDEX [1]) # ((!\conf|LUT_INDEX [0]) # (!\conf|LUT_INDEX [2]))) ) ) # ( !\conf|LUT_INDEX [4] )

	.dataa(!\conf|LUT_INDEX [3]),
	.datab(!\conf|LUT_INDEX [1]),
	.datac(!\conf|LUT_INDEX [0]),
	.datad(!\conf|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|LessThan1~0 .extended_lut = "off";
defparam \conf|LessThan1~0 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \conf|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N37
dffeas \conf|mI2C_GO (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|Selector0~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\conf|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_GO .is_wysiwyg = "true";
defparam \conf|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N27
cyclonev_lcell_comb \conf|Selector0~0 (
// Equation(s):
// \conf|Selector0~0_combout  = ( \conf|mSetup_ST.0010~DUPLICATE_q  & ( (\conf|mI2C_GO~q  & ((!\conf|u0|wrd|END_OK~q ) # (!\conf|mSetup_ST.0001~q ))) ) ) # ( !\conf|mSetup_ST.0010~DUPLICATE_q  & ( (!\conf|mSetup_ST.0001~q ) # ((!\conf|u0|wrd|END_OK~q  & 
// \conf|mI2C_GO~q )) ) )

	.dataa(!\conf|u0|wrd|END_OK~q ),
	.datab(gnd),
	.datac(!\conf|mI2C_GO~q ),
	.datad(!\conf|mSetup_ST.0001~q ),
	.datae(gnd),
	.dataf(!\conf|mSetup_ST.0010~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|Selector0~0 .extended_lut = "off";
defparam \conf|Selector0~0 .lut_mask = 64'hFF0AFF0A0F0A0F0A;
defparam \conf|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N38
dffeas \conf|mI2C_GO~DUPLICATE (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|Selector0~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\conf|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_GO~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_GO~DUPLICATE .is_wysiwyg = "true";
defparam \conf|mI2C_GO~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \conf|u0|wrd|ST[1]~2 (
// Equation(s):
// \conf|u0|wrd|ST[1]~2_combout  = ( \conf|u0|wrd|ST [4] & ( \conf|u0|wrd|ST [0] & ( (\conf|u0|wrd|ST[1]~DUPLICATE_q  & ((!\conf|u0|wrd|ST[2]~DUPLICATE_q ) # (!\conf|u0|wrd|ST[3]~DUPLICATE_q ))) ) ) ) # ( !\conf|u0|wrd|ST [4] & ( \conf|u0|wrd|ST [0] & ( 
// (!\conf|u0|wrd|ST[3]~DUPLICATE_q  & ((!\conf|u0|wrd|ST[1]~DUPLICATE_q ))) # (\conf|u0|wrd|ST[3]~DUPLICATE_q  & ((!\conf|u0|wrd|ST[2]~DUPLICATE_q ) # (\conf|u0|wrd|ST[1]~DUPLICATE_q ))) ) ) ) # ( \conf|u0|wrd|ST [4] & ( !\conf|u0|wrd|ST [0] & ( 
// \conf|u0|wrd|ST[1]~DUPLICATE_q  ) ) ) # ( !\conf|u0|wrd|ST [4] & ( !\conf|u0|wrd|ST [0] & ( ((\conf|mI2C_GO~DUPLICATE_q  & (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & !\conf|u0|wrd|ST[3]~DUPLICATE_q ))) # (\conf|u0|wrd|ST[1]~DUPLICATE_q ) ) ) )

	.dataa(!\conf|mI2C_GO~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datac(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datad(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datae(!\conf|u0|wrd|ST [4]),
	.dataf(!\conf|u0|wrd|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|ST[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|ST[1]~2 .extended_lut = "off";
defparam \conf|u0|wrd|ST[1]~2 .lut_mask = 64'h40FF00FFFC0F00FC;
defparam \conf|u0|wrd|ST[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N29
dffeas \conf|u0|wrd|ST[1]~DUPLICATE (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|ST[1]~2_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[1]~DUPLICATE .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N57
cyclonev_lcell_comb \conf|u0|wrd|ST[3]~3 (
// Equation(s):
// \conf|u0|wrd|ST[3]~3_combout  = ( \conf|mI2C_GO~DUPLICATE_q  & ( \conf|u0|wrd|ST [0] & ( (!\conf|u0|wrd|ST[1]~DUPLICATE_q  & (((\conf|u0|wrd|ST[3]~DUPLICATE_q )))) # (\conf|u0|wrd|ST[1]~DUPLICATE_q  & ((!\conf|u0|wrd|ST[2]~DUPLICATE_q  & 
// ((\conf|u0|wrd|ST[3]~DUPLICATE_q ))) # (\conf|u0|wrd|ST[2]~DUPLICATE_q  & (!\conf|u0|wrd|ST [4])))) ) ) ) # ( !\conf|mI2C_GO~DUPLICATE_q  & ( \conf|u0|wrd|ST [0] & ( (!\conf|u0|wrd|ST[1]~DUPLICATE_q  & (((\conf|u0|wrd|ST[3]~DUPLICATE_q )))) # 
// (\conf|u0|wrd|ST[1]~DUPLICATE_q  & ((!\conf|u0|wrd|ST[2]~DUPLICATE_q  & ((\conf|u0|wrd|ST[3]~DUPLICATE_q ))) # (\conf|u0|wrd|ST[2]~DUPLICATE_q  & (!\conf|u0|wrd|ST [4])))) ) ) ) # ( \conf|mI2C_GO~DUPLICATE_q  & ( !\conf|u0|wrd|ST [0] & ( 
// ((!\conf|u0|wrd|ST [4] & (!\conf|u0|wrd|ST[1]~DUPLICATE_q  & !\conf|u0|wrd|ST[2]~DUPLICATE_q ))) # (\conf|u0|wrd|ST[3]~DUPLICATE_q ) ) ) ) # ( !\conf|mI2C_GO~DUPLICATE_q  & ( !\conf|u0|wrd|ST [0] & ( \conf|u0|wrd|ST[3]~DUPLICATE_q  ) ) )

	.dataa(!\conf|u0|wrd|ST [4]),
	.datab(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datac(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datad(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datae(!\conf|mI2C_GO~DUPLICATE_q ),
	.dataf(!\conf|u0|wrd|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|ST[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|ST[3]~3 .extended_lut = "off";
defparam \conf|u0|wrd|ST[3]~3 .lut_mask = 64'h00FF80FF02FE02FE;
defparam \conf|u0|wrd|ST[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N58
dffeas \conf|u0|wrd|ST[3]~DUPLICATE (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|ST[3]~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[3]~DUPLICATE .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \conf|u0|wrd|ST[4]~0 (
// Equation(s):
// \conf|u0|wrd|ST[4]~0_combout  = ( \conf|mI2C_GO~DUPLICATE_q  & ( \conf|u0|wrd|ST [0] & ( (!\conf|u0|wrd|ST[3]~DUPLICATE_q  & (\conf|u0|wrd|ST [4])) # (\conf|u0|wrd|ST[3]~DUPLICATE_q  & ((!\conf|u0|wrd|ST [4] & (!\conf|u0|wrd|ST [2] & 
// !\conf|u0|wrd|ST[1]~DUPLICATE_q )) # (\conf|u0|wrd|ST [4] & ((!\conf|u0|wrd|ST [2]) # (!\conf|u0|wrd|ST[1]~DUPLICATE_q ))))) ) ) ) # ( !\conf|mI2C_GO~DUPLICATE_q  & ( \conf|u0|wrd|ST [0] & ( (!\conf|u0|wrd|ST[3]~DUPLICATE_q  & (\conf|u0|wrd|ST [4])) # 
// (\conf|u0|wrd|ST[3]~DUPLICATE_q  & ((!\conf|u0|wrd|ST [4] & (!\conf|u0|wrd|ST [2] & !\conf|u0|wrd|ST[1]~DUPLICATE_q )) # (\conf|u0|wrd|ST [4] & ((!\conf|u0|wrd|ST [2]) # (!\conf|u0|wrd|ST[1]~DUPLICATE_q ))))) ) ) ) # ( \conf|mI2C_GO~DUPLICATE_q  & ( 
// !\conf|u0|wrd|ST [0] & ( ((!\conf|u0|wrd|ST[3]~DUPLICATE_q  & (!\conf|u0|wrd|ST [2] & !\conf|u0|wrd|ST[1]~DUPLICATE_q ))) # (\conf|u0|wrd|ST [4]) ) ) ) # ( !\conf|mI2C_GO~DUPLICATE_q  & ( !\conf|u0|wrd|ST [0] & ( \conf|u0|wrd|ST [4] ) ) )

	.dataa(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|ST [4]),
	.datac(!\conf|u0|wrd|ST [2]),
	.datad(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datae(!\conf|mI2C_GO~DUPLICATE_q ),
	.dataf(!\conf|u0|wrd|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|ST[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|ST[4]~0 .extended_lut = "off";
defparam \conf|u0|wrd|ST[4]~0 .lut_mask = 64'h3333B33373327332;
defparam \conf|u0|wrd|ST[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \conf|u0|wrd|ST[4] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|ST[4]~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[4] .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \conf|u0|wrd|Selector7~1 (
// Equation(s):
// \conf|u0|wrd|Selector7~1_combout  = ( \conf|u0|wrd|ST[3]~DUPLICATE_q  & ( (\conf|u0|wrd|ST [4] & (\conf|u0|wrd|ST [0] & \conf|u0|wrd|ST[1]~DUPLICATE_q )) ) ) # ( !\conf|u0|wrd|ST[3]~DUPLICATE_q  & ( (!\conf|u0|wrd|ST [4] & \conf|u0|wrd|ST [0]) ) )

	.dataa(gnd),
	.datab(!\conf|u0|wrd|ST [4]),
	.datac(!\conf|u0|wrd|ST [0]),
	.datad(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector7~1 .extended_lut = "off";
defparam \conf|u0|wrd|Selector7~1 .lut_mask = 64'h0C0C0C0C00030003;
defparam \conf|u0|wrd|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \conf|u0|wrd|Selector7~0 (
// Equation(s):
// \conf|u0|wrd|Selector7~0_combout  = ( !\conf|u0|wrd|BYTE [0] & ( (!\conf|u0|wrd|ST[1]~DUPLICATE_q  & \conf|u0|wrd|BYTE [1]) ) )

	.dataa(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\conf|u0|wrd|BYTE [1]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|BYTE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector7~0 .extended_lut = "off";
defparam \conf|u0|wrd|Selector7~0 .lut_mask = 64'h00AA00AA00000000;
defparam \conf|u0|wrd|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N39
cyclonev_lcell_comb \conf|u0|wrd|Selector7~2 (
// Equation(s):
// \conf|u0|wrd|Selector7~2_combout  = ( !\conf|u0|wrd|ST [2] & ( \conf|u0|wrd|ST[1]~DUPLICATE_q  & ( (\conf|u0|wrd|ST [0] & (!\conf|u0|wrd|ST[3]~DUPLICATE_q  & !\conf|u0|wrd|ST [4])) ) ) ) # ( \conf|u0|wrd|ST [2] & ( !\conf|u0|wrd|ST[1]~DUPLICATE_q  & ( 
// (\conf|mI2C_GO~DUPLICATE_q  & (!\conf|u0|wrd|ST [0] & (!\conf|u0|wrd|ST[3]~DUPLICATE_q  & !\conf|u0|wrd|ST [4]))) ) ) ) # ( !\conf|u0|wrd|ST [2] & ( !\conf|u0|wrd|ST[1]~DUPLICATE_q  & ( (!\conf|u0|wrd|ST [4] & ((!\conf|u0|wrd|ST [0] & 
// (\conf|mI2C_GO~DUPLICATE_q  & !\conf|u0|wrd|ST[3]~DUPLICATE_q )) # (\conf|u0|wrd|ST [0] & ((\conf|u0|wrd|ST[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\conf|mI2C_GO~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|ST [0]),
	.datac(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datad(!\conf|u0|wrd|ST [4]),
	.datae(!\conf|u0|wrd|ST [2]),
	.dataf(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector7~2 .extended_lut = "off";
defparam \conf|u0|wrd|Selector7~2 .lut_mask = 64'h4300400030000000;
defparam \conf|u0|wrd|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb \conf|u0|wrd|Selector7~3 (
// Equation(s):
// \conf|u0|wrd|Selector7~3_combout  = ( \conf|u0|wrd|Equal0~0_combout  & ( \conf|u0|wrd|Selector7~2_combout  ) ) # ( !\conf|u0|wrd|Equal0~0_combout  & ( \conf|u0|wrd|Selector7~2_combout  ) ) # ( \conf|u0|wrd|Equal0~0_combout  & ( 
// !\conf|u0|wrd|Selector7~2_combout  & ( (\conf|u0|wrd|ST[2]~DUPLICATE_q  & ((!\conf|u0|wrd|Selector7~1_combout ) # ((\conf|u0|wrd|Selector7~0_combout  & \conf|u0|wrd|Equal0~1_combout )))) ) ) ) # ( !\conf|u0|wrd|Equal0~0_combout  & ( 
// !\conf|u0|wrd|Selector7~2_combout  & ( (\conf|u0|wrd|ST[2]~DUPLICATE_q  & !\conf|u0|wrd|Selector7~1_combout ) ) ) )

	.dataa(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|Selector7~1_combout ),
	.datac(!\conf|u0|wrd|Selector7~0_combout ),
	.datad(!\conf|u0|wrd|Equal0~1_combout ),
	.datae(!\conf|u0|wrd|Equal0~0_combout ),
	.dataf(!\conf|u0|wrd|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector7~3 .extended_lut = "off";
defparam \conf|u0|wrd|Selector7~3 .lut_mask = 64'h44444445FFFFFFFF;
defparam \conf|u0|wrd|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N7
dffeas \conf|u0|wrd|ST[2] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Selector7~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|ST[2] .is_wysiwyg = "true";
defparam \conf|u0|wrd|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \conf|u0|wrd|Selector11~0 (
// Equation(s):
// \conf|u0|wrd|Selector11~0_combout  = ( !\conf|u0|wrd|ST [3] & ( \conf|u0|wrd|ST [1] & ( (!\conf|u0|wrd|ST [4] & ((!\conf|u0|wrd|ST [0]) # (\conf|u0|wrd|ST [2]))) ) ) ) # ( \conf|u0|wrd|ST [3] & ( !\conf|u0|wrd|ST [1] & ( (!\conf|u0|wrd|ST [2] & 
// !\conf|u0|wrd|ST [4]) ) ) ) # ( !\conf|u0|wrd|ST [3] & ( !\conf|u0|wrd|ST [1] & ( !\conf|u0|wrd|ST [4] ) ) )

	.dataa(!\conf|u0|wrd|ST [2]),
	.datab(!\conf|u0|wrd|ST [4]),
	.datac(!\conf|u0|wrd|ST [0]),
	.datad(gnd),
	.datae(!\conf|u0|wrd|ST [3]),
	.dataf(!\conf|u0|wrd|ST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector11~0 .extended_lut = "off";
defparam \conf|u0|wrd|Selector11~0 .lut_mask = 64'hCCCC8888C4C40000;
defparam \conf|u0|wrd|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \conf|u0|wrd|Selector11~1 (
// Equation(s):
// \conf|u0|wrd|Selector11~1_combout  = ( !\conf|u0|wrd|ST [3] & ( \conf|u0|wrd|ST [1] & ( (\conf|u0|wrd|ST [2] & \conf|u0|wrd|ST [0]) ) ) ) # ( \conf|u0|wrd|ST [3] & ( !\conf|u0|wrd|ST [1] & ( !\conf|u0|wrd|ST [2] ) ) ) # ( !\conf|u0|wrd|ST [3] & ( 
// !\conf|u0|wrd|ST [1] & ( (!\conf|u0|wrd|ST [2]) # (!\conf|u0|wrd|ST [0]) ) ) )

	.dataa(!\conf|u0|wrd|ST [2]),
	.datab(gnd),
	.datac(!\conf|u0|wrd|ST [0]),
	.datad(gnd),
	.datae(!\conf|u0|wrd|ST [3]),
	.dataf(!\conf|u0|wrd|ST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector11~1 .extended_lut = "off";
defparam \conf|u0|wrd|Selector11~1 .lut_mask = 64'hFAFAAAAA05050000;
defparam \conf|u0|wrd|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N45
cyclonev_lcell_comb \conf|u0|wrd|SCLO~0 (
// Equation(s):
// \conf|u0|wrd|SCLO~0_combout  = ( \conf|u0|wrd|Selector11~1_combout  & ( (!\conf|u0|wrd|Selector11~0_combout  & (((\conf|u0|wrd|SCLO~q )))) # (\conf|u0|wrd|Selector11~0_combout  & ((!\i_rst_n~input_o  & ((\conf|u0|wrd|SCLO~q ))) # (\i_rst_n~input_o  & 
// (!\conf|u0|wrd|ST [4])))) ) ) # ( !\conf|u0|wrd|Selector11~1_combout  & ( (\conf|u0|wrd|SCLO~q  & ((!\conf|u0|wrd|Selector11~0_combout ) # (!\i_rst_n~input_o ))) ) )

	.dataa(!\conf|u0|wrd|Selector11~0_combout ),
	.datab(!\conf|u0|wrd|ST [4]),
	.datac(!\conf|u0|wrd|SCLO~q ),
	.datad(!\i_rst_n~input_o ),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|SCLO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|SCLO~0 .extended_lut = "off";
defparam \conf|u0|wrd|SCLO~0 .lut_mask = 64'h0F0A0F0A0F4E0F4E;
defparam \conf|u0|wrd|SCLO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N8
dffeas \conf|u0|wrd|SCLO (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|SCLO~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|SCLO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|SCLO .is_wysiwyg = "true";
defparam \conf|u0|wrd|SCLO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \conf|u0|wrd|A[7]~0 (
// Equation(s):
// \conf|u0|wrd|A[7]~0_combout  = ( \conf|u0|wrd|BYTE [1] & ( (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & \conf|u0|wrd|ST[1]~DUPLICATE_q ) ) ) # ( !\conf|u0|wrd|BYTE [1] & ( (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & (\conf|u0|wrd|ST[1]~DUPLICATE_q )) # 
// (\conf|u0|wrd|ST[2]~DUPLICATE_q  & ((!\conf|u0|wrd|BYTE [0]))) ) )

	.dataa(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\conf|u0|wrd|BYTE [0]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|BYTE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|A[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|A[7]~0 .extended_lut = "off";
defparam \conf|u0|wrd|A[7]~0 .lut_mask = 64'h7722772222222222;
defparam \conf|u0|wrd|A[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \conf|WideOr1~0 (
// Equation(s):
// \conf|WideOr1~0_combout  = ( \conf|LUT_INDEX [0] & ( (!\conf|LUT_INDEX [2] & ((!\conf|LUT_INDEX [4]) # (\conf|LUT_INDEX [1]))) # (\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [1] $ (!\conf|LUT_INDEX [4]))) ) ) # ( !\conf|LUT_INDEX [0] & ( (!\conf|LUT_INDEX 
// [4]) # (\conf|LUT_INDEX [2]) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(gnd),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr1~0 .extended_lut = "off";
defparam \conf|WideOr1~0 .lut_mask = 64'hFF55FF55AF5AAF5A;
defparam \conf|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \conf|mI2C_DATA[7]~0 (
// Equation(s):
// \conf|mI2C_DATA[7]~0_combout  = ( \conf|LessThan1~0_combout  & ( (\i_rst_n~input_o  & !\conf|mSetup_ST.0000~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i_rst_n~input_o ),
	.datad(!\conf|mSetup_ST.0000~q ),
	.datae(gnd),
	.dataf(!\conf|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|mI2C_DATA[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|mI2C_DATA[7]~0 .extended_lut = "off";
defparam \conf|mI2C_DATA[7]~0 .lut_mask = 64'h000000000F000F00;
defparam \conf|mI2C_DATA[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N41
dffeas \conf|mI2C_DATA[14] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\conf|LUT_INDEX [3]),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \conf|WideOr9~0 (
// Equation(s):
// \conf|WideOr9~0_combout  = ( \conf|LUT_INDEX [0] & ( (!\conf|LUT_INDEX [4] & (\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [3] $ (!\conf|LUT_INDEX [1])))) # (\conf|LUT_INDEX [4] & (\conf|LUT_INDEX [3] & (!\conf|LUT_INDEX [2] $ (!\conf|LUT_INDEX [1])))) ) ) # ( 
// !\conf|LUT_INDEX [0] & ( (!\conf|LUT_INDEX [3] & ((!\conf|LUT_INDEX [2] & (\conf|LUT_INDEX [1] & \conf|LUT_INDEX [4])) # (\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [1])))) # (\conf|LUT_INDEX [3] & (\conf|LUT_INDEX [4] & ((!\conf|LUT_INDEX [2]) # 
// (\conf|LUT_INDEX [1])))) ) )

	.dataa(!\conf|LUT_INDEX [3]),
	.datab(!\conf|LUT_INDEX [2]),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr9~0 .extended_lut = "off";
defparam \conf|WideOr9~0 .lut_mask = 64'h206D206D12141214;
defparam \conf|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N11
dffeas \conf|mI2C_DATA[6] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N9
cyclonev_lcell_comb \conf|WideOr10~0 (
// Equation(s):
// \conf|WideOr10~0_combout  = ( \conf|LUT_INDEX [0] & ( \conf|LUT_INDEX [4] & ( !\conf|LUT_INDEX [2] $ (!\conf|LUT_INDEX [1]) ) ) ) # ( !\conf|LUT_INDEX [0] & ( \conf|LUT_INDEX [4] & ( ((\conf|LUT_INDEX [2] & !\conf|LUT_INDEX [3])) # (\conf|LUT_INDEX [1]) ) 
// ) ) # ( \conf|LUT_INDEX [0] & ( !\conf|LUT_INDEX [4] & ( (\conf|LUT_INDEX [2] & !\conf|LUT_INDEX [1]) ) ) ) # ( !\conf|LUT_INDEX [0] & ( !\conf|LUT_INDEX [4] & ( (!\conf|LUT_INDEX [2] & (\conf|LUT_INDEX [3] & \conf|LUT_INDEX [1])) # (\conf|LUT_INDEX [2] & 
// (!\conf|LUT_INDEX [3])) ) ) )

	.dataa(gnd),
	.datab(!\conf|LUT_INDEX [2]),
	.datac(!\conf|LUT_INDEX [3]),
	.datad(!\conf|LUT_INDEX [1]),
	.datae(!\conf|LUT_INDEX [0]),
	.dataf(!\conf|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr10~0 .extended_lut = "off";
defparam \conf|WideOr10~0 .lut_mask = 64'h303C330030FF33CC;
defparam \conf|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N50
dffeas \conf|mI2C_DATA[5] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|WideOr10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \conf|WideOr2~0 (
// Equation(s):
// \conf|WideOr2~0_combout  = ( \conf|LUT_INDEX [3] & ( (!\conf|LUT_INDEX [4] & (((\conf|LUT_INDEX [1] & \conf|LUT_INDEX [2])))) # (\conf|LUT_INDEX [4] & ((!\conf|LUT_INDEX [0] & ((!\conf|LUT_INDEX [2]) # (\conf|LUT_INDEX [1]))) # (\conf|LUT_INDEX [0] & 
// (!\conf|LUT_INDEX [1])))) ) ) # ( !\conf|LUT_INDEX [3] & ( (\conf|LUT_INDEX [4] & (\conf|LUT_INDEX [2] & ((\conf|LUT_INDEX [1]) # (\conf|LUT_INDEX [0])))) ) )

	.dataa(!\conf|LUT_INDEX [4]),
	.datab(!\conf|LUT_INDEX [0]),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr2~0 .extended_lut = "off";
defparam \conf|WideOr2~0 .lut_mask = 64'h00150015541E541E;
defparam \conf|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N2
dffeas \conf|mI2C_DATA[13] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \conf|WideOr3~0 (
// Equation(s):
// \conf|WideOr3~0_combout  = ( \conf|LUT_INDEX [0] & ( (!\conf|LUT_INDEX [3] & (!\conf|LUT_INDEX [4] $ ((!\conf|LUT_INDEX [2])))) # (\conf|LUT_INDEX [3] & (((!\conf|LUT_INDEX [4] & \conf|LUT_INDEX [2])) # (\conf|LUT_INDEX [1]))) ) ) # ( !\conf|LUT_INDEX [0] 
// & ( (!\conf|LUT_INDEX [2] & ((!\conf|LUT_INDEX [1] & ((!\conf|LUT_INDEX [3]))) # (\conf|LUT_INDEX [1] & (\conf|LUT_INDEX [4])))) # (\conf|LUT_INDEX [2] & ((!\conf|LUT_INDEX [4]) # ((!\conf|LUT_INDEX [1]) # (\conf|LUT_INDEX [3])))) ) )

	.dataa(!\conf|LUT_INDEX [4]),
	.datab(!\conf|LUT_INDEX [2]),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr3~0 .extended_lut = "off";
defparam \conf|WideOr3~0 .lut_mask = 64'hF637F637662F662F;
defparam \conf|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N8
dffeas \conf|mI2C_DATA[12] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \conf|WideOr11~0 (
// Equation(s):
// \conf|WideOr11~0_combout  = ( \conf|LUT_INDEX [3] & ( !\conf|LUT_INDEX [0] $ (((!\conf|LUT_INDEX [2]) # (!\conf|LUT_INDEX [4]))) ) ) # ( !\conf|LUT_INDEX [3] & ( (!\conf|LUT_INDEX [2] & (\conf|LUT_INDEX [1] & (!\conf|LUT_INDEX [0] $ (\conf|LUT_INDEX 
// [4])))) # (\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [0] & (!\conf|LUT_INDEX [4]))) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(!\conf|LUT_INDEX [0]),
	.datac(!\conf|LUT_INDEX [4]),
	.datad(!\conf|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr11~0 .extended_lut = "off";
defparam \conf|WideOr11~0 .lut_mask = 64'h40C240C236363636;
defparam \conf|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N37
dffeas \conf|mI2C_DATA[4] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \conf|u0|wrd|A[7]~1 (
// Equation(s):
// \conf|u0|wrd|A[7]~1_combout  = ( \conf|u0|wrd|BYTE [1] & ( (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & !\conf|u0|wrd|ST[1]~DUPLICATE_q ) ) ) # ( !\conf|u0|wrd|BYTE [1] & ( (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & (!\conf|u0|wrd|ST[1]~DUPLICATE_q )) # 
// (\conf|u0|wrd|ST[2]~DUPLICATE_q  & ((!\conf|u0|wrd|BYTE [0]))) ) )

	.dataa(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\conf|u0|wrd|BYTE [0]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|BYTE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|A[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|A[7]~1 .extended_lut = "off";
defparam \conf|u0|wrd|A[7]~1 .lut_mask = 64'hDD88DD8888888888;
defparam \conf|u0|wrd|A[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N45
cyclonev_lcell_comb \conf|WideOr4~0 (
// Equation(s):
// \conf|WideOr4~0_combout  = ( \conf|LUT_INDEX [1] & ( (!\conf|LUT_INDEX [2] & ((!\conf|LUT_INDEX [3] & ((\conf|LUT_INDEX [4]))) # (\conf|LUT_INDEX [3] & (!\conf|LUT_INDEX [0])))) # (\conf|LUT_INDEX [2] & ((!\conf|LUT_INDEX [3] & (\conf|LUT_INDEX [0] & 
// !\conf|LUT_INDEX [4])) # (\conf|LUT_INDEX [3] & ((\conf|LUT_INDEX [4]))))) ) ) # ( !\conf|LUT_INDEX [1] & ( (!\conf|LUT_INDEX [2] & (((!\conf|LUT_INDEX [3] & !\conf|LUT_INDEX [0])) # (\conf|LUT_INDEX [4]))) # (\conf|LUT_INDEX [2] & (((!\conf|LUT_INDEX [0] 
// & \conf|LUT_INDEX [4])))) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(!\conf|LUT_INDEX [3]),
	.datac(!\conf|LUT_INDEX [0]),
	.datad(!\conf|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr4~0 .extended_lut = "off";
defparam \conf|WideOr4~0 .lut_mask = 64'h80FA80FA24B924B9;
defparam \conf|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N46
dffeas \conf|mI2C_DATA[11] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \conf|WideOr12~0 (
// Equation(s):
// \conf|WideOr12~0_combout  = ( \conf|LUT_INDEX [4] & ( (\conf|LUT_INDEX [1] & (\conf|LUT_INDEX [3] & (!\conf|LUT_INDEX [2] $ (!\conf|LUT_INDEX [0])))) ) ) # ( !\conf|LUT_INDEX [4] & ( (!\conf|LUT_INDEX [2] & (\conf|LUT_INDEX [1] & ((!\conf|LUT_INDEX 
// [0])))) # (\conf|LUT_INDEX [2] & (\conf|LUT_INDEX [3] & (!\conf|LUT_INDEX [1] $ (\conf|LUT_INDEX [0])))) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(!\conf|LUT_INDEX [1]),
	.datac(!\conf|LUT_INDEX [3]),
	.datad(!\conf|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr12~0 .extended_lut = "off";
defparam \conf|WideOr12~0 .lut_mask = 64'h2601260101020102;
defparam \conf|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N55
dffeas \conf|mI2C_DATA[3] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \conf|WideOr5~0 (
// Equation(s):
// \conf|WideOr5~0_combout  = ( \conf|LUT_INDEX [0] & ( (!\conf|LUT_INDEX [1] & ((!\conf|LUT_INDEX [4] & (\conf|LUT_INDEX [2])) # (\conf|LUT_INDEX [4] & ((\conf|LUT_INDEX [3]))))) # (\conf|LUT_INDEX [1] & ((!\conf|LUT_INDEX [3] $ (!\conf|LUT_INDEX [4])))) ) 
// ) # ( !\conf|LUT_INDEX [0] & ( (\conf|LUT_INDEX [2] & ((!\conf|LUT_INDEX [1]) # ((!\conf|LUT_INDEX [3] & !\conf|LUT_INDEX [4])))) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(!\conf|LUT_INDEX [3]),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr5~0 .extended_lut = "off";
defparam \conf|WideOr5~0 .lut_mask = 64'h54505450533C533C;
defparam \conf|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N43
dffeas \conf|mI2C_DATA[10] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \conf|WideOr13~0 (
// Equation(s):
// \conf|WideOr13~0_combout  = ( \conf|LUT_INDEX [4] & ( (!\conf|LUT_INDEX [0] & (((\conf|LUT_INDEX [2] & \conf|LUT_INDEX [1])))) # (\conf|LUT_INDEX [0] & (!\conf|LUT_INDEX [3] $ ((!\conf|LUT_INDEX [2])))) ) ) # ( !\conf|LUT_INDEX [4] & ( (\conf|LUT_INDEX 
// [2] & ((!\conf|LUT_INDEX [3] & (\conf|LUT_INDEX [1] & \conf|LUT_INDEX [0])) # (\conf|LUT_INDEX [3] & ((\conf|LUT_INDEX [0]) # (\conf|LUT_INDEX [1]))))) ) )

	.dataa(!\conf|LUT_INDEX [3]),
	.datab(!\conf|LUT_INDEX [2]),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr13~0 .extended_lut = "off";
defparam \conf|WideOr13~0 .lut_mask = 64'h0113011303660366;
defparam \conf|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \conf|mI2C_DATA[2] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N9
cyclonev_lcell_comb \conf|WideOr14~0 (
// Equation(s):
// \conf|WideOr14~0_combout  = ( \conf|LUT_INDEX [1] & ( (!\conf|LUT_INDEX [4] & (\conf|LUT_INDEX [2] & ((\conf|LUT_INDEX [3]) # (\conf|LUT_INDEX [0])))) # (\conf|LUT_INDEX [4] & (((\conf|LUT_INDEX [0] & \conf|LUT_INDEX [3])))) ) ) # ( !\conf|LUT_INDEX [1] & 
// ( (!\conf|LUT_INDEX [2] & ((!\conf|LUT_INDEX [0] & ((!\conf|LUT_INDEX [3]))) # (\conf|LUT_INDEX [0] & (\conf|LUT_INDEX [4])))) # (\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [4] & (\conf|LUT_INDEX [0] & \conf|LUT_INDEX [3]))) ) )

	.dataa(!\conf|LUT_INDEX [4]),
	.datab(!\conf|LUT_INDEX [2]),
	.datac(!\conf|LUT_INDEX [0]),
	.datad(!\conf|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr14~0 .extended_lut = "off";
defparam \conf|WideOr14~0 .lut_mask = 64'hC406C40602270227;
defparam \conf|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N10
dffeas \conf|mI2C_DATA[1] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N3
cyclonev_lcell_comb \conf|WideOr6~0 (
// Equation(s):
// \conf|WideOr6~0_combout  = ( \conf|LUT_INDEX [2] & ( (!\conf|LUT_INDEX [4] & (((!\conf|LUT_INDEX [0] & \conf|LUT_INDEX [1])) # (\conf|LUT_INDEX [3]))) # (\conf|LUT_INDEX [4] & (!\conf|LUT_INDEX [0] $ (((!\conf|LUT_INDEX [1] & !\conf|LUT_INDEX [3]))))) ) ) 
// # ( !\conf|LUT_INDEX [2] & ( (!\conf|LUT_INDEX [4] & (((\conf|LUT_INDEX [1] & !\conf|LUT_INDEX [3])))) # (\conf|LUT_INDEX [4] & ((!\conf|LUT_INDEX [1] & ((\conf|LUT_INDEX [3]))) # (\conf|LUT_INDEX [1] & (!\conf|LUT_INDEX [0])))) ) )

	.dataa(!\conf|LUT_INDEX [4]),
	.datab(!\conf|LUT_INDEX [0]),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr6~0 .extended_lut = "off";
defparam \conf|WideOr6~0 .lut_mask = 64'h0E540E541CEE1CEE;
defparam \conf|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N4
dffeas \conf|mI2C_DATA[9] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \conf|WideOr15~0 (
// Equation(s):
// \conf|WideOr15~0_combout  = ( \conf|LUT_INDEX [1] & ( \conf|LUT_INDEX [4] & ( (\conf|LUT_INDEX [3] & ((\conf|LUT_INDEX [0]) # (\conf|LUT_INDEX [2]))) ) ) ) # ( !\conf|LUT_INDEX [1] & ( \conf|LUT_INDEX [4] & ( (!\conf|LUT_INDEX [3] & !\conf|LUT_INDEX [0]) 
// ) ) ) # ( \conf|LUT_INDEX [1] & ( !\conf|LUT_INDEX [4] & ( (\conf|LUT_INDEX [3] & \conf|LUT_INDEX [2]) ) ) ) # ( !\conf|LUT_INDEX [1] & ( !\conf|LUT_INDEX [4] & ( (!\conf|LUT_INDEX [3] & (!\conf|LUT_INDEX [2] & !\conf|LUT_INDEX [0])) ) ) )

	.dataa(!\conf|LUT_INDEX [3]),
	.datab(!\conf|LUT_INDEX [2]),
	.datac(!\conf|LUT_INDEX [0]),
	.datad(gnd),
	.datae(!\conf|LUT_INDEX [1]),
	.dataf(!\conf|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr15~0 .extended_lut = "off";
defparam \conf|WideOr15~0 .lut_mask = 64'h80801111A0A01515;
defparam \conf|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N17
dffeas \conf|mI2C_DATA[0] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \conf|WideOr7~0 (
// Equation(s):
// \conf|WideOr7~0_combout  = ( \conf|LUT_INDEX [3] & ( (!\conf|LUT_INDEX [0] & ((!\conf|LUT_INDEX [1] & (!\conf|LUT_INDEX [2] & \conf|LUT_INDEX [4])) # (\conf|LUT_INDEX [1] & ((!\conf|LUT_INDEX [4]))))) # (\conf|LUT_INDEX [0] & (!\conf|LUT_INDEX [2])) ) ) # 
// ( !\conf|LUT_INDEX [3] & ( (!\conf|LUT_INDEX [2] & (\conf|LUT_INDEX [0] & ((!\conf|LUT_INDEX [1]) # (!\conf|LUT_INDEX [4])))) # (\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [4] $ (((!\conf|LUT_INDEX [0]) # (\conf|LUT_INDEX [1]))))) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(!\conf|LUT_INDEX [0]),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [4]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr7~0 .extended_lut = "off";
defparam \conf|WideOr7~0 .lut_mask = 64'h326532652EA22EA2;
defparam \conf|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N4
dffeas \conf|mI2C_DATA[8] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \conf|u0|wrd|A[0]~5 (
// Equation(s):
// \conf|u0|wrd|A[0]~5_combout  = ( \conf|u0|wrd|ST [0] & ( (!\conf|u0|wrd|ST[1]~DUPLICATE_q  & (!\conf|u0|wrd|ST [3] & (\i_rst_n~input_o  & !\conf|u0|wrd|ST [4]))) ) )

	.dataa(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|ST [3]),
	.datac(!\i_rst_n~input_o ),
	.datad(!\conf|u0|wrd|ST [4]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|A[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|A[0]~5 .extended_lut = "off";
defparam \conf|u0|wrd|A[0]~5 .lut_mask = 64'h0000000008000800;
defparam \conf|u0|wrd|A[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \conf|u0|wrd|A[0]~4 (
// Equation(s):
// \conf|u0|wrd|A[0]~4_combout  = ( \conf|u0|wrd|ST [2] & ( \conf|u0|wrd|ST[0]~DUPLICATE_q  & ( \conf|u0|wrd|A [0] ) ) ) # ( !\conf|u0|wrd|ST [2] & ( \conf|u0|wrd|ST[0]~DUPLICATE_q  & ( (\conf|u0|wrd|A [0] & (((!\i_rst_n~input_o ) # (\conf|u0|wrd|ST [4])) # 
// (\conf|u0|wrd|ST [3]))) ) ) ) # ( \conf|u0|wrd|ST [2] & ( !\conf|u0|wrd|ST[0]~DUPLICATE_q  & ( \conf|u0|wrd|A [0] ) ) ) # ( !\conf|u0|wrd|ST [2] & ( !\conf|u0|wrd|ST[0]~DUPLICATE_q  & ( \conf|u0|wrd|A [0] ) ) )

	.dataa(!\conf|u0|wrd|A [0]),
	.datab(!\conf|u0|wrd|ST [3]),
	.datac(!\i_rst_n~input_o ),
	.datad(!\conf|u0|wrd|ST [4]),
	.datae(!\conf|u0|wrd|ST [2]),
	.dataf(!\conf|u0|wrd|ST[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|A[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|A[0]~4 .extended_lut = "off";
defparam \conf|u0|wrd|A[0]~4 .lut_mask = 64'h5555555551555555;
defparam \conf|u0|wrd|A[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \conf|u0|wrd|A[0]~6 (
// Equation(s):
// \conf|u0|wrd|A[0]~6_combout  = ( \conf|u0|wrd|A[0]~4_combout  & ( \conf|u0|wrd|Equal0~1_combout  ) ) # ( !\conf|u0|wrd|A[0]~4_combout  & ( \conf|u0|wrd|Equal0~1_combout  & ( (\conf|u0|wrd|A[0]~5_combout  & ((!\conf|u0|wrd|ST[2]~DUPLICATE_q ) # 
// ((\conf|u0|wrd|Equal0~0_combout  & !\conf|u0|wrd|BYTE [1])))) ) ) ) # ( \conf|u0|wrd|A[0]~4_combout  & ( !\conf|u0|wrd|Equal0~1_combout  ) ) # ( !\conf|u0|wrd|A[0]~4_combout  & ( !\conf|u0|wrd|Equal0~1_combout  & ( (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & 
// \conf|u0|wrd|A[0]~5_combout ) ) ) )

	.dataa(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|Equal0~0_combout ),
	.datac(!\conf|u0|wrd|BYTE [1]),
	.datad(!\conf|u0|wrd|A[0]~5_combout ),
	.datae(!\conf|u0|wrd|A[0]~4_combout ),
	.dataf(!\conf|u0|wrd|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|A[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|A[0]~6 .extended_lut = "off";
defparam \conf|u0|wrd|A[0]~6 .lut_mask = 64'h00AAFFFF00BAFFFF;
defparam \conf|u0|wrd|A[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N2
dffeas \conf|u0|wrd|A[0] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|u0|wrd|A[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[0] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \conf|u0|wrd|Selector35~0 (
// Equation(s):
// \conf|u0|wrd|Selector35~0_combout  = ( \conf|u0|wrd|A [0] & ( (!\conf|u0|wrd|A[7]~1_combout  & (((\conf|mI2C_DATA [0])) # (\conf|u0|wrd|A[7]~0_combout ))) # (\conf|u0|wrd|A[7]~1_combout  & (\conf|u0|wrd|A[7]~0_combout  & ((\conf|mI2C_DATA [8])))) ) ) # ( 
// !\conf|u0|wrd|A [0] & ( (!\conf|u0|wrd|A[7]~1_combout  & (!\conf|u0|wrd|A[7]~0_combout  & (\conf|mI2C_DATA [0]))) # (\conf|u0|wrd|A[7]~1_combout  & (\conf|u0|wrd|A[7]~0_combout  & ((\conf|mI2C_DATA [8])))) ) )

	.dataa(!\conf|u0|wrd|A[7]~1_combout ),
	.datab(!\conf|u0|wrd|A[7]~0_combout ),
	.datac(!\conf|mI2C_DATA [0]),
	.datad(!\conf|mI2C_DATA [8]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|A [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector35~0 .extended_lut = "off";
defparam \conf|u0|wrd|Selector35~0 .lut_mask = 64'h081908192A3B2A3B;
defparam \conf|u0|wrd|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N21
cyclonev_lcell_comb \conf|u0|wrd|A[0]~2 (
// Equation(s):
// \conf|u0|wrd|A[0]~2_combout  = ( !\conf|u0|wrd|ST [3] & ( \conf|u0|wrd|ST [0] & ( (!\conf|u0|wrd|ST [4] & \i_rst_n~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\conf|u0|wrd|ST [4]),
	.datac(!\i_rst_n~input_o ),
	.datad(gnd),
	.datae(!\conf|u0|wrd|ST [3]),
	.dataf(!\conf|u0|wrd|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|A[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|A[0]~2 .extended_lut = "off";
defparam \conf|u0|wrd|A[0]~2 .lut_mask = 64'h000000000C0C0000;
defparam \conf|u0|wrd|A[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \conf|u0|wrd|A[8]~3 (
// Equation(s):
// \conf|u0|wrd|A[8]~3_combout  = ( \conf|u0|wrd|Equal0~1_combout  & ( \conf|u0|wrd|BYTE [1] & ( (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & \conf|u0|wrd|A[0]~2_combout ) ) ) ) # ( !\conf|u0|wrd|Equal0~1_combout  & ( \conf|u0|wrd|BYTE [1] & ( 
// (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & \conf|u0|wrd|A[0]~2_combout ) ) ) ) # ( \conf|u0|wrd|Equal0~1_combout  & ( !\conf|u0|wrd|BYTE [1] & ( (\conf|u0|wrd|A[0]~2_combout  & ((!\conf|u0|wrd|ST[2]~DUPLICATE_q ) # ((!\conf|u0|wrd|ST[1]~DUPLICATE_q  & 
// \conf|u0|wrd|Equal0~0_combout )))) ) ) ) # ( !\conf|u0|wrd|Equal0~1_combout  & ( !\conf|u0|wrd|BYTE [1] & ( (!\conf|u0|wrd|ST[2]~DUPLICATE_q  & \conf|u0|wrd|A[0]~2_combout ) ) ) )

	.dataa(!\conf|u0|wrd|ST[2]~DUPLICATE_q ),
	.datab(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datac(!\conf|u0|wrd|Equal0~0_combout ),
	.datad(!\conf|u0|wrd|A[0]~2_combout ),
	.datae(!\conf|u0|wrd|Equal0~1_combout ),
	.dataf(!\conf|u0|wrd|BYTE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|A[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|A[8]~3 .extended_lut = "off";
defparam \conf|u0|wrd|A[8]~3 .lut_mask = 64'h00AA00AE00AA00AA;
defparam \conf|u0|wrd|A[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N58
dffeas \conf|u0|wrd|A[1] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|u0|wrd|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[1] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \conf|u0|wrd|Selector34~0 (
// Equation(s):
// \conf|u0|wrd|Selector34~0_combout  = ( !\conf|u0|wrd|ST [2] & ( (((!\conf|u0|wrd|ST[1]~DUPLICATE_q ) # ((\conf|u0|wrd|A [1])))) ) ) # ( \conf|u0|wrd|ST [2] & ( (!\conf|u0|wrd|BYTE [0] & ((!\conf|u0|wrd|BYTE [1] & (((\conf|mI2C_DATA [9])))) # 
// (\conf|u0|wrd|BYTE [1] & (\conf|mI2C_DATA [1])))) # (\conf|u0|wrd|BYTE [0] & (\conf|mI2C_DATA [1])) ) )

	.dataa(!\conf|mI2C_DATA [1]),
	.datab(!\conf|u0|wrd|BYTE [0]),
	.datac(!\conf|mI2C_DATA [9]),
	.datad(!\conf|u0|wrd|BYTE [1]),
	.datae(!\conf|u0|wrd|ST [2]),
	.dataf(!\conf|u0|wrd|A [1]),
	.datag(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector34~0 .extended_lut = "on";
defparam \conf|u0|wrd|Selector34~0 .lut_mask = 64'hF0F01D55FFFF1D55;
defparam \conf|u0|wrd|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \conf|u0|wrd|A[2] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Selector34~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\conf|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[2] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N45
cyclonev_lcell_comb \conf|u0|wrd|Selector33~0 (
// Equation(s):
// \conf|u0|wrd|Selector33~0_combout  = ( \conf|u0|wrd|A [2] & ( \conf|u0|wrd|A[7]~0_combout  & ( (!\conf|u0|wrd|A[7]~1_combout ) # (\conf|mI2C_DATA [10]) ) ) ) # ( !\conf|u0|wrd|A [2] & ( \conf|u0|wrd|A[7]~0_combout  & ( (\conf|u0|wrd|A[7]~1_combout  & 
// \conf|mI2C_DATA [10]) ) ) ) # ( \conf|u0|wrd|A [2] & ( !\conf|u0|wrd|A[7]~0_combout  & ( (!\conf|u0|wrd|A[7]~1_combout  & \conf|mI2C_DATA [2]) ) ) ) # ( !\conf|u0|wrd|A [2] & ( !\conf|u0|wrd|A[7]~0_combout  & ( (!\conf|u0|wrd|A[7]~1_combout  & 
// \conf|mI2C_DATA [2]) ) ) )

	.dataa(!\conf|u0|wrd|A[7]~1_combout ),
	.datab(gnd),
	.datac(!\conf|mI2C_DATA [10]),
	.datad(!\conf|mI2C_DATA [2]),
	.datae(!\conf|u0|wrd|A [2]),
	.dataf(!\conf|u0|wrd|A[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector33~0 .extended_lut = "off";
defparam \conf|u0|wrd|Selector33~0 .lut_mask = 64'h00AA00AA0505AFAF;
defparam \conf|u0|wrd|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N46
dffeas \conf|u0|wrd|A[3] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|u0|wrd|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[3] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \conf|u0|wrd|Selector32~0 (
// Equation(s):
// \conf|u0|wrd|Selector32~0_combout  = ( \conf|u0|wrd|A [3] & ( (!\conf|u0|wrd|A[7]~1_combout  & (((\conf|mI2C_DATA [3])) # (\conf|u0|wrd|A[7]~0_combout ))) # (\conf|u0|wrd|A[7]~1_combout  & (\conf|u0|wrd|A[7]~0_combout  & (\conf|mI2C_DATA [11]))) ) ) # ( 
// !\conf|u0|wrd|A [3] & ( (!\conf|u0|wrd|A[7]~1_combout  & (!\conf|u0|wrd|A[7]~0_combout  & ((\conf|mI2C_DATA [3])))) # (\conf|u0|wrd|A[7]~1_combout  & (\conf|u0|wrd|A[7]~0_combout  & (\conf|mI2C_DATA [11]))) ) )

	.dataa(!\conf|u0|wrd|A[7]~1_combout ),
	.datab(!\conf|u0|wrd|A[7]~0_combout ),
	.datac(!\conf|mI2C_DATA [11]),
	.datad(!\conf|mI2C_DATA [3]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|A [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector32~0 .extended_lut = "off";
defparam \conf|u0|wrd|Selector32~0 .lut_mask = 64'h0189018923AB23AB;
defparam \conf|u0|wrd|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N55
dffeas \conf|u0|wrd|A[4] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|u0|wrd|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[4] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \conf|u0|wrd|Selector31~0 (
// Equation(s):
// \conf|u0|wrd|Selector31~0_combout  = ( !\conf|u0|wrd|ST [2] & ( (((!\conf|u0|wrd|ST[1]~DUPLICATE_q ) # ((\conf|u0|wrd|A [4])))) ) ) # ( \conf|u0|wrd|ST [2] & ( (!\conf|u0|wrd|BYTE [1] & ((!\conf|u0|wrd|BYTE [0] & (\conf|mI2C_DATA [12])) # 
// (\conf|u0|wrd|BYTE [0] & (((\conf|mI2C_DATA [4])))))) # (\conf|u0|wrd|BYTE [1] & ((((\conf|mI2C_DATA [4]))))) ) )

	.dataa(!\conf|u0|wrd|BYTE [1]),
	.datab(!\conf|u0|wrd|BYTE [0]),
	.datac(!\conf|mI2C_DATA [12]),
	.datad(!\conf|mI2C_DATA [4]),
	.datae(!\conf|u0|wrd|ST [2]),
	.dataf(!\conf|u0|wrd|A [4]),
	.datag(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector31~0 .extended_lut = "on";
defparam \conf|u0|wrd|Selector31~0 .lut_mask = 64'hF0F0087FFFFF087F;
defparam \conf|u0|wrd|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \conf|u0|wrd|A[5] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Selector31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\conf|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[5] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \conf|u0|wrd|Selector30~0 (
// Equation(s):
// \conf|u0|wrd|Selector30~0_combout  = ( !\conf|u0|wrd|ST [2] & ( (((!\conf|u0|wrd|ST[1]~DUPLICATE_q ) # ((\conf|u0|wrd|A [5])))) ) ) # ( \conf|u0|wrd|ST [2] & ( (!\conf|u0|wrd|BYTE [1] & ((!\conf|u0|wrd|BYTE [0] & (((\conf|mI2C_DATA [13])))) # 
// (\conf|u0|wrd|BYTE [0] & (\conf|mI2C_DATA [5])))) # (\conf|u0|wrd|BYTE [1] & (\conf|mI2C_DATA [5])) ) )

	.dataa(!\conf|mI2C_DATA [5]),
	.datab(!\conf|u0|wrd|BYTE [1]),
	.datac(!\conf|mI2C_DATA [13]),
	.datad(!\conf|u0|wrd|BYTE [0]),
	.datae(!\conf|u0|wrd|ST [2]),
	.dataf(!\conf|u0|wrd|A [5]),
	.datag(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector30~0 .extended_lut = "on";
defparam \conf|u0|wrd|Selector30~0 .lut_mask = 64'hF0F01D55FFFF1D55;
defparam \conf|u0|wrd|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N37
dffeas \conf|u0|wrd|A[6] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|u0|wrd|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[6] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \conf|u0|wrd|Selector29~0 (
// Equation(s):
// \conf|u0|wrd|Selector29~0_combout  = ( !\conf|u0|wrd|ST [2] & ( (((!\conf|u0|wrd|ST[1]~DUPLICATE_q ) # ((\conf|u0|wrd|A [6])))) ) ) # ( \conf|u0|wrd|ST [2] & ( (!\conf|u0|wrd|BYTE [1] & ((!\conf|u0|wrd|BYTE [0] & (\conf|mI2C_DATA [14])) # 
// (\conf|u0|wrd|BYTE [0] & (((\conf|mI2C_DATA [6])))))) # (\conf|u0|wrd|BYTE [1] & ((((\conf|mI2C_DATA [6]))))) ) )

	.dataa(!\conf|u0|wrd|BYTE [1]),
	.datab(!\conf|u0|wrd|BYTE [0]),
	.datac(!\conf|mI2C_DATA [14]),
	.datad(!\conf|mI2C_DATA [6]),
	.datae(!\conf|u0|wrd|ST [2]),
	.dataf(!\conf|u0|wrd|A [6]),
	.datag(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector29~0 .extended_lut = "on";
defparam \conf|u0|wrd|Selector29~0 .lut_mask = 64'hF0F0087FFFFF087F;
defparam \conf|u0|wrd|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N43
dffeas \conf|u0|wrd|A[7] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\conf|u0|wrd|Selector29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\conf|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[7] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N57
cyclonev_lcell_comb \conf|WideOr0~0 (
// Equation(s):
// \conf|WideOr0~0_combout  = ( \conf|LUT_INDEX [3] & ( ((\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [1] & \conf|LUT_INDEX [0]))) # (\conf|LUT_INDEX [4]) ) ) # ( !\conf|LUT_INDEX [3] & ( ((!\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [1] & !\conf|LUT_INDEX [0]))) # 
// (\conf|LUT_INDEX [4]) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(!\conf|LUT_INDEX [1]),
	.datac(!\conf|LUT_INDEX [4]),
	.datad(!\conf|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr0~0 .extended_lut = "off";
defparam \conf|WideOr0~0 .lut_mask = 64'h8F0F8F0F0F4F0F4F;
defparam \conf|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N59
dffeas \conf|mI2C_DATA[15] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \conf|WideOr8~0 (
// Equation(s):
// \conf|WideOr8~0_combout  = ( \conf|LUT_INDEX [4] & ( (!\conf|LUT_INDEX [2] & (\conf|LUT_INDEX [1] & (!\conf|LUT_INDEX [0] $ (\conf|LUT_INDEX [3])))) # (\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [3] & (!\conf|LUT_INDEX [0] $ (!\conf|LUT_INDEX [1])))) ) ) # ( 
// !\conf|LUT_INDEX [4] & ( (\conf|LUT_INDEX [3] & ((!\conf|LUT_INDEX [2] & (!\conf|LUT_INDEX [0])) # (\conf|LUT_INDEX [2] & (\conf|LUT_INDEX [0] & !\conf|LUT_INDEX [1])))) ) )

	.dataa(!\conf|LUT_INDEX [2]),
	.datab(!\conf|LUT_INDEX [0]),
	.datac(!\conf|LUT_INDEX [1]),
	.datad(!\conf|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\conf|LUT_INDEX [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|WideOr8~0 .extended_lut = "off";
defparam \conf|WideOr8~0 .lut_mask = 64'h009800981C021C02;
defparam \conf|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N1
dffeas \conf|mI2C_DATA[7] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|mI2C_DATA[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \conf|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \conf|u0|wrd|Selector28~0 (
// Equation(s):
// \conf|u0|wrd|Selector28~0_combout  = ( \conf|u0|wrd|A[7]~1_combout  & ( (\conf|u0|wrd|A[7]~0_combout  & \conf|mI2C_DATA [15]) ) ) # ( !\conf|u0|wrd|A[7]~1_combout  & ( (!\conf|u0|wrd|A[7]~0_combout  & ((\conf|mI2C_DATA [7]))) # 
// (\conf|u0|wrd|A[7]~0_combout  & (\conf|u0|wrd|A [7])) ) )

	.dataa(!\conf|u0|wrd|A[7]~0_combout ),
	.datab(!\conf|u0|wrd|A [7]),
	.datac(!\conf|mI2C_DATA [15]),
	.datad(!\conf|mI2C_DATA [7]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|A[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|Selector28~0 .extended_lut = "off";
defparam \conf|u0|wrd|Selector28~0 .lut_mask = 64'h11BB11BB05050505;
defparam \conf|u0|wrd|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N35
dffeas \conf|u0|wrd|A[8] (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|u0|wrd|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\conf|u0|wrd|A[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|A[8] .is_wysiwyg = "true";
defparam \conf|u0|wrd|A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \conf|u0|wrd|SDAO~0 (
// Equation(s):
// \conf|u0|wrd|SDAO~0_combout  = ( \conf|u0|wrd|ST [0] & ( (!\conf|u0|wrd|ST[1]~DUPLICATE_q  & (\conf|u0|wrd|ST [3])) # (\conf|u0|wrd|ST[1]~DUPLICATE_q  & (!\conf|u0|wrd|ST [3] & \conf|u0|wrd|A [8])) ) ) # ( !\conf|u0|wrd|ST [0] & ( 
// !\conf|u0|wrd|ST[1]~DUPLICATE_q  ) )

	.dataa(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\conf|u0|wrd|ST [3]),
	.datad(!\conf|u0|wrd|A [8]),
	.datae(gnd),
	.dataf(!\conf|u0|wrd|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|SDAO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|SDAO~0 .extended_lut = "off";
defparam \conf|u0|wrd|SDAO~0 .lut_mask = 64'hAAAAAAAA0A5A0A5A;
defparam \conf|u0|wrd|SDAO~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \conf|u0|wrd|SDAO~1 (
// Equation(s):
// \conf|u0|wrd|SDAO~1_combout  = ( !\conf|u0|wrd|ST [2] & ( (!\i_rst_n~input_o  & ((((\conf|u0|wrd|SDAO~q ))))) # (\i_rst_n~input_o  & ((!\conf|u0|wrd|ST [4] & (((\conf|u0|wrd|SDAO~q  & \conf|u0|wrd|ST[3]~DUPLICATE_q )) # (\conf|u0|wrd|SDAO~0_combout ))) # 
// (\conf|u0|wrd|ST [4] & (((\conf|u0|wrd|SDAO~q )))))) ) ) # ( \conf|u0|wrd|ST [2] & ( (\conf|u0|wrd|SDAO~q  & ((!\i_rst_n~input_o ) # (((!\conf|u0|wrd|ST[1]~DUPLICATE_q ) # (\conf|u0|wrd|ST[3]~DUPLICATE_q )) # (\conf|u0|wrd|ST [4])))) ) )

	.dataa(!\i_rst_n~input_o ),
	.datab(!\conf|u0|wrd|ST [4]),
	.datac(!\conf|u0|wrd|ST[1]~DUPLICATE_q ),
	.datad(!\conf|u0|wrd|SDAO~q ),
	.datae(!\conf|u0|wrd|ST [2]),
	.dataf(!\conf|u0|wrd|ST[3]~DUPLICATE_q ),
	.datag(!\conf|u0|wrd|SDAO~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conf|u0|wrd|SDAO~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conf|u0|wrd|SDAO~1 .extended_lut = "on";
defparam \conf|u0|wrd|SDAO~1 .lut_mask = 64'h04BF00FB04FF00FF;
defparam \conf|u0|wrd|SDAO~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \conf|u0|wrd|SDAO (
	.clk(\conf|mI2C_CTRL_CLK~q ),
	.d(\conf|u0|wrd|SDAO~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conf|u0|wrd|SDAO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \conf|u0|wrd|SDAO .is_wysiwyg = "true";
defparam \conf|u0|wrd|SDAO .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\i_clk_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll0|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\i_rst_n~input_o ),
	.pfden(gnd),
	.refclkin(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll0|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "540.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 27;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 27;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 6;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll0|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 10;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 10;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "27.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll0|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N0
cyclonev_lcell_comb \hdmi_ctrl|Add1~9 (
// Equation(s):
// \hdmi_ctrl|Add1~9_sumout  = SUM(( \hdmi_ctrl|r_v_count [0] ) + ( VCC ) + ( !VCC ))
// \hdmi_ctrl|Add1~10  = CARRY(( \hdmi_ctrl|r_v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~9_sumout ),
	.cout(\hdmi_ctrl|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~9 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \hdmi_ctrl|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N3
cyclonev_lcell_comb \hdmi_ctrl|Add1~13 (
// Equation(s):
// \hdmi_ctrl|Add1~13_sumout  = SUM(( \hdmi_ctrl|r_v_count [1] ) + ( GND ) + ( \hdmi_ctrl|Add1~10  ))
// \hdmi_ctrl|Add1~14  = CARRY(( \hdmi_ctrl|r_v_count [1] ) + ( GND ) + ( \hdmi_ctrl|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~13_sumout ),
	.cout(\hdmi_ctrl|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~13 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N6
cyclonev_lcell_comb \hdmi_ctrl|Add1~1 (
// Equation(s):
// \hdmi_ctrl|Add1~1_sumout  = SUM(( \hdmi_ctrl|r_v_count [2] ) + ( GND ) + ( \hdmi_ctrl|Add1~14  ))
// \hdmi_ctrl|Add1~2  = CARRY(( \hdmi_ctrl|r_v_count [2] ) + ( GND ) + ( \hdmi_ctrl|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~1_sumout ),
	.cout(\hdmi_ctrl|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~1 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N30
cyclonev_lcell_comb \hdmi_ctrl|Add0~17 (
// Equation(s):
// \hdmi_ctrl|Add0~17_sumout  = SUM(( \hdmi_ctrl|r_h_count [0] ) + ( VCC ) + ( !VCC ))
// \hdmi_ctrl|Add0~18  = CARRY(( \hdmi_ctrl|r_h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~17_sumout ),
	.cout(\hdmi_ctrl|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~17 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \hdmi_ctrl|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N32
dffeas \hdmi_ctrl|r_h_count[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[0] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N33
cyclonev_lcell_comb \hdmi_ctrl|Add0~25 (
// Equation(s):
// \hdmi_ctrl|Add0~25_sumout  = SUM(( \hdmi_ctrl|r_h_count [1] ) + ( GND ) + ( \hdmi_ctrl|Add0~18  ))
// \hdmi_ctrl|Add0~26  = CARRY(( \hdmi_ctrl|r_h_count [1] ) + ( GND ) + ( \hdmi_ctrl|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~25_sumout ),
	.cout(\hdmi_ctrl|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~25 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N35
dffeas \hdmi_ctrl|r_h_count[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[1] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N36
cyclonev_lcell_comb \hdmi_ctrl|Add0~29 (
// Equation(s):
// \hdmi_ctrl|Add0~29_sumout  = SUM(( \hdmi_ctrl|r_h_count [2] ) + ( GND ) + ( \hdmi_ctrl|Add0~26  ))
// \hdmi_ctrl|Add0~30  = CARRY(( \hdmi_ctrl|r_h_count [2] ) + ( GND ) + ( \hdmi_ctrl|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~29_sumout ),
	.cout(\hdmi_ctrl|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~29 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N38
dffeas \hdmi_ctrl|r_h_count[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[2] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N39
cyclonev_lcell_comb \hdmi_ctrl|Add0~33 (
// Equation(s):
// \hdmi_ctrl|Add0~33_sumout  = SUM(( \hdmi_ctrl|r_h_count [3] ) + ( GND ) + ( \hdmi_ctrl|Add0~30  ))
// \hdmi_ctrl|Add0~34  = CARRY(( \hdmi_ctrl|r_h_count [3] ) + ( GND ) + ( \hdmi_ctrl|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~33_sumout ),
	.cout(\hdmi_ctrl|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~33 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N41
dffeas \hdmi_ctrl|r_h_count[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[3] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N42
cyclonev_lcell_comb \hdmi_ctrl|Add0~37 (
// Equation(s):
// \hdmi_ctrl|Add0~37_sumout  = SUM(( \hdmi_ctrl|r_h_count [4] ) + ( GND ) + ( \hdmi_ctrl|Add0~34  ))
// \hdmi_ctrl|Add0~38  = CARRY(( \hdmi_ctrl|r_h_count [4] ) + ( GND ) + ( \hdmi_ctrl|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~37_sumout ),
	.cout(\hdmi_ctrl|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~37 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N44
dffeas \hdmi_ctrl|r_h_count[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[4] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N15
cyclonev_lcell_comb \hdmi_ctrl|Equal0~1 (
// Equation(s):
// \hdmi_ctrl|Equal0~1_combout  = ( !\hdmi_ctrl|r_h_count [1] & ( (!\hdmi_ctrl|r_h_count [2] & (\hdmi_ctrl|r_h_count [4] & \hdmi_ctrl|r_h_count [3])) ) )

	.dataa(!\hdmi_ctrl|r_h_count [2]),
	.datab(!\hdmi_ctrl|r_h_count [4]),
	.datac(!\hdmi_ctrl|r_h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal0~1 .extended_lut = "off";
defparam \hdmi_ctrl|Equal0~1 .lut_mask = 64'h0202020200000000;
defparam \hdmi_ctrl|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N45
cyclonev_lcell_comb \hdmi_ctrl|Add0~13 (
// Equation(s):
// \hdmi_ctrl|Add0~13_sumout  = SUM(( \hdmi_ctrl|r_h_count [5] ) + ( GND ) + ( \hdmi_ctrl|Add0~38  ))
// \hdmi_ctrl|Add0~14  = CARRY(( \hdmi_ctrl|r_h_count [5] ) + ( GND ) + ( \hdmi_ctrl|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~13_sumout ),
	.cout(\hdmi_ctrl|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~13 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N47
dffeas \hdmi_ctrl|r_h_count[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[5] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N48
cyclonev_lcell_comb \hdmi_ctrl|Add0~21 (
// Equation(s):
// \hdmi_ctrl|Add0~21_sumout  = SUM(( \hdmi_ctrl|r_h_count [6] ) + ( GND ) + ( \hdmi_ctrl|Add0~14  ))
// \hdmi_ctrl|Add0~22  = CARRY(( \hdmi_ctrl|r_h_count [6] ) + ( GND ) + ( \hdmi_ctrl|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~21_sumout ),
	.cout(\hdmi_ctrl|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~21 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N50
dffeas \hdmi_ctrl|r_h_count[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[6] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N51
cyclonev_lcell_comb \hdmi_ctrl|Add0~9 (
// Equation(s):
// \hdmi_ctrl|Add0~9_sumout  = SUM(( \hdmi_ctrl|r_h_count [7] ) + ( GND ) + ( \hdmi_ctrl|Add0~22  ))
// \hdmi_ctrl|Add0~10  = CARRY(( \hdmi_ctrl|r_h_count [7] ) + ( GND ) + ( \hdmi_ctrl|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~9_sumout ),
	.cout(\hdmi_ctrl|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~9 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N53
dffeas \hdmi_ctrl|r_h_count[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[7] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N54
cyclonev_lcell_comb \hdmi_ctrl|Add0~5 (
// Equation(s):
// \hdmi_ctrl|Add0~5_sumout  = SUM(( \hdmi_ctrl|r_h_count [8] ) + ( GND ) + ( \hdmi_ctrl|Add0~10  ))
// \hdmi_ctrl|Add0~6  = CARRY(( \hdmi_ctrl|r_h_count [8] ) + ( GND ) + ( \hdmi_ctrl|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~5_sumout ),
	.cout(\hdmi_ctrl|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~5 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N56
dffeas \hdmi_ctrl|r_h_count[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[8] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N57
cyclonev_lcell_comb \hdmi_ctrl|Add0~1 (
// Equation(s):
// \hdmi_ctrl|Add0~1_sumout  = SUM(( \hdmi_ctrl|r_h_count [9] ) + ( GND ) + ( \hdmi_ctrl|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add0~1 .extended_lut = "off";
defparam \hdmi_ctrl|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N59
dffeas \hdmi_ctrl|r_h_count[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_count[9] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N18
cyclonev_lcell_comb \hdmi_ctrl|Equal0~0 (
// Equation(s):
// \hdmi_ctrl|Equal0~0_combout  = ( \hdmi_ctrl|r_h_count [8] & ( \hdmi_ctrl|r_h_count [0] & ( (\hdmi_ctrl|r_h_count [6] & (\hdmi_ctrl|r_h_count [9] & (!\hdmi_ctrl|r_h_count [7] & !\hdmi_ctrl|r_h_count [5]))) ) ) )

	.dataa(!\hdmi_ctrl|r_h_count [6]),
	.datab(!\hdmi_ctrl|r_h_count [9]),
	.datac(!\hdmi_ctrl|r_h_count [7]),
	.datad(!\hdmi_ctrl|r_h_count [5]),
	.datae(!\hdmi_ctrl|r_h_count [8]),
	.dataf(!\hdmi_ctrl|r_h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal0~0 .extended_lut = "off";
defparam \hdmi_ctrl|Equal0~0 .lut_mask = 64'h0000000000001000;
defparam \hdmi_ctrl|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N33
cyclonev_lcell_comb \hdmi_ctrl|Equal0~2 (
// Equation(s):
// \hdmi_ctrl|Equal0~2_combout  = ( \hdmi_ctrl|Equal0~0_combout  & ( \hdmi_ctrl|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal0~2 .extended_lut = "off";
defparam \hdmi_ctrl|Equal0~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \hdmi_ctrl|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N8
dffeas \hdmi_ctrl|r_v_count[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[2] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N9
cyclonev_lcell_comb \hdmi_ctrl|Add1~5 (
// Equation(s):
// \hdmi_ctrl|Add1~5_sumout  = SUM(( \hdmi_ctrl|r_v_count [3] ) + ( GND ) + ( \hdmi_ctrl|Add1~2  ))
// \hdmi_ctrl|Add1~6  = CARRY(( \hdmi_ctrl|r_v_count [3] ) + ( GND ) + ( \hdmi_ctrl|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~5_sumout ),
	.cout(\hdmi_ctrl|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~5 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N11
dffeas \hdmi_ctrl|r_v_count[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[3] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N12
cyclonev_lcell_comb \hdmi_ctrl|Add1~25 (
// Equation(s):
// \hdmi_ctrl|Add1~25_sumout  = SUM(( \hdmi_ctrl|r_v_count [4] ) + ( GND ) + ( \hdmi_ctrl|Add1~6  ))
// \hdmi_ctrl|Add1~26  = CARRY(( \hdmi_ctrl|r_v_count [4] ) + ( GND ) + ( \hdmi_ctrl|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~25_sumout ),
	.cout(\hdmi_ctrl|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~25 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N14
dffeas \hdmi_ctrl|r_v_count[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[4] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N15
cyclonev_lcell_comb \hdmi_ctrl|Add1~17 (
// Equation(s):
// \hdmi_ctrl|Add1~17_sumout  = SUM(( \hdmi_ctrl|r_v_count [5] ) + ( GND ) + ( \hdmi_ctrl|Add1~26  ))
// \hdmi_ctrl|Add1~18  = CARRY(( \hdmi_ctrl|r_v_count [5] ) + ( GND ) + ( \hdmi_ctrl|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~17_sumout ),
	.cout(\hdmi_ctrl|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~17 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N17
dffeas \hdmi_ctrl|r_v_count[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[5] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N18
cyclonev_lcell_comb \hdmi_ctrl|Add1~37 (
// Equation(s):
// \hdmi_ctrl|Add1~37_sumout  = SUM(( \hdmi_ctrl|r_v_count [6] ) + ( GND ) + ( \hdmi_ctrl|Add1~18  ))
// \hdmi_ctrl|Add1~38  = CARRY(( \hdmi_ctrl|r_v_count [6] ) + ( GND ) + ( \hdmi_ctrl|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~37_sumout ),
	.cout(\hdmi_ctrl|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~37 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N19
dffeas \hdmi_ctrl|r_v_count[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[6] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N21
cyclonev_lcell_comb \hdmi_ctrl|Add1~29 (
// Equation(s):
// \hdmi_ctrl|Add1~29_sumout  = SUM(( \hdmi_ctrl|r_v_count [7] ) + ( GND ) + ( \hdmi_ctrl|Add1~38  ))
// \hdmi_ctrl|Add1~30  = CARRY(( \hdmi_ctrl|r_v_count [7] ) + ( GND ) + ( \hdmi_ctrl|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~29_sumout ),
	.cout(\hdmi_ctrl|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~29 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N23
dffeas \hdmi_ctrl|r_v_count[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[7] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N24
cyclonev_lcell_comb \hdmi_ctrl|Add1~33 (
// Equation(s):
// \hdmi_ctrl|Add1~33_sumout  = SUM(( \hdmi_ctrl|r_v_count [8] ) + ( GND ) + ( \hdmi_ctrl|Add1~30  ))
// \hdmi_ctrl|Add1~34  = CARRY(( \hdmi_ctrl|r_v_count [8] ) + ( GND ) + ( \hdmi_ctrl|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~33_sumout ),
	.cout(\hdmi_ctrl|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~33 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N25
dffeas \hdmi_ctrl|r_v_count[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[8] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N13
dffeas \hdmi_ctrl|r_v_count[4]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N54
cyclonev_lcell_comb \hdmi_ctrl|Equal2~1 (
// Equation(s):
// \hdmi_ctrl|Equal2~1_combout  = ( !\hdmi_ctrl|r_v_count[4]~DUPLICATE_q  & ( (!\hdmi_ctrl|r_v_count [7] & (!\hdmi_ctrl|r_v_count [6] & !\hdmi_ctrl|r_v_count [8])) ) )

	.dataa(!\hdmi_ctrl|r_v_count [7]),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_v_count [6]),
	.datad(!\hdmi_ctrl|r_v_count [8]),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_v_count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal2~1 .extended_lut = "off";
defparam \hdmi_ctrl|Equal2~1 .lut_mask = 64'hA000A00000000000;
defparam \hdmi_ctrl|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \hdmi_ctrl|Equal2~0 (
// Equation(s):
// \hdmi_ctrl|Equal2~0_combout  = ( !\hdmi_ctrl|r_v_count [0] & ( !\hdmi_ctrl|r_v_count [1] ) )

	.dataa(gnd),
	.datab(!\hdmi_ctrl|r_v_count [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hdmi_ctrl|r_v_count [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal2~0 .extended_lut = "off";
defparam \hdmi_ctrl|Equal2~0 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \hdmi_ctrl|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N27
cyclonev_lcell_comb \hdmi_ctrl|Add1~21 (
// Equation(s):
// \hdmi_ctrl|Add1~21_sumout  = SUM(( \hdmi_ctrl|r_v_count [9] ) + ( GND ) + ( \hdmi_ctrl|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add1~21 .extended_lut = "off";
defparam \hdmi_ctrl|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmi_ctrl|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \hdmi_ctrl|r_v_count[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[9] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N30
cyclonev_lcell_comb \hdmi_ctrl|Equal2~2 (
// Equation(s):
// \hdmi_ctrl|Equal2~2_combout  = ( \hdmi_ctrl|r_v_count [9] & ( \hdmi_ctrl|r_v_count [3] & ( (\hdmi_ctrl|Equal2~1_combout  & (\hdmi_ctrl|r_v_count [2] & (\hdmi_ctrl|Equal2~0_combout  & !\hdmi_ctrl|r_v_count [5]))) ) ) )

	.dataa(!\hdmi_ctrl|Equal2~1_combout ),
	.datab(!\hdmi_ctrl|r_v_count [2]),
	.datac(!\hdmi_ctrl|Equal2~0_combout ),
	.datad(!\hdmi_ctrl|r_v_count [5]),
	.datae(!\hdmi_ctrl|r_v_count [9]),
	.dataf(!\hdmi_ctrl|r_v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal2~2 .extended_lut = "off";
defparam \hdmi_ctrl|Equal2~2 .lut_mask = 64'h0000000000000100;
defparam \hdmi_ctrl|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N1
dffeas \hdmi_ctrl|r_v_count[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[0] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N4
dffeas \hdmi_ctrl|r_v_count[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|Equal2~2_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_count[1] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N51
cyclonev_lcell_comb \hdmi_ctrl|Equal3~0 (
// Equation(s):
// \hdmi_ctrl|Equal3~0_combout  = ( !\hdmi_ctrl|r_v_count [2] & ( (\hdmi_ctrl|r_v_count [1] & \hdmi_ctrl|r_v_count [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_v_count [1]),
	.datad(!\hdmi_ctrl|r_v_count [0]),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_v_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal3~0 .extended_lut = "off";
defparam \hdmi_ctrl|Equal3~0 .lut_mask = 64'h000F000F00000000;
defparam \hdmi_ctrl|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N0
cyclonev_lcell_comb \hdmi_ctrl|Equal4~0 (
// Equation(s):
// \hdmi_ctrl|Equal4~0_combout  = ( !\hdmi_ctrl|r_h_count [4] & ( (!\hdmi_ctrl|r_h_count [3] & (\hdmi_ctrl|r_h_count [1] & \hdmi_ctrl|r_h_count [2])) ) )

	.dataa(gnd),
	.datab(!\hdmi_ctrl|r_h_count [3]),
	.datac(!\hdmi_ctrl|r_h_count [1]),
	.datad(!\hdmi_ctrl|r_h_count [2]),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal4~0 .extended_lut = "off";
defparam \hdmi_ctrl|Equal4~0 .lut_mask = 64'h000C000C00000000;
defparam \hdmi_ctrl|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N57
cyclonev_lcell_comb \hdmi_ctrl|LessThan1~0 (
// Equation(s):
// \hdmi_ctrl|LessThan1~0_combout  = ( !\hdmi_ctrl|r_v_count [8] & ( (!\hdmi_ctrl|r_v_count [7] & (!\hdmi_ctrl|r_v_count [4] & (!\hdmi_ctrl|r_v_count [3] & !\hdmi_ctrl|r_v_count [6]))) ) )

	.dataa(!\hdmi_ctrl|r_v_count [7]),
	.datab(!\hdmi_ctrl|r_v_count [4]),
	.datac(!\hdmi_ctrl|r_v_count [3]),
	.datad(!\hdmi_ctrl|r_v_count [6]),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_v_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|LessThan1~0 .extended_lut = "off";
defparam \hdmi_ctrl|LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \hdmi_ctrl|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N36
cyclonev_lcell_comb \hdmi_ctrl|process_3~0 (
// Equation(s):
// \hdmi_ctrl|process_3~0_combout  = ( \hdmi_ctrl|LessThan1~0_combout  & ( !\hdmi_ctrl|r_v_count [5] & ( (\hdmi_ctrl|Equal3~0_combout  & (\hdmi_ctrl|Equal4~0_combout  & (\hdmi_ctrl|r_v_count [9] & \hdmi_ctrl|Equal0~0_combout ))) ) ) )

	.dataa(!\hdmi_ctrl|Equal3~0_combout ),
	.datab(!\hdmi_ctrl|Equal4~0_combout ),
	.datac(!\hdmi_ctrl|r_v_count [9]),
	.datad(!\hdmi_ctrl|Equal0~0_combout ),
	.datae(!\hdmi_ctrl|LessThan1~0_combout ),
	.dataf(!\hdmi_ctrl|r_v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|process_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|process_3~0 .extended_lut = "off";
defparam \hdmi_ctrl|process_3~0 .lut_mask = 64'h0000000100000000;
defparam \hdmi_ctrl|process_3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N12
cyclonev_lcell_comb \hdmi_ctrl|Equal1~0 (
// Equation(s):
// \hdmi_ctrl|Equal1~0_combout  = ( !\hdmi_ctrl|r_h_count [3] & ( (\hdmi_ctrl|r_h_count [2] & (\hdmi_ctrl|r_h_count [4] & (\hdmi_ctrl|r_h_count [1] & \hdmi_ctrl|r_h_count [5]))) ) )

	.dataa(!\hdmi_ctrl|r_h_count [2]),
	.datab(!\hdmi_ctrl|r_h_count [4]),
	.datac(!\hdmi_ctrl|r_h_count [1]),
	.datad(!\hdmi_ctrl|r_h_count [5]),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal1~0 .extended_lut = "off";
defparam \hdmi_ctrl|Equal1~0 .lut_mask = 64'h0001000100000000;
defparam \hdmi_ctrl|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N24
cyclonev_lcell_comb \hdmi_ctrl|Equal1~1 (
// Equation(s):
// \hdmi_ctrl|Equal1~1_combout  = ( \hdmi_ctrl|r_h_count [0] & ( (\hdmi_ctrl|r_h_count [6] & (!\hdmi_ctrl|r_h_count [9] & (!\hdmi_ctrl|r_h_count [7] & !\hdmi_ctrl|r_h_count [8]))) ) )

	.dataa(!\hdmi_ctrl|r_h_count [6]),
	.datab(!\hdmi_ctrl|r_h_count [9]),
	.datac(!\hdmi_ctrl|r_h_count [7]),
	.datad(!\hdmi_ctrl|r_h_count [8]),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Equal1~1 .extended_lut = "off";
defparam \hdmi_ctrl|Equal1~1 .lut_mask = 64'h0000000040004000;
defparam \hdmi_ctrl|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N45
cyclonev_lcell_comb \hdmi_ctrl|r_h_active~0 (
// Equation(s):
// \hdmi_ctrl|r_h_active~0_combout  = ( \hdmi_ctrl|Equal0~0_combout  & ( (!\hdmi_ctrl|Equal1~0_combout  & (((!\hdmi_ctrl|Equal4~0_combout  & \hdmi_ctrl|r_h_active~q )))) # (\hdmi_ctrl|Equal1~0_combout  & (((!\hdmi_ctrl|Equal4~0_combout  & 
// \hdmi_ctrl|r_h_active~q )) # (\hdmi_ctrl|Equal1~1_combout ))) ) ) # ( !\hdmi_ctrl|Equal0~0_combout  & ( ((\hdmi_ctrl|Equal1~0_combout  & \hdmi_ctrl|Equal1~1_combout )) # (\hdmi_ctrl|r_h_active~q ) ) )

	.dataa(!\hdmi_ctrl|Equal1~0_combout ),
	.datab(!\hdmi_ctrl|Equal1~1_combout ),
	.datac(!\hdmi_ctrl|Equal4~0_combout ),
	.datad(!\hdmi_ctrl|r_h_active~q ),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|r_h_active~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|r_h_active~0 .extended_lut = "off";
defparam \hdmi_ctrl|r_h_active~0 .lut_mask = 64'h11FF11FF11F111F1;
defparam \hdmi_ctrl|r_h_active~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N47
dffeas \hdmi_ctrl|r_h_active (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|r_h_active~0_combout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_h_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_h_active .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_h_active .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N48
cyclonev_lcell_comb \hdmi_ctrl|r_v_active~0 (
// Equation(s):
// \hdmi_ctrl|r_v_active~0_combout  = ( \hdmi_ctrl|LessThan1~0_combout  & ( (!\hdmi_ctrl|Equal3~0_combout  & (((\hdmi_ctrl|r_v_active~q )))) # (\hdmi_ctrl|Equal3~0_combout  & ((!\hdmi_ctrl|r_v_count [5] & (!\hdmi_ctrl|r_v_count [9] & \hdmi_ctrl|r_v_active~q 
// )) # (\hdmi_ctrl|r_v_count [5] & ((!\hdmi_ctrl|r_v_count [9]) # (\hdmi_ctrl|r_v_active~q ))))) ) ) # ( !\hdmi_ctrl|LessThan1~0_combout  & ( \hdmi_ctrl|r_v_active~q  ) )

	.dataa(!\hdmi_ctrl|Equal3~0_combout ),
	.datab(!\hdmi_ctrl|r_v_count [5]),
	.datac(!\hdmi_ctrl|r_v_count [9]),
	.datad(!\hdmi_ctrl|r_v_active~q ),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|r_v_active~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|r_v_active~0 .extended_lut = "off";
defparam \hdmi_ctrl|r_v_active~0 .lut_mask = 64'h00FF00FF10FB10FB;
defparam \hdmi_ctrl|r_v_active~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N49
dffeas \hdmi_ctrl|r_v_active (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|r_v_active~0_combout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_v_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_v_active .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_v_active .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \hdmi_ctrl|o_hdmi_de~0 (
// Equation(s):
// \hdmi_ctrl|o_hdmi_de~0_combout  = ( \hdmi_ctrl|r_v_active~q  & ( \hdmi_ctrl|r_h_active~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_active~q ),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_v_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|o_hdmi_de~0 .extended_lut = "off";
defparam \hdmi_ctrl|o_hdmi_de~0 .lut_mask = 64'h0000000000FF00FF;
defparam \hdmi_ctrl|o_hdmi_de~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N53
dffeas \hdmi_ctrl|r_pixel_address[17] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[17] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N0
cyclonev_lcell_comb \hdmi_ctrl|Add4~25 (
// Equation(s):
// \hdmi_ctrl|Add4~25_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [0] ) + ( VCC ) + ( !VCC ))
// \hdmi_ctrl|Add4~26  = CARRY(( \hdmi_ctrl|r_pixel_address [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~25_sumout ),
	.cout(\hdmi_ctrl|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~25 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~25 .lut_mask = 64'h0000000000000F0F;
defparam \hdmi_ctrl|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N1
dffeas \hdmi_ctrl|r_pixel_address[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[0] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N3
cyclonev_lcell_comb \hdmi_ctrl|Add4~29 (
// Equation(s):
// \hdmi_ctrl|Add4~29_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [1] ) + ( GND ) + ( \hdmi_ctrl|Add4~26  ))
// \hdmi_ctrl|Add4~30  = CARRY(( \hdmi_ctrl|r_pixel_address [1] ) + ( GND ) + ( \hdmi_ctrl|Add4~26  ))

	.dataa(!\hdmi_ctrl|r_pixel_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~29_sumout ),
	.cout(\hdmi_ctrl|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~29 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmi_ctrl|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N5
dffeas \hdmi_ctrl|r_pixel_address[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[1] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N6
cyclonev_lcell_comb \hdmi_ctrl|Add4~33 (
// Equation(s):
// \hdmi_ctrl|Add4~33_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [2] ) + ( GND ) + ( \hdmi_ctrl|Add4~30  ))
// \hdmi_ctrl|Add4~34  = CARRY(( \hdmi_ctrl|r_pixel_address [2] ) + ( GND ) + ( \hdmi_ctrl|Add4~30  ))

	.dataa(gnd),
	.datab(!\hdmi_ctrl|r_pixel_address [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~33_sumout ),
	.cout(\hdmi_ctrl|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~33 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmi_ctrl|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N8
dffeas \hdmi_ctrl|r_pixel_address[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[2] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N9
cyclonev_lcell_comb \hdmi_ctrl|Add4~37 (
// Equation(s):
// \hdmi_ctrl|Add4~37_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [3] ) + ( GND ) + ( \hdmi_ctrl|Add4~34  ))
// \hdmi_ctrl|Add4~38  = CARRY(( \hdmi_ctrl|r_pixel_address [3] ) + ( GND ) + ( \hdmi_ctrl|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~37_sumout ),
	.cout(\hdmi_ctrl|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~37 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N11
dffeas \hdmi_ctrl|r_pixel_address[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[3] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N12
cyclonev_lcell_comb \hdmi_ctrl|Add4~41 (
// Equation(s):
// \hdmi_ctrl|Add4~41_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [4] ) + ( GND ) + ( \hdmi_ctrl|Add4~38  ))
// \hdmi_ctrl|Add4~42  = CARRY(( \hdmi_ctrl|r_pixel_address [4] ) + ( GND ) + ( \hdmi_ctrl|Add4~38  ))

	.dataa(gnd),
	.datab(!\hdmi_ctrl|r_pixel_address [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~41_sumout ),
	.cout(\hdmi_ctrl|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~41 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~41 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmi_ctrl|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N13
dffeas \hdmi_ctrl|r_pixel_address[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[4] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N15
cyclonev_lcell_comb \hdmi_ctrl|Add4~45 (
// Equation(s):
// \hdmi_ctrl|Add4~45_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [5] ) + ( GND ) + ( \hdmi_ctrl|Add4~42  ))
// \hdmi_ctrl|Add4~46  = CARRY(( \hdmi_ctrl|r_pixel_address [5] ) + ( GND ) + ( \hdmi_ctrl|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~45_sumout ),
	.cout(\hdmi_ctrl|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~45 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N17
dffeas \hdmi_ctrl|r_pixel_address[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[5] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N18
cyclonev_lcell_comb \hdmi_ctrl|Add4~49 (
// Equation(s):
// \hdmi_ctrl|Add4~49_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [6] ) + ( GND ) + ( \hdmi_ctrl|Add4~46  ))
// \hdmi_ctrl|Add4~50  = CARRY(( \hdmi_ctrl|r_pixel_address [6] ) + ( GND ) + ( \hdmi_ctrl|Add4~46  ))

	.dataa(gnd),
	.datab(!\hdmi_ctrl|r_pixel_address [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~49_sumout ),
	.cout(\hdmi_ctrl|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~49 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~49 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmi_ctrl|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N19
dffeas \hdmi_ctrl|r_pixel_address[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[6] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N21
cyclonev_lcell_comb \hdmi_ctrl|Add4~53 (
// Equation(s):
// \hdmi_ctrl|Add4~53_sumout  = SUM(( \hdmi_ctrl|r_pixel_address[7]~DUPLICATE_q  ) + ( GND ) + ( \hdmi_ctrl|Add4~50  ))
// \hdmi_ctrl|Add4~54  = CARRY(( \hdmi_ctrl|r_pixel_address[7]~DUPLICATE_q  ) + ( GND ) + ( \hdmi_ctrl|Add4~50  ))

	.dataa(!\hdmi_ctrl|r_pixel_address[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~53_sumout ),
	.cout(\hdmi_ctrl|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~53 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~53 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmi_ctrl|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N23
dffeas \hdmi_ctrl|r_pixel_address[7]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[7]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N24
cyclonev_lcell_comb \hdmi_ctrl|Add4~57 (
// Equation(s):
// \hdmi_ctrl|Add4~57_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [8] ) + ( GND ) + ( \hdmi_ctrl|Add4~54  ))
// \hdmi_ctrl|Add4~58  = CARRY(( \hdmi_ctrl|r_pixel_address [8] ) + ( GND ) + ( \hdmi_ctrl|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~57_sumout ),
	.cout(\hdmi_ctrl|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~57 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N26
dffeas \hdmi_ctrl|r_pixel_address[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[8] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N27
cyclonev_lcell_comb \hdmi_ctrl|Add4~61 (
// Equation(s):
// \hdmi_ctrl|Add4~61_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [9] ) + ( GND ) + ( \hdmi_ctrl|Add4~58  ))
// \hdmi_ctrl|Add4~62  = CARRY(( \hdmi_ctrl|r_pixel_address [9] ) + ( GND ) + ( \hdmi_ctrl|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~61_sumout ),
	.cout(\hdmi_ctrl|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~61 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N28
dffeas \hdmi_ctrl|r_pixel_address[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[9] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N30
cyclonev_lcell_comb \hdmi_ctrl|Add4~65 (
// Equation(s):
// \hdmi_ctrl|Add4~65_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [10] ) + ( GND ) + ( \hdmi_ctrl|Add4~62  ))
// \hdmi_ctrl|Add4~66  = CARRY(( \hdmi_ctrl|r_pixel_address [10] ) + ( GND ) + ( \hdmi_ctrl|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~65_sumout ),
	.cout(\hdmi_ctrl|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~65 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N31
dffeas \hdmi_ctrl|r_pixel_address[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[10] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N33
cyclonev_lcell_comb \hdmi_ctrl|Add4~69 (
// Equation(s):
// \hdmi_ctrl|Add4~69_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [11] ) + ( GND ) + ( \hdmi_ctrl|Add4~66  ))
// \hdmi_ctrl|Add4~70  = CARRY(( \hdmi_ctrl|r_pixel_address [11] ) + ( GND ) + ( \hdmi_ctrl|Add4~66  ))

	.dataa(!\hdmi_ctrl|r_pixel_address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~69_sumout ),
	.cout(\hdmi_ctrl|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~69 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~69 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmi_ctrl|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N35
dffeas \hdmi_ctrl|r_pixel_address[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[11] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N36
cyclonev_lcell_comb \hdmi_ctrl|Add4~73 (
// Equation(s):
// \hdmi_ctrl|Add4~73_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [12] ) + ( GND ) + ( \hdmi_ctrl|Add4~70  ))
// \hdmi_ctrl|Add4~74  = CARRY(( \hdmi_ctrl|r_pixel_address [12] ) + ( GND ) + ( \hdmi_ctrl|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~73_sumout ),
	.cout(\hdmi_ctrl|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~73 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N38
dffeas \hdmi_ctrl|r_pixel_address[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[12] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N39
cyclonev_lcell_comb \hdmi_ctrl|Add4~21 (
// Equation(s):
// \hdmi_ctrl|Add4~21_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [13] ) + ( GND ) + ( \hdmi_ctrl|Add4~74  ))
// \hdmi_ctrl|Add4~22  = CARRY(( \hdmi_ctrl|r_pixel_address [13] ) + ( GND ) + ( \hdmi_ctrl|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~21_sumout ),
	.cout(\hdmi_ctrl|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~21 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N40
dffeas \hdmi_ctrl|r_pixel_address[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[13] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \hdmi_ctrl|Add4~13 (
// Equation(s):
// \hdmi_ctrl|Add4~13_sumout  = SUM(( \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  ) + ( GND ) + ( \hdmi_ctrl|Add4~22  ))
// \hdmi_ctrl|Add4~14  = CARRY(( \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  ) + ( GND ) + ( \hdmi_ctrl|Add4~22  ))

	.dataa(gnd),
	.datab(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~13_sumout ),
	.cout(\hdmi_ctrl|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~13 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmi_ctrl|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N44
dffeas \hdmi_ctrl|r_pixel_address[14]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[14]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N45
cyclonev_lcell_comb \hdmi_ctrl|Add4~17 (
// Equation(s):
// \hdmi_ctrl|Add4~17_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [15] ) + ( GND ) + ( \hdmi_ctrl|Add4~14  ))
// \hdmi_ctrl|Add4~18  = CARRY(( \hdmi_ctrl|r_pixel_address [15] ) + ( GND ) + ( \hdmi_ctrl|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~17_sumout ),
	.cout(\hdmi_ctrl|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~17 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N46
dffeas \hdmi_ctrl|r_pixel_address[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[15] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N48
cyclonev_lcell_comb \hdmi_ctrl|Add4~9 (
// Equation(s):
// \hdmi_ctrl|Add4~9_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [16] ) + ( GND ) + ( \hdmi_ctrl|Add4~18  ))
// \hdmi_ctrl|Add4~10  = CARRY(( \hdmi_ctrl|r_pixel_address [16] ) + ( GND ) + ( \hdmi_ctrl|Add4~18  ))

	.dataa(gnd),
	.datab(!\hdmi_ctrl|r_pixel_address [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~9_sumout ),
	.cout(\hdmi_ctrl|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~9 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmi_ctrl|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N49
dffeas \hdmi_ctrl|r_pixel_address[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[16] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N51
cyclonev_lcell_comb \hdmi_ctrl|Add4~5 (
// Equation(s):
// \hdmi_ctrl|Add4~5_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [17] ) + ( GND ) + ( \hdmi_ctrl|Add4~10  ))
// \hdmi_ctrl|Add4~6  = CARRY(( \hdmi_ctrl|r_pixel_address [17] ) + ( GND ) + ( \hdmi_ctrl|Add4~10  ))

	.dataa(!\hdmi_ctrl|r_pixel_address [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~5_sumout ),
	.cout(\hdmi_ctrl|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~5 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~5 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmi_ctrl|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N52
dffeas \hdmi_ctrl|r_pixel_address[17]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[17]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N31
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N54
cyclonev_lcell_comb \hdmi_ctrl|Add4~1 (
// Equation(s):
// \hdmi_ctrl|Add4~1_sumout  = SUM(( \hdmi_ctrl|r_pixel_address [18] ) + ( GND ) + ( \hdmi_ctrl|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmi_ctrl|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmi_ctrl|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|Add4~1 .extended_lut = "off";
defparam \hdmi_ctrl|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmi_ctrl|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N56
dffeas \hdmi_ctrl|r_pixel_address[18] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[18] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N49
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N4
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N43
dffeas \hdmi_ctrl|r_pixel_address[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[14] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N31
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \i_right_ch_b~input (
	.i(i_right_ch_b),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_right_ch_b~input_o ));
// synopsys translate_off
defparam \i_right_ch_b~input .bus_hold = "false";
defparam \i_right_ch_b~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y20_N17
dffeas \encs|r_B_sync_right[0] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_right_ch_b~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_B_sync_right [0]),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_B_sync_right[0] .is_wysiwyg = "true";
defparam \encs|r_B_sync_right[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y20_N5
dffeas \encs|r_B_sync_right[1] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\encs|r_B_sync_right [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_B_sync_right [1]),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_B_sync_right[1] .is_wysiwyg = "true";
defparam \encs|r_B_sync_right[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \i_right_ch_a~input (
	.i(i_right_ch_a),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_right_ch_a~input_o ));
// synopsys translate_off
defparam \i_right_ch_a~input .bus_hold = "false";
defparam \i_right_ch_a~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y20_N29
dffeas \encs|r_A_sync_right[0] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_right_ch_a~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_A_sync_right [0]),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_A_sync_right[0] .is_wysiwyg = "true";
defparam \encs|r_A_sync_right[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y20_N11
dffeas \encs|r_A_sync_right[1] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\encs|r_A_sync_right [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_A_sync_right [1]),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_A_sync_right[1] .is_wysiwyg = "true";
defparam \encs|r_A_sync_right[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N9
cyclonev_lcell_comb \encs|r_coord_y~3 (
// Equation(s):
// \encs|r_coord_y~3_combout  = ( \encs|r_B_sync_right [0] & ( (!\encs|r_B_sync_right [1] & !\encs|r_A_sync_right [0]) ) ) # ( !\encs|r_B_sync_right [0] & ( (!\encs|r_B_sync_right [1] & (\encs|r_A_sync_right [1] & !\encs|r_A_sync_right [0])) ) )

	.dataa(!\encs|r_B_sync_right [1]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(gnd),
	.datad(!\encs|r_A_sync_right [0]),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_y~3 .extended_lut = "off";
defparam \encs|r_coord_y~3 .lut_mask = 64'h22002200AA00AA00;
defparam \encs|r_coord_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N6
cyclonev_lcell_comb \encs|r_coord_y~0 (
// Equation(s):
// \encs|r_coord_y~0_combout  = ( !\encs|r_B_sync_right [0] & ( (!\encs|r_A_sync_right [0] & (\encs|r_B_sync_right [1])) # (\encs|r_A_sync_right [0] & ((!\encs|r_A_sync_right [1]))) ) )

	.dataa(!\encs|r_B_sync_right [1]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_A_sync_right [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_y~0 .extended_lut = "off";
defparam \encs|r_coord_y~0 .lut_mask = 64'h5C5C5C5C00000000;
defparam \encs|r_coord_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N30
cyclonev_lcell_comb \encs|Add2~1 (
// Equation(s):
// \encs|Add2~1_sumout  = SUM(( \encs|r_coord_y[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \encs|Add2~2  = CARRY(( \encs|r_coord_y[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\encs|r_coord_y[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~1_sumout ),
	.cout(\encs|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~1 .extended_lut = "off";
defparam \encs|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \encs|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N32
dffeas \encs|r_coord_y[0]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N33
cyclonev_lcell_comb \encs|Add2~5 (
// Equation(s):
// \encs|Add2~5_sumout  = SUM(( \encs|r_coord_y[1]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~2  ))
// \encs|Add2~6  = CARRY(( \encs|r_coord_y[1]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~2  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_B_sync_right [0]),
	.datac(!\encs|r_A_sync_right [1]),
	.datad(!\encs|r_coord_y[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~5_sumout ),
	.cout(\encs|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~5 .extended_lut = "off";
defparam \encs|Add2~5 .lut_mask = 64'h000040C8000000FF;
defparam \encs|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N35
dffeas \encs|r_coord_y[1]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N36
cyclonev_lcell_comb \encs|Add2~9 (
// Equation(s):
// \encs|Add2~9_sumout  = SUM(( \encs|r_coord_y[2]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~6  ))
// \encs|Add2~10  = CARRY(( \encs|r_coord_y[2]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~6  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_B_sync_right [0]),
	.datad(!\encs|r_coord_y[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~9_sumout ),
	.cout(\encs|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~9 .extended_lut = "off";
defparam \encs|Add2~9 .lut_mask = 64'h000040E0000000FF;
defparam \encs|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N38
dffeas \encs|r_coord_y[2]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N39
cyclonev_lcell_comb \encs|Add2~13 (
// Equation(s):
// \encs|Add2~13_sumout  = SUM(( \encs|r_coord_y[3]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~10  ))
// \encs|Add2~14  = CARRY(( \encs|r_coord_y[3]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~10  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_B_sync_right [0]),
	.datad(!\encs|r_coord_y[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~13_sumout ),
	.cout(\encs|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~13 .extended_lut = "off";
defparam \encs|Add2~13 .lut_mask = 64'h000040E0000000FF;
defparam \encs|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N41
dffeas \encs|r_coord_y[3]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N42
cyclonev_lcell_comb \encs|Add2~17 (
// Equation(s):
// \encs|Add2~17_sumout  = SUM(( \encs|r_coord_y[4]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~14  ))
// \encs|Add2~18  = CARRY(( \encs|r_coord_y[4]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~14  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_B_sync_right [0]),
	.datad(!\encs|r_coord_y[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~17_sumout ),
	.cout(\encs|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~17 .extended_lut = "off";
defparam \encs|Add2~17 .lut_mask = 64'h000040E0000000FF;
defparam \encs|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N44
dffeas \encs|r_coord_y[4]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N21
cyclonev_lcell_comb \encs|r_coord_y~2 (
// Equation(s):
// \encs|r_coord_y~2_combout  = ( !\encs|r_coord_y[1]~_Duplicate_1_q  & ( (!\encs|r_coord_y[2]~_Duplicate_1_q  & (!\encs|r_coord_y[3]~_Duplicate_1_q  & !\encs|r_coord_y[4]~_Duplicate_1_q )) ) )

	.dataa(!\encs|r_coord_y[2]~_Duplicate_1_q ),
	.datab(!\encs|r_coord_y[3]~_Duplicate_1_q ),
	.datac(!\encs|r_coord_y[4]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\encs|r_coord_y[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_y~2 .extended_lut = "off";
defparam \encs|r_coord_y~2 .lut_mask = 64'h8080808000000000;
defparam \encs|r_coord_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N45
cyclonev_lcell_comb \encs|Add2~21 (
// Equation(s):
// \encs|Add2~21_sumout  = SUM(( \encs|r_coord_y[5]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~18  ))
// \encs|Add2~22  = CARRY(( \encs|r_coord_y[5]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~18  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_B_sync_right [0]),
	.datad(!\encs|r_coord_y[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~21_sumout ),
	.cout(\encs|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~21 .extended_lut = "off";
defparam \encs|Add2~21 .lut_mask = 64'h000040E0000000FF;
defparam \encs|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N47
dffeas \encs|r_coord_y[5]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N48
cyclonev_lcell_comb \encs|Add2~25 (
// Equation(s):
// \encs|Add2~25_sumout  = SUM(( \encs|r_coord_y[6]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~22  ))
// \encs|Add2~26  = CARRY(( \encs|r_coord_y[6]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~22  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_B_sync_right [0]),
	.datad(!\encs|r_coord_y[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~25_sumout ),
	.cout(\encs|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~25 .extended_lut = "off";
defparam \encs|Add2~25 .lut_mask = 64'h000040E0000000FF;
defparam \encs|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N50
dffeas \encs|r_coord_y[6]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N51
cyclonev_lcell_comb \encs|Add2~29 (
// Equation(s):
// \encs|Add2~29_sumout  = SUM(( \encs|r_coord_y[7]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~26  ))
// \encs|Add2~30  = CARRY(( \encs|r_coord_y[7]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~26  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_B_sync_right [0]),
	.datad(!\encs|r_coord_y[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~29_sumout ),
	.cout(\encs|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~29 .extended_lut = "off";
defparam \encs|Add2~29 .lut_mask = 64'h000040E0000000FF;
defparam \encs|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N53
dffeas \encs|r_coord_y[7]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N54
cyclonev_lcell_comb \encs|Add2~33 (
// Equation(s):
// \encs|Add2~33_sumout  = SUM(( \encs|r_coord_y[8]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~30  ))
// \encs|Add2~34  = CARRY(( \encs|r_coord_y[8]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~30  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_B_sync_right [0]),
	.datad(!\encs|r_coord_y[8]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~33_sumout ),
	.cout(\encs|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~33 .extended_lut = "off";
defparam \encs|Add2~33 .lut_mask = 64'h000040E0000000FF;
defparam \encs|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N56
dffeas \encs|r_coord_y[8]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N57
cyclonev_lcell_comb \encs|Add2~37 (
// Equation(s):
// \encs|Add2~37_sumout  = SUM(( \encs|r_coord_y[9]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_right [0] & ((!\encs|r_B_sync_right [1]))) # (\encs|r_A_sync_right [0] & (\encs|r_A_sync_right [1]))) # (\encs|r_B_sync_right [0]) ) + ( \encs|Add2~34  ))

	.dataa(!\encs|r_A_sync_right [0]),
	.datab(!\encs|r_A_sync_right [1]),
	.datac(!\encs|r_B_sync_right [0]),
	.datad(!\encs|r_coord_y[9]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_right [1]),
	.datag(gnd),
	.cin(\encs|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|Add2~37 .extended_lut = "off";
defparam \encs|Add2~37 .lut_mask = 64'h000040E0000000FF;
defparam \encs|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y20_N59
dffeas \encs|r_coord_y[9]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_y~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_y[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_y[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_y[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N24
cyclonev_lcell_comb \encs|LessThan2~0 (
// Equation(s):
// \encs|LessThan2~0_combout  = ( \encs|r_coord_y[5]~_Duplicate_1_q  & ( \encs|r_coord_y[6]~_Duplicate_1_q  & ( (\encs|r_coord_y[7]~_Duplicate_1_q  & (\encs|r_coord_y[9]~_Duplicate_1_q  & (\encs|r_coord_y[8]~_Duplicate_1_q  & 
// \encs|r_coord_y[0]~_Duplicate_1_q ))) ) ) )

	.dataa(!\encs|r_coord_y[7]~_Duplicate_1_q ),
	.datab(!\encs|r_coord_y[9]~_Duplicate_1_q ),
	.datac(!\encs|r_coord_y[8]~_Duplicate_1_q ),
	.datad(!\encs|r_coord_y[0]~_Duplicate_1_q ),
	.datae(!\encs|r_coord_y[5]~_Duplicate_1_q ),
	.dataf(!\encs|r_coord_y[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|LessThan2~0 .extended_lut = "off";
defparam \encs|LessThan2~0 .lut_mask = 64'h0000000000000001;
defparam \encs|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N0
cyclonev_lcell_comb \encs|r_coord_y~1 (
// Equation(s):
// \encs|r_coord_y~1_combout  = ( !\encs|r_coord_y[5]~_Duplicate_1_q  & ( !\encs|r_coord_y[7]~_Duplicate_1_q  & ( (!\encs|r_coord_y[8]~_Duplicate_1_q  & (!\encs|r_coord_y[9]~_Duplicate_1_q  & (!\encs|r_coord_y[6]~_Duplicate_1_q  & 
// !\encs|r_coord_y[0]~_Duplicate_1_q ))) ) ) )

	.dataa(!\encs|r_coord_y[8]~_Duplicate_1_q ),
	.datab(!\encs|r_coord_y[9]~_Duplicate_1_q ),
	.datac(!\encs|r_coord_y[6]~_Duplicate_1_q ),
	.datad(!\encs|r_coord_y[0]~_Duplicate_1_q ),
	.datae(!\encs|r_coord_y[5]~_Duplicate_1_q ),
	.dataf(!\encs|r_coord_y[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_y~1 .extended_lut = "off";
defparam \encs|r_coord_y~1 .lut_mask = 64'h8000000000000000;
defparam \encs|r_coord_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N18
cyclonev_lcell_comb \encs|LessThan2~1 (
// Equation(s):
// \encs|LessThan2~1_combout  = ( \encs|r_coord_y[4]~_Duplicate_1_q  & ( (\encs|r_coord_y[2]~_Duplicate_1_q  & (\encs|r_coord_y[3]~_Duplicate_1_q  & \encs|r_coord_y[1]~_Duplicate_1_q )) ) )

	.dataa(!\encs|r_coord_y[2]~_Duplicate_1_q ),
	.datab(!\encs|r_coord_y[3]~_Duplicate_1_q ),
	.datac(!\encs|r_coord_y[1]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\encs|r_coord_y[4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|LessThan2~1 .extended_lut = "off";
defparam \encs|LessThan2~1 .lut_mask = 64'h0000000001010101;
defparam \encs|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N12
cyclonev_lcell_comb \encs|r_coord_y~4 (
// Equation(s):
// \encs|r_coord_y~4_combout  = ( \encs|r_coord_y~1_combout  & ( \encs|LessThan2~1_combout  & ( (!\encs|r_coord_y~3_combout  & (\encs|r_coord_y~0_combout  & ((!\encs|LessThan2~0_combout )))) # (\encs|r_coord_y~3_combout  & ((!\encs|r_coord_y~2_combout ) # 
// ((\encs|r_coord_y~0_combout  & !\encs|LessThan2~0_combout )))) ) ) ) # ( !\encs|r_coord_y~1_combout  & ( \encs|LessThan2~1_combout  & ( ((\encs|r_coord_y~0_combout  & !\encs|LessThan2~0_combout )) # (\encs|r_coord_y~3_combout ) ) ) ) # ( 
// \encs|r_coord_y~1_combout  & ( !\encs|LessThan2~1_combout  & ( ((\encs|r_coord_y~3_combout  & !\encs|r_coord_y~2_combout )) # (\encs|r_coord_y~0_combout ) ) ) ) # ( !\encs|r_coord_y~1_combout  & ( !\encs|LessThan2~1_combout  & ( (\encs|r_coord_y~0_combout 
// ) # (\encs|r_coord_y~3_combout ) ) ) )

	.dataa(!\encs|r_coord_y~3_combout ),
	.datab(!\encs|r_coord_y~0_combout ),
	.datac(!\encs|r_coord_y~2_combout ),
	.datad(!\encs|LessThan2~0_combout ),
	.datae(!\encs|r_coord_y~1_combout ),
	.dataf(!\encs|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_y~4 .extended_lut = "off";
defparam \encs|r_coord_y~4 .lut_mask = 64'h7777737377557350;
defparam \encs|r_coord_y~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \i_left_ch_a~input (
	.i(i_left_ch_a),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_left_ch_a~input_o ));
// synopsys translate_off
defparam \i_left_ch_a~input .bus_hold = "false";
defparam \i_left_ch_a~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y4_N5
dffeas \encs|r_A_sync_left[0] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_left_ch_a~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_A_sync_left [0]),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_A_sync_left[0] .is_wysiwyg = "true";
defparam \encs|r_A_sync_left[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N23
dffeas \encs|r_A_sync_left[1] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\encs|r_A_sync_left [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_A_sync_left [1]),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_A_sync_left[1] .is_wysiwyg = "true";
defparam \encs|r_A_sync_left[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \i_left_ch_b~input (
	.i(i_left_ch_b),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_left_ch_b~input_o ));
// synopsys translate_off
defparam \i_left_ch_b~input .bus_hold = "false";
defparam \i_left_ch_b~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y4_N17
dffeas \encs|r_B_sync_left[0] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_left_ch_b~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_B_sync_left [0]),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_B_sync_left[0] .is_wysiwyg = "true";
defparam \encs|r_B_sync_left[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N28
dffeas \encs|r_B_sync_left[1] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\encs|r_B_sync_left [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_B_sync_left [1]),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_B_sync_left[1] .is_wysiwyg = "true";
defparam \encs|r_B_sync_left[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \encs|r_coord_x~3 (
// Equation(s):
// \encs|r_coord_x~3_combout  = ( !\encs|r_B_sync_left [1] & ( (!\encs|r_A_sync_left [0] & ((\encs|r_B_sync_left [0]) # (\encs|r_A_sync_left [1]))) ) )

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(gnd),
	.datad(!\encs|r_A_sync_left [0]),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_x~3 .extended_lut = "off";
defparam \encs|r_coord_x~3 .lut_mask = 64'h7700770000000000;
defparam \encs|r_coord_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \encs|Add0~1 (
// Equation(s):
// \encs|Add0~1_sumout  = SUM(( \encs|r_coord_x[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \encs|Add0~2  = CARRY(( \encs|r_coord_x[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\encs|r_coord_x[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~1_sumout ),
	.cout(\encs|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~1 .extended_lut = "off";
defparam \encs|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \encs|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N32
dffeas \encs|r_coord_x[0]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N33
cyclonev_lcell_comb \encs|Add0~5 (
// Equation(s):
// \encs|Add0~5_sumout  = SUM(( \encs|r_coord_x[1]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~2  ))
// \encs|Add0~6  = CARRY(( \encs|r_coord_x[1]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~2  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~5_sumout ),
	.cout(\encs|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~5 .extended_lut = "off";
defparam \encs|Add0~5 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N35
dffeas \encs|r_coord_x[1]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \encs|Add0~9 (
// Equation(s):
// \encs|Add0~9_sumout  = SUM(( \encs|r_coord_x[2]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~6  ))
// \encs|Add0~10  = CARRY(( \encs|r_coord_x[2]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~6  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~9_sumout ),
	.cout(\encs|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~9 .extended_lut = "off";
defparam \encs|Add0~9 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N38
dffeas \encs|r_coord_x[2]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N39
cyclonev_lcell_comb \encs|Add0~13 (
// Equation(s):
// \encs|Add0~13_sumout  = SUM(( \encs|r_coord_x[3]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~10  ))
// \encs|Add0~14  = CARRY(( \encs|r_coord_x[3]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~10  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~13_sumout ),
	.cout(\encs|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~13 .extended_lut = "off";
defparam \encs|Add0~13 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N41
dffeas \encs|r_coord_x[3]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \encs|LessThan0~1 (
// Equation(s):
// \encs|LessThan0~1_combout  = ( \encs|r_coord_x[3]~_Duplicate_1_q  & ( (\encs|r_coord_x[1]~_Duplicate_1_q  & (\encs|r_coord_x[0]~_Duplicate_1_q  & \encs|r_coord_x[2]~_Duplicate_1_q )) ) )

	.dataa(!\encs|r_coord_x[1]~_Duplicate_1_q ),
	.datab(!\encs|r_coord_x[0]~_Duplicate_1_q ),
	.datac(!\encs|r_coord_x[2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\encs|r_coord_x[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|LessThan0~1 .extended_lut = "off";
defparam \encs|LessThan0~1 .lut_mask = 64'h0000000001010101;
defparam \encs|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N29
dffeas \encs|r_B_sync_left[1]~DUPLICATE (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\encs|r_B_sync_left [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_B_sync_left[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_B_sync_left[1]~DUPLICATE .is_wysiwyg = "true";
defparam \encs|r_B_sync_left[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \encs|r_coord_x~0 (
// Equation(s):
// \encs|r_coord_x~0_combout  = (!\encs|r_B_sync_left [0] & ((!\encs|r_A_sync_left [0] & ((\encs|r_B_sync_left[1]~DUPLICATE_q ))) # (\encs|r_A_sync_left [0] & (!\encs|r_A_sync_left [1]))))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_B_sync_left[1]~DUPLICATE_q ),
	.datad(!\encs|r_A_sync_left [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_x~0 .extended_lut = "off";
defparam \encs|r_coord_x~0 .lut_mask = 64'h0C880C880C880C88;
defparam \encs|r_coord_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \encs|Add0~17 (
// Equation(s):
// \encs|Add0~17_sumout  = SUM(( \encs|r_coord_x[4]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~14  ))
// \encs|Add0~18  = CARRY(( \encs|r_coord_x[4]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~14  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~17_sumout ),
	.cout(\encs|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~17 .extended_lut = "off";
defparam \encs|Add0~17 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N44
dffeas \encs|r_coord_x[4]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N45
cyclonev_lcell_comb \encs|Add0~21 (
// Equation(s):
// \encs|Add0~21_sumout  = SUM(( \encs|r_coord_x[5]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~18  ))
// \encs|Add0~22  = CARRY(( \encs|r_coord_x[5]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~18  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~21_sumout ),
	.cout(\encs|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~21 .extended_lut = "off";
defparam \encs|Add0~21 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N47
dffeas \encs|r_coord_x[5]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \encs|Add0~25 (
// Equation(s):
// \encs|Add0~25_sumout  = SUM(( \encs|r_coord_x[6]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~22  ))
// \encs|Add0~26  = CARRY(( \encs|r_coord_x[6]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~22  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~25_sumout ),
	.cout(\encs|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~25 .extended_lut = "off";
defparam \encs|Add0~25 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N50
dffeas \encs|r_coord_x[6]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N51
cyclonev_lcell_comb \encs|Add0~29 (
// Equation(s):
// \encs|Add0~29_sumout  = SUM(( \encs|r_coord_x[7]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~26  ))
// \encs|Add0~30  = CARRY(( \encs|r_coord_x[7]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~26  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~29_sumout ),
	.cout(\encs|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~29 .extended_lut = "off";
defparam \encs|Add0~29 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N53
dffeas \encs|r_coord_x[7]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \encs|Add0~33 (
// Equation(s):
// \encs|Add0~33_sumout  = SUM(( \encs|r_coord_x[8]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~30  ))
// \encs|Add0~34  = CARRY(( \encs|r_coord_x[8]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~30  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[8]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~33_sumout ),
	.cout(\encs|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~33 .extended_lut = "off";
defparam \encs|Add0~33 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N56
dffeas \encs|r_coord_x[8]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N57
cyclonev_lcell_comb \encs|Add0~37 (
// Equation(s):
// \encs|Add0~37_sumout  = SUM(( \encs|r_coord_x[9]~_Duplicate_1_q  ) + ( ((!\encs|r_A_sync_left [0] & ((!\encs|r_B_sync_left [1]))) # (\encs|r_A_sync_left [0] & (\encs|r_A_sync_left [1]))) # (\encs|r_B_sync_left [0]) ) + ( \encs|Add0~34  ))

	.dataa(!\encs|r_A_sync_left [1]),
	.datab(!\encs|r_B_sync_left [0]),
	.datac(!\encs|r_A_sync_left [0]),
	.datad(!\encs|r_coord_x[9]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_B_sync_left [1]),
	.datag(gnd),
	.cin(\encs|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\encs|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|Add0~37 .extended_lut = "off";
defparam \encs|Add0~37 .lut_mask = 64'h000008C8000000FF;
defparam \encs|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N59
dffeas \encs|r_coord_x[9]~_Duplicate_1 (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\encs|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\encs|r_coord_x~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\encs|r_coord_x[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \encs|r_coord_x[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \encs|r_coord_x[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \encs|r_coord_x~1 (
// Equation(s):
// \encs|r_coord_x~1_combout  = ( !\encs|r_coord_x[8]~_Duplicate_1_q  & ( !\encs|r_coord_x[4]~_Duplicate_1_q  & ( (!\encs|r_coord_x[7]~_Duplicate_1_q  & (!\encs|r_coord_x[9]~_Duplicate_1_q  & (!\encs|r_coord_x[6]~_Duplicate_1_q  & 
// !\encs|r_coord_x[5]~_Duplicate_1_q ))) ) ) )

	.dataa(!\encs|r_coord_x[7]~_Duplicate_1_q ),
	.datab(!\encs|r_coord_x[9]~_Duplicate_1_q ),
	.datac(!\encs|r_coord_x[6]~_Duplicate_1_q ),
	.datad(!\encs|r_coord_x[5]~_Duplicate_1_q ),
	.datae(!\encs|r_coord_x[8]~_Duplicate_1_q ),
	.dataf(!\encs|r_coord_x[4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_x~1 .extended_lut = "off";
defparam \encs|r_coord_x~1 .lut_mask = 64'h8000000000000000;
defparam \encs|r_coord_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \encs|LessThan0~0 (
// Equation(s):
// \encs|LessThan0~0_combout  = ( \encs|r_coord_x[5]~_Duplicate_1_q  & ( \encs|r_coord_x[7]~_Duplicate_1_q  & ( (\encs|r_coord_x[6]~_Duplicate_1_q  & (\encs|r_coord_x[9]~_Duplicate_1_q  & (\encs|r_coord_x[8]~_Duplicate_1_q  & 
// \encs|r_coord_x[4]~_Duplicate_1_q ))) ) ) )

	.dataa(!\encs|r_coord_x[6]~_Duplicate_1_q ),
	.datab(!\encs|r_coord_x[9]~_Duplicate_1_q ),
	.datac(!\encs|r_coord_x[8]~_Duplicate_1_q ),
	.datad(!\encs|r_coord_x[4]~_Duplicate_1_q ),
	.datae(!\encs|r_coord_x[5]~_Duplicate_1_q ),
	.dataf(!\encs|r_coord_x[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|LessThan0~0 .extended_lut = "off";
defparam \encs|LessThan0~0 .lut_mask = 64'h0000000000000001;
defparam \encs|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N9
cyclonev_lcell_comb \encs|r_coord_x~2 (
// Equation(s):
// \encs|r_coord_x~2_combout  = ( !\encs|r_coord_x[3]~_Duplicate_1_q  & ( (!\encs|r_coord_x[1]~_Duplicate_1_q  & (!\encs|r_coord_x[0]~_Duplicate_1_q  & !\encs|r_coord_x[2]~_Duplicate_1_q )) ) )

	.dataa(!\encs|r_coord_x[1]~_Duplicate_1_q ),
	.datab(!\encs|r_coord_x[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\encs|r_coord_x[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\encs|r_coord_x[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_x~2 .extended_lut = "off";
defparam \encs|r_coord_x~2 .lut_mask = 64'h8800880000000000;
defparam \encs|r_coord_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \encs|r_coord_x~4 (
// Equation(s):
// \encs|r_coord_x~4_combout  = ( \encs|LessThan0~0_combout  & ( \encs|r_coord_x~2_combout  & ( (!\encs|r_coord_x~3_combout  & (!\encs|LessThan0~1_combout  & (\encs|r_coord_x~0_combout ))) # (\encs|r_coord_x~3_combout  & ((!\encs|r_coord_x~1_combout ) # 
// ((!\encs|LessThan0~1_combout  & \encs|r_coord_x~0_combout )))) ) ) ) # ( !\encs|LessThan0~0_combout  & ( \encs|r_coord_x~2_combout  & ( ((\encs|r_coord_x~3_combout  & !\encs|r_coord_x~1_combout )) # (\encs|r_coord_x~0_combout ) ) ) ) # ( 
// \encs|LessThan0~0_combout  & ( !\encs|r_coord_x~2_combout  & ( ((!\encs|LessThan0~1_combout  & \encs|r_coord_x~0_combout )) # (\encs|r_coord_x~3_combout ) ) ) ) # ( !\encs|LessThan0~0_combout  & ( !\encs|r_coord_x~2_combout  & ( (\encs|r_coord_x~0_combout 
// ) # (\encs|r_coord_x~3_combout ) ) ) )

	.dataa(!\encs|r_coord_x~3_combout ),
	.datab(!\encs|LessThan0~1_combout ),
	.datac(!\encs|r_coord_x~0_combout ),
	.datad(!\encs|r_coord_x~1_combout ),
	.datae(!\encs|LessThan0~0_combout ),
	.dataf(!\encs|r_coord_x~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\encs|r_coord_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \encs|r_coord_x~4 .extended_lut = "off";
defparam \encs|r_coord_x~4 .lut_mask = 64'h5F5F5D5D5F0F5D0C;
defparam \encs|r_coord_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y20_N0
cyclonev_mac \Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd}),
	.ay({\encs|Add2~37_sumout ,\encs|Add2~33_sumout ,\encs|Add2~29_sumout ,\encs|Add2~25_sumout ,\encs|Add2~21_sumout ,\encs|Add2~17_sumout ,\encs|Add2~13_sumout ,\encs|Add2~9_sumout ,\encs|Add2~5_sumout ,\encs|Add2~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\encs|Add0~37_sumout ,\encs|Add0~33_sumout ,\encs|Add0~29_sumout ,\encs|Add0~25_sumout ,\encs|Add0~21_sumout ,\encs|Add0~17_sumout ,\encs|Add0~13_sumout ,\encs|Add0~9_sumout ,\encs|Add0~5_sumout ,\encs|Add0~1_sumout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\i_clk_50~inputCLKENA0_outclk ,\i_clk_50~inputCLKENA0_outclk }),
	.aclr({gnd,!\i_rst_n~input_o }),
	.ena({vcc,\encs|r_coord_x~4_combout ,\encs|r_coord_y~4_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~mac .accumulate_clock = "none";
defparam \Mult0~mac .ax_clock = "none";
defparam \Mult0~mac .ax_width = 10;
defparam \Mult0~mac .ay_scan_in_clock = "0";
defparam \Mult0~mac .ay_scan_in_width = 10;
defparam \Mult0~mac .ay_use_scan_in = "false";
defparam \Mult0~mac .az_clock = "none";
defparam \Mult0~mac .bx_clock = "none";
defparam \Mult0~mac .bx_width = 2;
defparam \Mult0~mac .by_clock = "1";
defparam \Mult0~mac .by_use_scan_in = "false";
defparam \Mult0~mac .by_width = 18;
defparam \Mult0~mac .bz_clock = "none";
defparam \Mult0~mac .coef_a_0 = 0;
defparam \Mult0~mac .coef_a_1 = 0;
defparam \Mult0~mac .coef_a_2 = 0;
defparam \Mult0~mac .coef_a_3 = 0;
defparam \Mult0~mac .coef_a_4 = 0;
defparam \Mult0~mac .coef_a_5 = 0;
defparam \Mult0~mac .coef_a_6 = 0;
defparam \Mult0~mac .coef_a_7 = 0;
defparam \Mult0~mac .coef_b_0 = 0;
defparam \Mult0~mac .coef_b_1 = 0;
defparam \Mult0~mac .coef_b_2 = 0;
defparam \Mult0~mac .coef_b_3 = 0;
defparam \Mult0~mac .coef_b_4 = 0;
defparam \Mult0~mac .coef_b_5 = 0;
defparam \Mult0~mac .coef_b_6 = 0;
defparam \Mult0~mac .coef_b_7 = 0;
defparam \Mult0~mac .coef_sel_a_clock = "none";
defparam \Mult0~mac .coef_sel_b_clock = "none";
defparam \Mult0~mac .delay_scan_out_ay = "false";
defparam \Mult0~mac .delay_scan_out_by = "false";
defparam \Mult0~mac .enable_double_accum = "false";
defparam \Mult0~mac .load_const_clock = "none";
defparam \Mult0~mac .load_const_value = 0;
defparam \Mult0~mac .mode_sub_location = 0;
defparam \Mult0~mac .negate_clock = "none";
defparam \Mult0~mac .operand_source_max = "input";
defparam \Mult0~mac .operand_source_may = "input";
defparam \Mult0~mac .operand_source_mbx = "input";
defparam \Mult0~mac .operand_source_mby = "input";
defparam \Mult0~mac .operation_mode = "m18x18_plus36";
defparam \Mult0~mac .output_clock = "none";
defparam \Mult0~mac .preadder_subtract_a = "false";
defparam \Mult0~mac .preadder_subtract_b = "false";
defparam \Mult0~mac .result_a_width = 64;
defparam \Mult0~mac .signed_max = "false";
defparam \Mult0~mac .signed_may = "false";
defparam \Mult0~mac .signed_mbx = "false";
defparam \Mult0~mac .signed_mby = "false";
defparam \Mult0~mac .sub_clock = "none";
defparam \Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( r_erase_addr[0] ) + ( VCC ) + ( !VCC ))
// \Add0~26  = CARRY(( r_erase_addr[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \i_left_pb~input (
	.i(i_left_pb),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_left_pb~input_o ));
// synopsys translate_off
defparam \i_left_pb~input .bus_hold = "false";
defparam \i_left_pb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( r_erase_addr[14] ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( r_erase_addr[14] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!r_erase_addr[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( r_erase_addr[15] ) + ( GND ) + ( \Add0~10  ))
// \Add0~2  = CARRY(( r_erase_addr[15] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N47
dffeas \r_erase_addr[15] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[15] .is_wysiwyg = "true";
defparam \r_erase_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( r_erase_addr[16] ) + ( GND ) + ( \Add0~2  ))
// \Add0~18  = CARRY(( r_erase_addr[16] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N50
dffeas \r_erase_addr[16] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[16] .is_wysiwyg = "true";
defparam \r_erase_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N51
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( r_erase_addr[17] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( r_erase_addr[17] ) + ( GND ) + ( \Add0~18  ))

	.dataa(!r_erase_addr[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N53
dffeas \r_erase_addr[17] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[17]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[17] .is_wysiwyg = "true";
defparam \r_erase_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( r_erase_addr[18] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N56
dffeas \r_erase_addr[18] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[18]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[18] .is_wysiwyg = "true";
defparam \r_erase_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( r_erase_addr[0] & ( !r_erase_addr[17] & ( (r_erase_addr[1] & (r_erase_addr[18] & (r_erase_addr[2] & r_erase_addr[16]))) ) ) )

	.dataa(!r_erase_addr[1]),
	.datab(!r_erase_addr[18]),
	.datac(!r_erase_addr[2]),
	.datad(!r_erase_addr[16]),
	.datae(!r_erase_addr[0]),
	.dataf(!r_erase_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000100000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( r_erase_addr[3] & ( r_erase_addr[4] & ( (!r_erase_addr[11] & (r_erase_addr[14] & (!r_erase_addr[13] & r_erase_addr[10]))) ) ) )

	.dataa(!r_erase_addr[11]),
	.datab(!r_erase_addr[14]),
	.datac(!r_erase_addr[13]),
	.datad(!r_erase_addr[10]),
	.datae(!r_erase_addr[3]),
	.dataf(!r_erase_addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000000020;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( r_erase_addr[5] & ( r_erase_addr[6] & ( (r_erase_addr[7] & (!r_erase_addr[12] & (!r_erase_addr[9] & r_erase_addr[8]))) ) ) )

	.dataa(!r_erase_addr[7]),
	.datab(!r_erase_addr[12]),
	.datac(!r_erase_addr[9]),
	.datad(!r_erase_addr[8]),
	.datae(!r_erase_addr[5]),
	.dataf(!r_erase_addr[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000000040;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \r_erase_addr~1 (
// Equation(s):
// \r_erase_addr~1_combout  = ( \r_erase_active~q  & ( r_erase_addr[15] ) ) # ( \r_erase_active~q  & ( !r_erase_addr[15] & ( (!\Equal0~1_combout ) # ((!\Equal0~2_combout ) # (!\Equal0~0_combout )) ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(gnd),
	.datac(!\Equal0~2_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\r_erase_active~q ),
	.dataf(!r_erase_addr[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_erase_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_erase_addr~1 .extended_lut = "off";
defparam \r_erase_addr~1 .lut_mask = 64'h0000FFFA0000FFFF;
defparam \r_erase_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N29
dffeas r_erase_active(
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\r_erase_addr~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_left_pb~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_erase_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam r_erase_active.is_wysiwyg = "true";
defparam r_erase_active.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \r_erase_addr[17]~0 (
// Equation(s):
// \r_erase_addr[17]~0_combout  = ( \Equal0~2_combout  & ( \Equal0~0_combout  & ( (!\i_left_pb~input_o ) # ((\r_erase_active~q  & ((!\Equal0~1_combout ) # (r_erase_addr[15])))) ) ) ) # ( !\Equal0~2_combout  & ( \Equal0~0_combout  & ( (!\i_left_pb~input_o ) # 
// (\r_erase_active~q ) ) ) ) # ( \Equal0~2_combout  & ( !\Equal0~0_combout  & ( (!\i_left_pb~input_o ) # (\r_erase_active~q ) ) ) ) # ( !\Equal0~2_combout  & ( !\Equal0~0_combout  & ( (!\i_left_pb~input_o ) # (\r_erase_active~q ) ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\i_left_pb~input_o ),
	.datac(!r_erase_addr[15]),
	.datad(!\r_erase_active~q ),
	.datae(!\Equal0~2_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_erase_addr[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_erase_addr[17]~0 .extended_lut = "off";
defparam \r_erase_addr[17]~0 .lut_mask = 64'hCCFFCCFFCCFFCCEF;
defparam \r_erase_addr[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N2
dffeas \r_erase_addr[0] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[0] .is_wysiwyg = "true";
defparam \r_erase_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( r_erase_addr[1] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( r_erase_addr[1] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!r_erase_addr[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \r_erase_addr[1] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[1] .is_wysiwyg = "true";
defparam \r_erase_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( r_erase_addr[2] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( r_erase_addr[2] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!r_erase_addr[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N8
dffeas \r_erase_addr[2] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[2] .is_wysiwyg = "true";
defparam \r_erase_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( r_erase_addr[3] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( r_erase_addr[3] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \r_erase_addr[3] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[3] .is_wysiwyg = "true";
defparam \r_erase_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( r_erase_addr[4] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( r_erase_addr[4] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!r_erase_addr[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N14
dffeas \r_erase_addr[4] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[4] .is_wysiwyg = "true";
defparam \r_erase_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( r_erase_addr[5] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( r_erase_addr[5] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N17
dffeas \r_erase_addr[5] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[5] .is_wysiwyg = "true";
defparam \r_erase_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( r_erase_addr[6] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( r_erase_addr[6] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N20
dffeas \r_erase_addr[6] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[6] .is_wysiwyg = "true";
defparam \r_erase_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( r_erase_addr[7] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( r_erase_addr[7] ) + ( GND ) + ( \Add0~50  ))

	.dataa(!r_erase_addr[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \r_erase_addr[7] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[7] .is_wysiwyg = "true";
defparam \r_erase_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( r_erase_addr[8] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( r_erase_addr[8] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N26
dffeas \r_erase_addr[8] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[8] .is_wysiwyg = "true";
defparam \r_erase_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( r_erase_addr[9] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( r_erase_addr[9] ) + ( GND ) + ( \Add0~58  ))

	.dataa(!r_erase_addr[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \r_erase_addr[9] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[9] .is_wysiwyg = "true";
defparam \r_erase_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( r_erase_addr[10] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( r_erase_addr[10] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!r_erase_addr[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N32
dffeas \r_erase_addr[10] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[10] .is_wysiwyg = "true";
defparam \r_erase_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( r_erase_addr[11] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( r_erase_addr[11] ) + ( GND ) + ( \Add0~66  ))

	.dataa(!r_erase_addr[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N35
dffeas \r_erase_addr[11] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[11] .is_wysiwyg = "true";
defparam \r_erase_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( r_erase_addr[12] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( r_erase_addr[12] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N38
dffeas \r_erase_addr[12] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[12] .is_wysiwyg = "true";
defparam \r_erase_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( r_erase_addr[13] ) + ( GND ) + ( \Add0~74  ))
// \Add0~14  = CARRY(( r_erase_addr[13] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_erase_addr[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N41
dffeas \r_erase_addr[13] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[13] .is_wysiwyg = "true";
defparam \r_erase_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N44
dffeas \r_erase_addr[14] (
	.clk(\i_clk_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\i_left_pb~input_o ),
	.sload(gnd),
	.ena(\r_erase_addr[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_erase_addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \r_erase_addr[14] .is_wysiwyg = "true";
defparam \r_erase_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout  = ( \Mult0~334  & ( (!r_erase_addr[14] & (r_erase_addr[13] & \r_erase_active~q )) ) ) # ( !\Mult0~334  & ( (!\r_erase_active~q  & (\Mult0~333 )) # (\r_erase_active~q  & 
// (((!r_erase_addr[14] & r_erase_addr[13])))) ) )

	.dataa(!\Mult0~333 ),
	.datab(!r_erase_addr[14]),
	.datac(!r_erase_addr[13]),
	.datad(!\r_erase_active~q ),
	.datae(gnd),
	.dataf(!\Mult0~334 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0 .lut_mask = 64'h550C550C000C000C;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N27
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  = ( \Mult0~335  & ( (!\r_erase_active~q  & (((!\Mult0~338 )))) # (\r_erase_active~q  & (!r_erase_addr[18] & (r_erase_addr[15]))) ) ) # ( !\Mult0~335  & ( (\r_erase_active~q  & 
// (!r_erase_addr[18] & r_erase_addr[15])) ) )

	.dataa(!\r_erase_active~q ),
	.datab(!r_erase_addr[18]),
	.datac(!r_erase_addr[15]),
	.datad(!\Mult0~338 ),
	.datae(gnd),
	.dataf(!\Mult0~335 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1 .lut_mask = 64'h04040404AE04AE04;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N27
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  = ( \Mult0~336  & ( (!r_erase_addr[16] & (\r_erase_active~q  & !r_erase_addr[17])) ) ) # ( !\Mult0~336  & ( (!\r_erase_active~q  & (((!\Mult0~337 )))) # (\r_erase_active~q  & 
// (!r_erase_addr[16] & ((!r_erase_addr[17])))) ) )

	.dataa(!r_erase_addr[16]),
	.datab(!\r_erase_active~q ),
	.datac(!\Mult0~337 ),
	.datad(!r_erase_addr[17]),
	.datae(gnd),
	.dataf(!\Mult0~336 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2 .lut_mask = 64'hE2C0E2C022002200;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1 .lut_mask = 64'h0000000005050505;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N9
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [15] & ( !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [18] & 
// (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & \hdmi_ctrl|r_pixel_address [13]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [18]),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [13]),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N39
cyclonev_lcell_comb \r_erase_active~_wirecell (
// Equation(s):
// \r_erase_active~_wirecell_combout  = ( !\r_erase_active~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_erase_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_erase_active~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_erase_active~_wirecell .extended_lut = "off";
defparam \r_erase_active~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \r_erase_active~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \s_mux_addr_a[0]~0 (
// Equation(s):
// \s_mux_addr_a[0]~0_combout  = ( \Mult0~mac_resulta  & ( (!\r_erase_active~q ) # (r_erase_addr[0]) ) ) # ( !\Mult0~mac_resulta  & ( (r_erase_addr[0] & \r_erase_active~q ) ) )

	.dataa(!r_erase_addr[0]),
	.datab(!\r_erase_active~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult0~mac_resulta ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[0]~0 .extended_lut = "off";
defparam \s_mux_addr_a[0]~0 .lut_mask = 64'h1111DDDD1111DDDD;
defparam \s_mux_addr_a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \s_mux_addr_a[1]~1 (
// Equation(s):
// \s_mux_addr_a[1]~1_combout  = ( \Mult0~321  & ( (!\r_erase_active~q ) # (r_erase_addr[1]) ) ) # ( !\Mult0~321  & ( (r_erase_addr[1] & \r_erase_active~q ) ) )

	.dataa(!r_erase_addr[1]),
	.datab(!\r_erase_active~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult0~321 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[1]~1 .extended_lut = "off";
defparam \s_mux_addr_a[1]~1 .lut_mask = 64'h1111DDDD1111DDDD;
defparam \s_mux_addr_a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \s_mux_addr_a[2]~2 (
// Equation(s):
// \s_mux_addr_a[2]~2_combout  = ( \Mult0~322  & ( (!\r_erase_active~q ) # (r_erase_addr[2]) ) ) # ( !\Mult0~322  & ( (\r_erase_active~q  & r_erase_addr[2]) ) )

	.dataa(!\r_erase_active~q ),
	.datab(gnd),
	.datac(!r_erase_addr[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~322 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[2]~2 .extended_lut = "off";
defparam \s_mux_addr_a[2]~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \s_mux_addr_a[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \s_mux_addr_a[3]~3 (
// Equation(s):
// \s_mux_addr_a[3]~3_combout  = ( r_erase_addr[3] & ( \Mult0~323  ) ) # ( !r_erase_addr[3] & ( \Mult0~323  & ( !\r_erase_active~q  ) ) ) # ( r_erase_addr[3] & ( !\Mult0~323  & ( \r_erase_active~q  ) ) )

	.dataa(gnd),
	.datab(!\r_erase_active~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!r_erase_addr[3]),
	.dataf(!\Mult0~323 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[3]~3 .extended_lut = "off";
defparam \s_mux_addr_a[3]~3 .lut_mask = 64'h00003333CCCCFFFF;
defparam \s_mux_addr_a[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \s_mux_addr_a[4]~4 (
// Equation(s):
// \s_mux_addr_a[4]~4_combout  = ( \Mult0~324  & ( r_erase_addr[4] ) ) # ( !\Mult0~324  & ( r_erase_addr[4] & ( \r_erase_active~q  ) ) ) # ( \Mult0~324  & ( !r_erase_addr[4] & ( !\r_erase_active~q  ) ) )

	.dataa(gnd),
	.datab(!\r_erase_active~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult0~324 ),
	.dataf(!r_erase_addr[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[4]~4 .extended_lut = "off";
defparam \s_mux_addr_a[4]~4 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \s_mux_addr_a[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \s_mux_addr_a[5]~5 (
// Equation(s):
// \s_mux_addr_a[5]~5_combout  = ( \Mult0~325  & ( (!\r_erase_active~q ) # (r_erase_addr[5]) ) ) # ( !\Mult0~325  & ( (\r_erase_active~q  & r_erase_addr[5]) ) )

	.dataa(gnd),
	.datab(!\r_erase_active~q ),
	.datac(!r_erase_addr[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~325 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[5]~5 .extended_lut = "off";
defparam \s_mux_addr_a[5]~5 .lut_mask = 64'h03030303CFCFCFCF;
defparam \s_mux_addr_a[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \s_mux_addr_a[6]~6 (
// Equation(s):
// \s_mux_addr_a[6]~6_combout  = ( r_erase_addr[6] & ( (\Mult0~326 ) # (\r_erase_active~q ) ) ) # ( !r_erase_addr[6] & ( (!\r_erase_active~q  & \Mult0~326 ) ) )

	.dataa(!\r_erase_active~q ),
	.datab(gnd),
	.datac(!\Mult0~326 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!r_erase_addr[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[6]~6 .extended_lut = "off";
defparam \s_mux_addr_a[6]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \s_mux_addr_a[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N45
cyclonev_lcell_comb \s_mux_addr_a[7]~7 (
// Equation(s):
// \s_mux_addr_a[7]~7_combout  = ( \Mult0~327  & ( (!\r_erase_active~q ) # (r_erase_addr[7]) ) ) # ( !\Mult0~327  & ( (\r_erase_active~q  & r_erase_addr[7]) ) )

	.dataa(!\r_erase_active~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!r_erase_addr[7]),
	.datae(gnd),
	.dataf(!\Mult0~327 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[7]~7 .extended_lut = "off";
defparam \s_mux_addr_a[7]~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \s_mux_addr_a[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \s_mux_addr_a[8]~8 (
// Equation(s):
// \s_mux_addr_a[8]~8_combout  = (!\r_erase_active~q  & ((\Mult0~328 ))) # (\r_erase_active~q  & (r_erase_addr[8]))

	.dataa(!\r_erase_active~q ),
	.datab(!r_erase_addr[8]),
	.datac(!\Mult0~328 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[8]~8 .extended_lut = "off";
defparam \s_mux_addr_a[8]~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \s_mux_addr_a[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N33
cyclonev_lcell_comb \s_mux_addr_a[9]~9 (
// Equation(s):
// \s_mux_addr_a[9]~9_combout  = ( \Mult0~329  & ( (!\r_erase_active~q ) # (r_erase_addr[9]) ) ) # ( !\Mult0~329  & ( (\r_erase_active~q  & r_erase_addr[9]) ) )

	.dataa(!\r_erase_active~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!r_erase_addr[9]),
	.datae(gnd),
	.dataf(!\Mult0~329 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[9]~9 .extended_lut = "off";
defparam \s_mux_addr_a[9]~9 .lut_mask = 64'h00550055AAFFAAFF;
defparam \s_mux_addr_a[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \s_mux_addr_a[10]~10 (
// Equation(s):
// \s_mux_addr_a[10]~10_combout  = ( \Mult0~330  & ( (!\r_erase_active~q ) # (r_erase_addr[10]) ) ) # ( !\Mult0~330  & ( (r_erase_addr[10] & \r_erase_active~q ) ) )

	.dataa(gnd),
	.datab(!r_erase_addr[10]),
	.datac(!\r_erase_active~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~330 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[10]~10 .extended_lut = "off";
defparam \s_mux_addr_a[10]~10 .lut_mask = 64'h03030303F3F3F3F3;
defparam \s_mux_addr_a[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N3
cyclonev_lcell_comb \s_mux_addr_a[11]~11 (
// Equation(s):
// \s_mux_addr_a[11]~11_combout  = ( r_erase_addr[11] & ( \Mult0~331  ) ) # ( !r_erase_addr[11] & ( \Mult0~331  & ( !\r_erase_active~q  ) ) ) # ( r_erase_addr[11] & ( !\Mult0~331  & ( \r_erase_active~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r_erase_active~q ),
	.datad(gnd),
	.datae(!r_erase_addr[11]),
	.dataf(!\Mult0~331 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[11]~11 .extended_lut = "off";
defparam \s_mux_addr_a[11]~11 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \s_mux_addr_a[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \s_mux_addr_a[12]~12 (
// Equation(s):
// \s_mux_addr_a[12]~12_combout  = ( \Mult0~332  & ( (!\r_erase_active~q ) # (r_erase_addr[12]) ) ) # ( !\Mult0~332  & ( (\r_erase_active~q  & r_erase_addr[12]) ) )

	.dataa(!\r_erase_active~q ),
	.datab(!r_erase_addr[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~332 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[12]~12 .extended_lut = "off";
defparam \s_mux_addr_a[12]~12 .lut_mask = 64'h11111111BBBBBBBB;
defparam \s_mux_addr_a[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N22
dffeas \hdmi_ctrl|r_pixel_address[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[7] .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N37
dffeas \hdmi_ctrl|r_pixel_address[12]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[12]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X46_Y20_N55
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N27
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  = ( \Mult0~333  & ( (!r_erase_addr[13] & (!r_erase_addr[14] & \r_erase_active~q )) ) ) # ( !\Mult0~333  & ( (!\r_erase_active~q  & (((!\Mult0~334 )))) # (\r_erase_active~q  & 
// (!r_erase_addr[13] & ((!r_erase_addr[14])))) ) )

	.dataa(!r_erase_addr[13]),
	.datab(!\Mult0~334 ),
	.datac(!r_erase_addr[14]),
	.datad(!\r_erase_active~q ),
	.datae(gnd),
	.dataf(!\Mult0~333 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0 .lut_mask = 64'hCCA0CCA000A000A0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  = ( \Mult0~335  & ( (\r_erase_active~q  & (!r_erase_addr[18] & !r_erase_addr[15])) ) ) # ( !\Mult0~335  & ( (!\r_erase_active~q  & (((!\Mult0~338 )))) # (\r_erase_active~q  & 
// (!r_erase_addr[18] & (!r_erase_addr[15]))) ) )

	.dataa(!\r_erase_active~q ),
	.datab(!r_erase_addr[18]),
	.datac(!r_erase_addr[15]),
	.datad(!\Mult0~338 ),
	.datae(gnd),
	.dataf(!\Mult0~335 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0 .lut_mask = 64'hEA40EA4040404040;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N3
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w[3] (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3] = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w[3] .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w[3] .lut_mask = 64'h0000000000000F0F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3] (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3] = ( !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( !\hdmi_ctrl|r_pixel_address [13] & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [18]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [18]),
	.datae(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3] .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3] .lut_mask = 64'h8000000000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3 .lut_mask = 64'h0000000003030303;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [15] & ( !\hdmi_ctrl|r_pixel_address [13] & ( (!\hdmi_ctrl|r_pixel_address [18] & (!\hdmi_ctrl|r_pixel_address [16] & 
// (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [14]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [18]),
	.datab(!\hdmi_ctrl|r_pixel_address [16]),
	.datac(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [14]),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1 .lut_mask = 64'h0000000005050505;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N15
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [13] & ( !\hdmi_ctrl|r_pixel_address [15] & ( (!\hdmi_ctrl|r_pixel_address [18] & (!\hdmi_ctrl|r_pixel_address [16] & 
// (!\hdmi_ctrl|r_pixel_address [14] & !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [18]),
	.datab(!\hdmi_ctrl|r_pixel_address [16]),
	.datac(!\hdmi_ctrl|r_pixel_address [14]),
	.datad(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [13]),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X46_Y20_N25
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  = ( r_erase_addr[13] & ( \Mult0~334  & ( (!\r_erase_active~q  & !\Mult0~333 ) ) ) ) # ( !r_erase_addr[13] & ( \Mult0~334  & ( (!\r_erase_active~q  & (!\Mult0~333 )) # 
// (\r_erase_active~q  & ((r_erase_addr[14]))) ) ) ) # ( !r_erase_addr[13] & ( !\Mult0~334  & ( (\r_erase_active~q  & r_erase_addr[14]) ) ) )

	.dataa(gnd),
	.datab(!\r_erase_active~q ),
	.datac(!\Mult0~333 ),
	.datad(!r_erase_addr[14]),
	.datae(!r_erase_addr[13]),
	.dataf(!\Mult0~334 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0 .lut_mask = 64'h00330000C0F3C0C0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1 .lut_mask = 64'h0000000000000F0F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [15] & ( !\hdmi_ctrl|r_pixel_address [18] & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (!\hdmi_ctrl|r_pixel_address [13] & \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  = ( \r_erase_active~q  & ( \Mult0~333  & ( (r_erase_addr[13] & r_erase_addr[14]) ) ) ) # ( !\r_erase_active~q  & ( \Mult0~333  & ( \Mult0~334  ) ) ) # ( \r_erase_active~q  & ( 
// !\Mult0~333  & ( (r_erase_addr[13] & r_erase_addr[14]) ) ) )

	.dataa(!r_erase_addr[13]),
	.datab(!r_erase_addr[14]),
	.datac(!\Mult0~334 ),
	.datad(gnd),
	.datae(!\r_erase_active~q ),
	.dataf(!\Mult0~333 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0 .lut_mask = 64'h000011110F0F1111;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0 .lut_mask = 64'h0000000000003333;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [13] & ( !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [18] & 
// (!\hdmi_ctrl|r_pixel_address [15] & \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [18]),
	.datac(!\hdmi_ctrl|r_pixel_address [15]),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [13]),
	.dataf(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1 .lut_mask = 64'h0000000000000F0F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N27
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [18] & ( \hdmi_ctrl|r_pixel_address [13] & ( (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address [16] & 
// (\hdmi_ctrl|r_pixel_address [15] & !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address [16]),
	.datac(!\hdmi_ctrl|r_pixel_address [15]),
	.datad(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N7
dffeas \hdmi_ctrl|r_pixel_address[2]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\hdmi_ctrl|process_3~0_combout ),
	.sload(gnd),
	.ena(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|r_pixel_address[2]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmi_ctrl|r_pixel_address[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N15
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0 .lut_mask = 64'h0000000000005555;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address [13] & !\hdmi_ctrl|r_pixel_address [18]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address [18]),
	.datae(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h04340737C4F4C7F7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  = ( \Mult0~337  & ( (r_erase_addr[16] & (\r_erase_active~q  & !r_erase_addr[17])) ) ) # ( !\Mult0~337  & ( (!\r_erase_active~q  & (((\Mult0~336 )))) # (\r_erase_active~q  & 
// (r_erase_addr[16] & ((!r_erase_addr[17])))) ) )

	.dataa(!r_erase_addr[16]),
	.datab(!\r_erase_active~q ),
	.datac(!\Mult0~336 ),
	.datad(!r_erase_addr[17]),
	.datae(gnd),
	.dataf(!\Mult0~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0 .lut_mask = 64'h1D0C1D0C11001100;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datac(gnd),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0 .lut_mask = 64'h0000000000330033;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N45
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [13] & ( !\hdmi_ctrl|r_pixel_address [15] & ( (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (!\hdmi_ctrl|r_pixel_address [18] & \hdmi_ctrl|r_pixel_address [16]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(!\hdmi_ctrl|r_pixel_address [16]),
	.datae(!\hdmi_ctrl|r_pixel_address [13]),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0 .lut_mask = 64'h0000004000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N9
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0 .lut_mask = 64'h0000000000000F0F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N27
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [13] & ( \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( (\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address [18] & !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [13]),
	.dataf(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0 .lut_mask = 64'h0000000003030303;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [16] & ( !\hdmi_ctrl|r_pixel_address [18] & ( (\hdmi_ctrl|r_pixel_address [13] & (\hdmi_ctrl|r_pixel_address [15] & 
// (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [16]),
	.dataf(!\hdmi_ctrl|r_pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0 .lut_mask = 64'h0000010000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0 .lut_mask = 64'h0000000000005555;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [15] & ( !\hdmi_ctrl|r_pixel_address [13] & ( (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address [16] & !\hdmi_ctrl|r_pixel_address [18]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [16]),
	.datad(!\hdmi_ctrl|r_pixel_address [18]),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0 .lut_mask = 64'h0000040000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h3535000F3535F0FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N21
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [18] & ( \hdmi_ctrl|r_pixel_address [15] & ( (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address [16] & \hdmi_ctrl|r_pixel_address [13]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [16]),
	.datad(!\hdmi_ctrl|r_pixel_address [13]),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N21
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( \hdmi_ctrl|r_pixel_address [13] & ( (\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [18]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [18]),
	.datae(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [18] & ( \hdmi_ctrl|r_pixel_address [16] & ( (!\hdmi_ctrl|r_pixel_address [13] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1 .lut_mask = 64'h0000000005050505;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [15] & ( !\hdmi_ctrl|r_pixel_address [18] & ( (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & 
// (!\hdmi_ctrl|r_pixel_address [13] & \hdmi_ctrl|r_pixel_address [16]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address [16]),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77~portbdataout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h0035F0350F35FF35;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \s_mux_addr_a[15]~13 (
// Equation(s):
// \s_mux_addr_a[15]~13_combout  = ( \Mult0~335  & ( (!\r_erase_active~q ) # (r_erase_addr[15]) ) ) # ( !\Mult0~335  & ( (\r_erase_active~q  & r_erase_addr[15]) ) )

	.dataa(gnd),
	.datab(!\r_erase_active~q ),
	.datac(!r_erase_addr[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~335 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[15]~13 .extended_lut = "off";
defparam \s_mux_addr_a[15]~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \s_mux_addr_a[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N3
cyclonev_lcell_comb \s_mux_addr_a[18]~14 (
// Equation(s):
// \s_mux_addr_a[18]~14_combout  = ( \Mult0~338  & ( (!\r_erase_active~q ) # (r_erase_addr[18]) ) ) # ( !\Mult0~338  & ( (r_erase_addr[18] & \r_erase_active~q ) ) )

	.dataa(!r_erase_addr[18]),
	.datab(gnd),
	.datac(!\r_erase_active~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~338 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s_mux_addr_a[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s_mux_addr_a[18]~14 .extended_lut = "off";
defparam \s_mux_addr_a[18]~14 .lut_mask = 64'h05050505F5F5F5F5;
defparam \s_mux_addr_a[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  & ( (!\s_mux_addr_a[15]~13_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & \s_mux_addr_a[18]~14_combout )) ) )

	.dataa(gnd),
	.datab(!\s_mux_addr_a[15]~13_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datad(!\s_mux_addr_a[18]~14_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0 .lut_mask = 64'h00000000000C000C;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( \hdmi_ctrl|r_pixel_address [18] & ( (\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address [13] & \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout ,\r_erase_active~_wirecell_combout ,\r_erase_active~_wirecell_combout ,\r_erase_active~_wirecell_combout ,\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,
\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],
\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_address_width = 11;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_data_width = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_last_address = 2047;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_address_width = 11;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_data_width = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_last_address = 2047;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N45
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( (!\s_mux_addr_a[15]~13_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout  & \s_mux_addr_a[18]~14_combout )) ) )

	.dataa(!\s_mux_addr_a[15]~13_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datac(gnd),
	.datad(!\s_mux_addr_a[18]~14_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0 .lut_mask = 64'h0000000000220022;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [15] & ( \hdmi_ctrl|r_pixel_address [18] & ( (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address [13] & \hdmi_ctrl|r_pixel_address [16]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address [16]),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout  & ( (!\s_mux_addr_a[15]~13_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  & \s_mux_addr_a[18]~14_combout )) ) )

	.dataa(!\s_mux_addr_a[15]~13_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datac(gnd),
	.datad(!\s_mux_addr_a[18]~14_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0 .lut_mask = 64'h0000000000220022;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [18] & ( !\hdmi_ctrl|r_pixel_address [15] & ( (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address [16] & !\hdmi_ctrl|r_pixel_address [13]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [16]),
	.datad(!\hdmi_ctrl|r_pixel_address [13]),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N45
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a341 ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333~portbdataout )))) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a341  & (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333~portbdataout )))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a341 ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a333~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a325~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0 .lut_mask = 64'h0434C4F40434C4F4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout  = (!\s_mux_addr_a[15]~13_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & \s_mux_addr_a[18]~14_combout )))

	.dataa(!\s_mux_addr_a[15]~13_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datad(!\s_mux_addr_a[18]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0 .lut_mask = 64'h0002000200020002;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [13] & ( !\hdmi_ctrl|r_pixel_address [15] & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address [18] & !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [13]),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  & ( (!\s_mux_addr_a[15]~13_combout  & (\s_mux_addr_a[18]~14_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\s_mux_addr_a[15]~13_combout ),
	.datac(!\s_mux_addr_a[18]~14_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0 .lut_mask = 64'h00000000000C000C;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [14] & ( \hdmi_ctrl|r_pixel_address [13] & ( (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address [15] & 
// (\hdmi_ctrl|r_pixel_address [18] & !\hdmi_ctrl|r_pixel_address [16]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(!\hdmi_ctrl|r_pixel_address [16]),
	.datae(!\hdmi_ctrl|r_pixel_address [14]),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N15
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout  = ( !\s_mux_addr_a[15]~13_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  & \s_mux_addr_a[18]~14_combout )) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datac(gnd),
	.datad(!\s_mux_addr_a[18]~14_combout ),
	.datae(gnd),
	.dataf(!\s_mux_addr_a[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0 .lut_mask = 64'h0011001100000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N57
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [18] & ( !\hdmi_ctrl|r_pixel_address [15] & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [13]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [13]),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout  = (!\s_mux_addr_a[15]~13_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & \s_mux_addr_a[18]~14_combout )))

	.dataa(!\s_mux_addr_a[15]~13_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datad(!\s_mux_addr_a[18]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0 .lut_mask = 64'h0002000200020002;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [16] & ( \hdmi_ctrl|r_pixel_address [18] & ( (!\hdmi_ctrl|r_pixel_address [13] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [16]),
	.dataf(!\hdmi_ctrl|r_pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a269~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a285~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a277~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a261~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N9
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout  = ( \s_mux_addr_a[15]~13_combout  & ( (\s_mux_addr_a[18]~14_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout )) ) )

	.dataa(!\s_mux_addr_a[18]~14_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datae(gnd),
	.dataf(!\s_mux_addr_a[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0 .lut_mask = 64'h0000000000050005;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [15] & ( !\hdmi_ctrl|r_pixel_address [13] & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & \hdmi_ctrl|r_pixel_address [18]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [18]),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout  = ( \s_mux_addr_a[15]~13_combout  & ( (\s_mux_addr_a[18]~14_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout )) ) )

	.dataa(!\s_mux_addr_a[18]~14_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\s_mux_addr_a[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0 .lut_mask = 64'h0000000000050005;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( \hdmi_ctrl|r_pixel_address [18] & ( (\hdmi_ctrl|r_pixel_address [13] & (\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [16]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [16]),
	.datae(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N57
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  & ( (\s_mux_addr_a[18]~14_combout  & (\s_mux_addr_a[15]~13_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout )) ) )

	.dataa(!\s_mux_addr_a[18]~14_combout ),
	.datab(!\s_mux_addr_a[15]~13_combout ),
	.datac(gnd),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [18] & ( !\hdmi_ctrl|r_pixel_address [16] & ( (\hdmi_ctrl|r_pixel_address [13] & (\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0 .lut_mask = 64'h0000001000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout  = ( \s_mux_addr_a[15]~13_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  & \s_mux_addr_a[18]~14_combout )) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~2_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datac(gnd),
	.datad(!\s_mux_addr_a[18]~14_combout ),
	.datae(gnd),
	.dataf(!\s_mux_addr_a[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [13] & ( \hdmi_ctrl|r_pixel_address [18] & ( (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & (!\hdmi_ctrl|r_pixel_address [16] & 
// (!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & \hdmi_ctrl|r_pixel_address [15]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address [16]),
	.datac(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [15]),
	.datae(!\hdmi_ctrl|r_pixel_address [13]),
	.dataf(!\hdmi_ctrl|r_pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293~portbdataout ) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a293~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a301~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a317~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a309~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0 .lut_mask = 64'h5050303F5F5F303F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0_combout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0_combout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w5_n9_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1 .lut_mask = 64'h0C0C44443F3F4444;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout  = ( \Mult0~336  & ( (!r_erase_addr[16] & (\r_erase_active~q  & r_erase_addr[17])) ) ) # ( !\Mult0~336  & ( (!\r_erase_active~q  & (((\Mult0~337 )))) # (\r_erase_active~q  & 
// (!r_erase_addr[16] & ((r_erase_addr[17])))) ) )

	.dataa(!r_erase_addr[16]),
	.datab(!\Mult0~337 ),
	.datac(!\r_erase_active~q ),
	.datad(!r_erase_addr[17]),
	.datae(gnd),
	.dataf(!\Mult0~336 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0 .lut_mask = 64'h303A303A000A000A;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout  = (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ))

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datac(gnd),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0 .lut_mask = 64'h0011001100110011;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N3
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( !\hdmi_ctrl|r_pixel_address [16] & ( (!\hdmi_ctrl|r_pixel_address [18] & (\hdmi_ctrl|r_pixel_address [15] & 
// (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & \hdmi_ctrl|r_pixel_address [13]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [18]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [13]),
	.datae(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0 .lut_mask = 64'h0000000200000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout  = ( \Mult0~337  & ( (!\r_erase_active~q  & (((\Mult0~336 )))) # (\r_erase_active~q  & (r_erase_addr[16] & ((r_erase_addr[17])))) ) ) # ( !\Mult0~337  & ( (r_erase_addr[16] & 
// (\r_erase_active~q  & r_erase_addr[17])) ) )

	.dataa(!r_erase_addr[16]),
	.datab(!\r_erase_active~q ),
	.datac(!\Mult0~336 ),
	.datad(!r_erase_addr[17]),
	.datae(gnd),
	.dataf(!\Mult0~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0 .lut_mask = 64'h001100110C1D0C1D;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [16] & ( !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( (!\hdmi_ctrl|r_pixel_address [18] & (\hdmi_ctrl|r_pixel_address [15] & 
// (\hdmi_ctrl|r_pixel_address [13] & \hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [18]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [16]),
	.dataf(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0 .lut_mask = 64'h0000000200000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout  = (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ))

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datac(gnd),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0 .lut_mask = 64'h0011001100110011;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [18] & ( \hdmi_ctrl|r_pixel_address [16] & ( (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address [13] & \hdmi_ctrl|r_pixel_address [15]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address [15]),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0 .lut_mask = 64'h0000000000010000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0 .lut_mask = 64'h0000000005050505;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N3
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [18] & ( \hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( (\hdmi_ctrl|r_pixel_address [13] & (\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address [16] & !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address [16]),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a189~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a237~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a253~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a173~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .lut_mask = 64'h0055FF55330F330F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0 .lut_mask = 64'h0000000000003333;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N15
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [18] & ( \hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( (\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [13]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [13]),
	.datae(!\hdmi_ctrl|r_pixel_address [18]),
	.dataf(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1 .lut_mask = 64'h0000000011111111;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N15
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (!\hdmi_ctrl|r_pixel_address [18] & !\hdmi_ctrl|r_pixel_address [13]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(!\hdmi_ctrl|r_pixel_address [13]),
	.datae(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N21
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [15] & ( \hdmi_ctrl|r_pixel_address [16] & ( (!\hdmi_ctrl|r_pixel_address [13] & (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (!\hdmi_ctrl|r_pixel_address [18] & !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout  = (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ))

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0 .lut_mask = 64'h0003000300030003;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( !\hdmi_ctrl|r_pixel_address [13] & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [18] & 
// (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [15]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [18]),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [15]),
	.datae(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N27
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213~portbdataout  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a213~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a133~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a197~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a149~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .lut_mask = 64'h300530F53F053FF5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & ( !\hdmi_ctrl|r_pixel_address [15] & ( (!\hdmi_ctrl|r_pixel_address [16] & (!\hdmi_ctrl|r_pixel_address [18] & 
// (\hdmi_ctrl|r_pixel_address [13] & !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address [18]),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N21
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datac(gnd),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0 .lut_mask = 64'h0000000000330033;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [16] & ( \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( (!\hdmi_ctrl|r_pixel_address [18] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (\hdmi_ctrl|r_pixel_address [13] & \hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [18]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address [13]),
	.datad(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [16]),
	.dataf(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout  = (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ))

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~0_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0 .lut_mask = 64'h0005000500050005;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N9
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( \hdmi_ctrl|r_pixel_address [16] & ( (!\hdmi_ctrl|r_pixel_address [18] & (!\hdmi_ctrl|r_pixel_address [15] & 
// (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & \hdmi_ctrl|r_pixel_address [13]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [18]),
	.datab(!\hdmi_ctrl|r_pixel_address [15]),
	.datac(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [13]),
	.datae(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~0_combout ),
	.datac(gnd),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0 .lut_mask = 64'h0000000000330033;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [15] & ( \hdmi_ctrl|r_pixel_address [13] & ( (\hdmi_ctrl|r_pixel_address [16] & (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [18]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [18]),
	.datae(!\hdmi_ctrl|r_pixel_address [15]),
	.dataf(!\hdmi_ctrl|r_pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a141~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a157~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a205~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a221~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .lut_mask = 64'h202A707A252F757F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N9
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0 .lut_mask = 64'h0000000000005555;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [16] & ( \hdmi_ctrl|r_pixel_address [15] & ( (!\hdmi_ctrl|r_pixel_address [13] & (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & !\hdmi_ctrl|r_pixel_address [18]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datad(!\hdmi_ctrl|r_pixel_address [18]),
	.datae(!\hdmi_ctrl|r_pixel_address [16]),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout  = ( !\hdmi_ctrl|r_pixel_address [13] & ( \hdmi_ctrl|r_pixel_address [15] & ( (\hdmi_ctrl|r_pixel_address [16] & (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (!\hdmi_ctrl|r_pixel_address [18] & \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [16]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datae(!\hdmi_ctrl|r_pixel_address [13]),
	.dataf(!\hdmi_ctrl|r_pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N3
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout  = (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ))

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0 .lut_mask = 64'h0005000500050005;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N45
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( !\hdmi_ctrl|r_pixel_address [16] & ( (!\hdmi_ctrl|r_pixel_address [13] & (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (\hdmi_ctrl|r_pixel_address [15] & !\hdmi_ctrl|r_pixel_address [18]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [15]),
	.datad(!\hdmi_ctrl|r_pixel_address [18]),
	.datae(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.dataf(!\hdmi_ctrl|r_pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0 .lut_mask = 64'h0000020000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1 .lut_mask = 64'h0000000000550055;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout  = ( \hdmi_ctrl|r_pixel_address [16] & ( !\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q  & ( (!\hdmi_ctrl|r_pixel_address [13] & (\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q  & 
// (!\hdmi_ctrl|r_pixel_address [18] & \hdmi_ctrl|r_pixel_address [15]))) ) ) )

	.dataa(!\hdmi_ctrl|r_pixel_address [13]),
	.datab(!\hdmi_ctrl|r_pixel_address[17]~DUPLICATE_q ),
	.datac(!\hdmi_ctrl|r_pixel_address [18]),
	.datad(!\hdmi_ctrl|r_pixel_address [15]),
	.datae(!\hdmi_ctrl|r_pixel_address [16]),
	.dataf(!\hdmi_ctrl|r_pixel_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a165~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a245~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a181~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a229~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .lut_mask = 64'h550F550F0033FF33;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1_combout ))))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5])) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a215~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a135~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a199~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a151~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .lut_mask = 64'h330033FF0F550F55;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N57
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175~portbdataout ) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a191~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a175~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a255~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a239~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .lut_mask = 64'h3030505F3F3F505F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a207~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a159~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a223~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a143~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .lut_mask = 64'h0033FF33550F550F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a247~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a183~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a231~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a167~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .lut_mask = 64'h0033FF330F550F55;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .lut_mask = 64'h500350F35F035FF3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95~portbdataout  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h330F330F0055FF55;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h220A770A225F775F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h00CC33FF47474747;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .lut_mask = 64'h00F035350FFF3535;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271~portbdataout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a279~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a287~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a271~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a263~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .lut_mask = 64'h0033CCFF47474747;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N57
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a343 ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a343 ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335~portbdataout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a335~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a343 ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a327~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0 .lut_mask = 64'h1111BBBB0A0A0A0A;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_first_bit_number = 7;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319~portbdataout ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a303~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a295~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a319~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a311~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0_combout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0_combout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0_combout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w7_n9_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1 .lut_mask = 64'h505030305F5F3030;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ))) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout )))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2 .lut_mask = 64'h048C048C26AE26AE;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h05F5303005F53F3F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118~portbdataout  & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h0350F350035FF35F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14~portbdataout )) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N57
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ))))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ))))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230~portbdataout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a166~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a230~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a182~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a246~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .lut_mask = 64'h447744770C0C3F3F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254~portbdataout  ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238~portbdataout  ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190~portbdataout  ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174~portbdataout  ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a190~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a254~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a174~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a238~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206~portbdataout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a222~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a206~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a142~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a158~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a134~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a198~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a214~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a150~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ))))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ))))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286~portbdataout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270~portbdataout )) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a270~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a286~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a262~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a278~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a342  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326~portbdataout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a342  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a342 ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a326~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a334~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0 .lut_mask = 64'h303050503F3F5050;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310~portbdataout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302~portbdataout  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a302~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a310~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a318~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a294~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0 .lut_mask = 64'h0350035FF350F35F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w6_n9_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1 .lut_mask = 64'h20202A2A70707A7A;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout )))) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ))))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178~portbdataout )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162~portbdataout  & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a162~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a178~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a242~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a226~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .lut_mask = 64'h207025752A7A2F7F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a218~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a202~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a138~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a154~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .lut_mask = 64'h0F3300550F33FF55;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a170~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a234~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a186~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a250~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .lut_mask = 64'h550F550F330033FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210~portbdataout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130~portbdataout  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130~portbdataout  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a130~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a210~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a194~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a146~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .lut_mask = 64'h05220577AF22AF77;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a298~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a290~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a314~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a306~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a266~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a282~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a274~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a258~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .lut_mask = 64'h0055FF550F330F33;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3542w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4308w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\r_erase_active~_wirecell_combout ,\r_erase_active~_wirecell_combout ,\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,
\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],
\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_address_width = 11;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_data_width = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_last_address = 2047;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_address_width = 11;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_data_width = 5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_last_address = 2047;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a338  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a338  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a338  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a338  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322~portbdataout  & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a322~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a338 ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a330~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0 .lut_mask = 64'h404070704C4C7C7C;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0_combout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0_combout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n9_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1 .lut_mask = 64'h0C0C44443F3F4444;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ))))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ))))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h3050305F3F503F5F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h350035F0350F35FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h000F3535F0FF3535;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .lut_mask = 64'h404C434F707C737F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]) # ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1_combout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ))) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1_combout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2 .lut_mask = 64'h042604268CAE8CAE;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328~portbdataout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336~portbdataout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a336~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a328~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a320~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h03035050F3F35050;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304~portbdataout ) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304~portbdataout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a296~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a312~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a304~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a288~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0 .lut_mask = 64'h000F5353F0FF5353;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280~portbdataout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256~portbdataout  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256~portbdataout  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a256~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a280~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a264~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a272~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .lut_mask = 64'h2205770522AF77AF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n9_mux_dataout~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h10101C1CD0D0DCDC;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h272700AA272755FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0055FF55330F330F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h0035F0350F35FF35;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X46_Y20_N5
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136~portbdataout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b 
// [3] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a232~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a136~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a200~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .lut_mask = 64'h30053F0530F53FF5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152~portbdataout ) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a152~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a216~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a248~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a184~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .lut_mask = 64'h5050303F5F5F303F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b 
// [3] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240~portbdataout ))))) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240~portbdataout ))))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a176~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a240~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a208~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y20_N32
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N56
dffeas \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|r_pixel_address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a160~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a224~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .lut_mask = 64'h0C3F44440C3F7777;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .lut_mask = 64'h000F5533FF0F5533;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5])) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout )))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h028A028A46CE46CE;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h0033FF33550F550F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h0F5533000F5533FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h202A252F707A757F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h550055FF330F330F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y17_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321~portbdataout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a321~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a329~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a337~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0 .lut_mask = 64'h303000F03F3F00F0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281~portbdataout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257~portbdataout  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257~portbdataout  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a257~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a281~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a273~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a265~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a297~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a289~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a305~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a313~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0_combout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w1_n9_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1 .lut_mask = 64'h1D1D00001D1DCCCC;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249~portbdataout ))))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249~portbdataout ))))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a233~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a249~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a169~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a185~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193~portbdataout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145~portbdataout )) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a193~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a209~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225~portbdataout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225~portbdataout )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225~portbdataout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a177~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a225~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a161~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a241~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .lut_mask = 64'h0350F350035FF35F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N30
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217~portbdataout ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a137~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a217~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a201~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a153~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .lut_mask = 64'h227705052277AFAF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N33
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1_combout ))))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5])) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107~portbdataout )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h051105BBAF11AFBB;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N45
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h5500330F55FF330F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h330F0055330FFF55;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67~portbdataout )) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h05F505F530303F3F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .lut_mask = 64'h0505F5F503F303F3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187~portbdataout ))))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187~portbdataout ))))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a171~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a187~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a235~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a251~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .lut_mask = 64'h50305F30503F5F3F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N51
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a195~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a131~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a147~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a211~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .lut_mask = 64'h330F5500330F55FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155~portbdataout ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a139~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a155~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a203~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a219~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .lut_mask = 64'h44770C0C44773F3F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163~portbdataout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a227~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a163~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a179~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a243~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .lut_mask = 64'h330F5500330F55FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .lut_mask = 64'h330F330F0055FF55;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N27
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a339 ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331~portbdataout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a339 ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a331~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a339 ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a323~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0 .lut_mask = 64'h03034444CFCF4444;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a307~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a291~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a299~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a315~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0 .lut_mask = 64'h0C443F440C773F77;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_first_bit_number = 3;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N57
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259~portbdataout )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259~portbdataout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283~portbdataout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1] & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a283~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a259~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a275~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a267~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N6
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0_combout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3] & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0_combout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3]) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0_combout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0_combout  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3]) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n9_mux_dataout~0_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1 .lut_mask = 64'h0505F5F500F000F0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout )))) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ))))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2_combout )) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w2_n0_mux_dataout~2_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w1_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w3_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000001010101;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3086w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3847w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3076w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3837w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3116w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3877w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3126w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3887w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h0C3F0C3F44447777;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3066w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3827w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3049w [3]),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3106w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3867w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3096w[3]~3_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3857w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N12
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2])) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3180w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3942w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3170w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3932w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3210w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3972w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3220w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3982w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h303F303F50505F5F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3190w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3952w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3160w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3922w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3149w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3911w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3200w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode3962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N54
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76~portbdataout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h03F3505003F35F5F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .lut_mask = 64'h3050305F3F503F5F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3356w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4120w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3263w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4026w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3242w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4005w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3335w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4099w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212~portbdataout )) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212~portbdataout )) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132~portbdataout ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132~portbdataout ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a212~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a148~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a132~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a196~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3253w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4016w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3366w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4130w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3346w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4110w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3273w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4036w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N27
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220~portbdataout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140~portbdataout  & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220~portbdataout )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140~portbdataout  & (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a140~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a220~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a204~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a156~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3293w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4056w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3406w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4170w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3313w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4076w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3386w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4150w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252~portbdataout ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188~portbdataout ))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172~portbdataout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188~portbdataout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a172~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a252~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a188~portbdataout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a236~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .lut_mask = 64'h447744770303CFCF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3376w[3]~1_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4140w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3283w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4046w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3396w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4160w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3303w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4066w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N39
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a228~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a164~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a244~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a180~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .lut_mask = 64'h0C440C773F443F77;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) # (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .lut_mask = 64'h444477770C3F0C3F;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3449w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4214w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3428w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4193w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3439w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3459w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4224w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284~portbdataout  & ( 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268~portbdataout  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260~portbdataout  & 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276~portbdataout ))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260~portbdataout )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276~portbdataout  & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276~portbdataout )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a276~portbdataout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a260~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a268~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a284~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .lut_mask = 64'h350035F0350F35FF;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3532w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4298w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3521w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4287w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N0
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a340 ) ) ) ) # ( 
// \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332~portbdataout ) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324~portbdataout  & ( 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a340  & \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a340 ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a332~portbdataout ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a324~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0 .lut_mask = 64'h11110C0CDDDD0C0C;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3479w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4244w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3489w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4254w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3499w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4264w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address[2]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 (
	.portawe(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\i_clk_50~inputCLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\U_FrameBuffer|ram_rtl_0|auto_generated|decode2|w_anode3469w[3]~0_combout ),
	.ena1(\U_FrameBuffer|ram_rtl_0|auto_generated|rden_decode_b|w_anode4234w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\r_erase_active~_wirecell_combout }),
	.portaaddr({\s_mux_addr_a[12]~12_combout ,\s_mux_addr_a[11]~11_combout ,\s_mux_addr_a[10]~10_combout ,\s_mux_addr_a[9]~9_combout ,\s_mux_addr_a[8]~8_combout ,\s_mux_addr_a[7]~7_combout ,\s_mux_addr_a[6]~6_combout ,\s_mux_addr_a[5]~5_combout ,\s_mux_addr_a[4]~4_combout ,
\s_mux_addr_a[3]~3_combout ,\s_mux_addr_a[2]~2_combout ,\s_mux_addr_a[1]~1_combout ,\s_mux_addr_a[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\hdmi_ctrl|r_pixel_address[12]~DUPLICATE_q ,\hdmi_ctrl|r_pixel_address [11],\hdmi_ctrl|r_pixel_address [10],\hdmi_ctrl|r_pixel_address [9],\hdmi_ctrl|r_pixel_address [8],\hdmi_ctrl|r_pixel_address [7],\hdmi_ctrl|r_pixel_address [6],\hdmi_ctrl|r_pixel_address [5],
\hdmi_ctrl|r_pixel_address [4],\hdmi_ctrl|r_pixel_address [3],\hdmi_ctrl|r_pixel_address [2],\hdmi_ctrl|r_pixel_address [1],\hdmi_ctrl|r_pixel_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .clk1_core_clock_enable = "ena1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .logical_ram_name = "dpram:U_FrameBuffer|altsyncram:ram_rtl_0|altsyncram_ejj1:auto_generated|ALTSYNCRAM";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "dont_care";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .operation_mode = "dual_port";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_address_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clock = "none";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 345600;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_width = 8;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock1";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N36
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300~portbdataout ))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308~portbdataout )))) ) ) ) # ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316~portbdataout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300~portbdataout ))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316~portbdataout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300~portbdataout  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308~portbdataout )))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316~portbdataout  & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292~portbdataout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300~portbdataout  & ((\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308~portbdataout  & !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a300~portbdataout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a308~portbdataout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a316~portbdataout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|ram_block1a292~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0 .lut_mask = 64'h05220577AF22AF77;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N45
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0_combout  & ( 
// !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0_combout ))) ) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q  & 
// ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~0_combout ),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l2_w4_n9_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1 .lut_mask = 64'h535300005353F0F0;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2 (
// Equation(s):
// \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2_combout  = ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1_combout  & ( (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout )) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]))) # (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout )))) ) ) # ( !\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1_combout  & ( 
// (!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5] & ((!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout )) # 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4] & ((\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ))))) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|address_reg_b [5]),
	.datac(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ),
	.datae(gnd),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \Equal1~0_combout  & ( \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2_combout  & ( (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2_combout  & 
// (\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2_combout  & \U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w5_n0_mux_dataout~2_combout ),
	.datab(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w7_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w6_n0_mux_dataout~2_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\U_FrameBuffer|ram_rtl_0|auto_generated|mux3|l6_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000000000000011;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N13
dffeas \hdmi_ctrl|o_hdmi_de (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\hdmi_ctrl|o_hdmi_de~0_combout ),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|o_hdmi_de~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|o_hdmi_de .is_wysiwyg = "true";
defparam \hdmi_ctrl|o_hdmi_de .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N6
cyclonev_lcell_comb \hdmi_ctrl|LessThan0~0 (
// Equation(s):
// \hdmi_ctrl|LessThan0~0_combout  = ( \hdmi_ctrl|r_h_count [5] & ( \hdmi_ctrl|r_h_count [4] & ( (\hdmi_ctrl|r_h_count [2] & (\hdmi_ctrl|r_h_count [3] & ((\hdmi_ctrl|r_h_count [0]) # (\hdmi_ctrl|r_h_count [1])))) ) ) )

	.dataa(!\hdmi_ctrl|r_h_count [1]),
	.datab(!\hdmi_ctrl|r_h_count [0]),
	.datac(!\hdmi_ctrl|r_h_count [2]),
	.datad(!\hdmi_ctrl|r_h_count [3]),
	.datae(!\hdmi_ctrl|r_h_count [5]),
	.dataf(!\hdmi_ctrl|r_h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|LessThan0~0 .extended_lut = "off";
defparam \hdmi_ctrl|LessThan0~0 .lut_mask = 64'h0000000000000007;
defparam \hdmi_ctrl|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N27
cyclonev_lcell_comb \hdmi_ctrl|LessThan0~1 (
// Equation(s):
// \hdmi_ctrl|LessThan0~1_combout  = ( !\hdmi_ctrl|r_h_count [7] & ( (!\hdmi_ctrl|r_h_count [6] & (!\hdmi_ctrl|r_h_count [9] & !\hdmi_ctrl|r_h_count [8])) ) )

	.dataa(!\hdmi_ctrl|r_h_count [6]),
	.datab(!\hdmi_ctrl|r_h_count [9]),
	.datac(gnd),
	.datad(!\hdmi_ctrl|r_h_count [8]),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|r_h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|LessThan0~1 .extended_lut = "off";
defparam \hdmi_ctrl|LessThan0~1 .lut_mask = 64'h8800880000000000;
defparam \hdmi_ctrl|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N3
cyclonev_lcell_comb \hdmi_ctrl|process_0~0 (
// Equation(s):
// \hdmi_ctrl|process_0~0_combout  = ( \hdmi_ctrl|LessThan0~1_combout  & ( (!\hdmi_ctrl|LessThan0~0_combout ) # ((\hdmi_ctrl|Equal0~0_combout  & \hdmi_ctrl|Equal0~1_combout )) ) ) # ( !\hdmi_ctrl|LessThan0~1_combout  & ( (\hdmi_ctrl|Equal0~0_combout  & 
// \hdmi_ctrl|Equal0~1_combout ) ) )

	.dataa(!\hdmi_ctrl|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\hdmi_ctrl|Equal0~1_combout ),
	.datad(!\hdmi_ctrl|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\hdmi_ctrl|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|process_0~0 .extended_lut = "off";
defparam \hdmi_ctrl|process_0~0 .lut_mask = 64'h05050505FF05FF05;
defparam \hdmi_ctrl|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N4
dffeas \hdmi_ctrl|o_hdmi_hs (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|process_0~0_combout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|o_hdmi_hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|o_hdmi_hs .is_wysiwyg = "true";
defparam \hdmi_ctrl|o_hdmi_hs .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N42
cyclonev_lcell_comb \hdmi_ctrl|process_1~0 (
// Equation(s):
// \hdmi_ctrl|process_1~0_combout  = ( \hdmi_ctrl|r_v_count [2] & ( !\hdmi_ctrl|r_v_count [5] & ( (\hdmi_ctrl|Equal2~1_combout  & (\hdmi_ctrl|Equal2~0_combout  & (!\hdmi_ctrl|r_v_count [9] $ (\hdmi_ctrl|r_v_count [3])))) ) ) ) # ( !\hdmi_ctrl|r_v_count [2] & 
// ( !\hdmi_ctrl|r_v_count [5] & ( (!\hdmi_ctrl|r_v_count [9] & (!\hdmi_ctrl|r_v_count [3] & \hdmi_ctrl|Equal2~1_combout )) ) ) )

	.dataa(!\hdmi_ctrl|r_v_count [9]),
	.datab(!\hdmi_ctrl|r_v_count [3]),
	.datac(!\hdmi_ctrl|Equal2~1_combout ),
	.datad(!\hdmi_ctrl|Equal2~0_combout ),
	.datae(!\hdmi_ctrl|r_v_count [2]),
	.dataf(!\hdmi_ctrl|r_v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmi_ctrl|process_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmi_ctrl|process_1~0 .extended_lut = "off";
defparam \hdmi_ctrl|process_1~0 .lut_mask = 64'h0808000900000000;
defparam \hdmi_ctrl|process_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N43
dffeas \hdmi_ctrl|o_hdmi_vs (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\hdmi_ctrl|process_1~0_combout ),
	.asdata(vcc),
	.clrn(\pll0|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmi_ctrl|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmi_ctrl|o_hdmi_vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmi_ctrl|o_hdmi_vs .is_wysiwyg = "true";
defparam \hdmi_ctrl|o_hdmi_vs .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \i_right_pb~input (
	.i(i_right_pb),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_right_pb~input_o ));
// synopsys translate_off
defparam \i_right_pb~input .bus_hold = "false";
defparam \i_right_pb~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \io_hdmi_i2c_scl~input (
	.i(io_hdmi_i2c_scl),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\io_hdmi_i2c_scl~input_o ));
// synopsys translate_off
defparam \io_hdmi_i2c_scl~input .bus_hold = "false";
defparam \io_hdmi_i2c_scl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
