# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SingleCycleProcessor.srcs/sources_1/new/decoder_5x32.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/mux_32x1.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/register_32.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/rf.vhd" \
"../../../../SingleCycleProcessor.srcs/sources_1/new/rf_tb.vhd" \

# Do not sort compile order
nosort
