// Seed: 1850002848
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    output tri0 id_4
);
  initial begin : LABEL_0
    wait (id_0);
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd24,
    parameter id_4 = 32'd0,
    parameter id_7 = 32'd36
) (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input wire _id_3,
    output uwire _id_4,
    input tri id_5,
    output tri id_6,
    input wor _id_7,
    output supply1 id_8,
    output uwire id_9
);
  logic [id_7  ==?  id_4 : -1] id_11[-1 : id_3];
  ;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_6,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
