

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef7399c58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef7399c50..

GPGPU-Sim PTX: cudaLaunch for 0x0x4052eb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvmqPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvmqPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvmqPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvmqPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvmqPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmqPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvmqPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x61f8 (lbm.2.sm_70.ptx:4032) @%p1 bra BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (lbm.2.sm_70.ptx:4217) cvta.to.global.u64 %rd25, %rd1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6200 (lbm.2.sm_70.ptx:4033) bra.uni BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6258 (lbm.2.sm_70.ptx:4048) add.f32 %f58, %f219, %f217;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6250 (lbm.2.sm_70.ptx:4045) bra.uni BB9_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (lbm.2.sm_70.ptx:4217) cvta.to.global.u64 %rd25, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvmqPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmqPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvmqPfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmqPfS_'
kernel_name = _Z32performStreamCollide_kernel_nvmqPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 58812
gpu_sim_insn = 47749453
gpu_ipc =     811.8998
gpu_tot_sim_cycle = 58812
gpu_tot_sim_insn = 47749453
gpu_tot_ipc =     811.8998
gpu_tot_issued_cta = 1960
gpu_occupancy = 73.1750% 
gpu_tot_occupancy = 73.1750% 
max_total_param_size = 0
gpu_stall_dramfull = 1387482
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      21.6006
partiton_level_parallism_total  =      21.6006
partiton_level_parallism_util =      25.5922
partiton_level_parallism_util_total  =      25.5922
L2_BW  =     774.9437 GB/Sec
L2_BW_total  =     774.9437 GB/Sec
gpu_total_sim_rate=84214
############## bottleneck_stats #############
cycles: core 58812, icnt 58812, l2 58812, dram 44161
gpu_ipc	811.900
gpu_tot_issued_cta = 1960, average cycles = 30
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 484250 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 81500 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.087	80
L1D data util	0.764	80	0.883	22
L1D tag util	0.456	80	0.528	8
L2 data util	0.666	64	0.727	17
L2 tag util	0.344	64	0.388	17
n_l2_access	 1294384
icnt s2m util	0.000	0	0.000	17	flits per packet: -nan
icnt m2s util	0.000	0	0.000	17	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.538	32	0.579	8

latency_l2_hit:	884913771, num_l2_reqs:	386122
L2 hit latency:	2291
latency_dram:	-1528998568, num_dram_reqs:	870714
DRAM latency:	3176

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.750
TB slot    	0.375
L1I tag util	0.177	80	0.211	41

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.071	80	0.082	22
sp pipe util	0.063	80	0.077	41
sfu pipe util	0.003	80	0.004	38
ldst mem cycle	0.089	80	0.105	41

smem port	0.000	0

n_reg_bank	16
reg port	0.043	16	0.059	6
L1D tag util	0.456	80	0.528	8
L1D fill util	0.103	80	0.119	56
n_l1d_mshr	4096
L1D mshr util	0.093	80
n_l1d_missq	16
L1D missq util	0.447	80
L1D hit rate	0.000
L1D miss rate	0.419
L1D rsfail rate	0.581
L2 tag util	0.344	64	0.388	17
L2 fill util	0.128	64	0.141	13
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.591	64	0.686	41
L2 missq util	0.006	64	0.007	37
L2 hit rate	0.299
L2 miss rate	0.678
L2 rsfail rate	0.023

dram activity	0.871	32	0.899	18

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 16015360, load_transaction_bytes 16015360, icnt_m2s_bytes 0
n_gmem_load_insns 133151, n_gmem_load_accesses 500480
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.367

run 0.028, fetch 0.002, sync 0.174, control 0.000, data 0.742, struct 0.055
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 10557, Miss = 10557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17933
	L1D_cache_core[1]: Access = 11535, Miss = 11535, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16262
	L1D_cache_core[2]: Access = 11600, Miss = 11600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12605
	L1D_cache_core[3]: Access = 9427, Miss = 9427, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15322
	L1D_cache_core[4]: Access = 10990, Miss = 10990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16526
	L1D_cache_core[5]: Access = 11367, Miss = 11367, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15819
	L1D_cache_core[6]: Access = 11667, Miss = 11667, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16556
	L1D_cache_core[7]: Access = 11266, Miss = 11266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11071
	L1D_cache_core[8]: Access = 11029, Miss = 11029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20014
	L1D_cache_core[9]: Access = 10948, Miss = 10948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14144
	L1D_cache_core[10]: Access = 9546, Miss = 9546, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17574
	L1D_cache_core[11]: Access = 10089, Miss = 10089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17206
	L1D_cache_core[12]: Access = 11347, Miss = 11347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14904
	L1D_cache_core[13]: Access = 11113, Miss = 11113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15539
	L1D_cache_core[14]: Access = 11804, Miss = 11804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13850
	L1D_cache_core[15]: Access = 11920, Miss = 11920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14865
	L1D_cache_core[16]: Access = 11880, Miss = 11880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13132
	L1D_cache_core[17]: Access = 12345, Miss = 12345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14105
	L1D_cache_core[18]: Access = 10586, Miss = 10586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18123
	L1D_cache_core[19]: Access = 11131, Miss = 11131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17853
	L1D_cache_core[20]: Access = 11118, Miss = 11118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14034
	L1D_cache_core[21]: Access = 10937, Miss = 10937, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14239
	L1D_cache_core[22]: Access = 12990, Miss = 12990, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16171
	L1D_cache_core[23]: Access = 10042, Miss = 10042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13925
	L1D_cache_core[24]: Access = 11758, Miss = 11758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14778
	L1D_cache_core[25]: Access = 11548, Miss = 11548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18990
	L1D_cache_core[26]: Access = 10127, Miss = 10127, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16629
	L1D_cache_core[27]: Access = 11359, Miss = 11359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14488
	L1D_cache_core[28]: Access = 10252, Miss = 10252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19783
	L1D_cache_core[29]: Access = 11454, Miss = 11454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15358
	L1D_cache_core[30]: Access = 10892, Miss = 10892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18639
	L1D_cache_core[31]: Access = 12080, Miss = 12080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15371
	L1D_cache_core[32]: Access = 12047, Miss = 12047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13329
	L1D_cache_core[33]: Access = 11834, Miss = 11834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14415
	L1D_cache_core[34]: Access = 10168, Miss = 10168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15862
	L1D_cache_core[35]: Access = 10458, Miss = 10458, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16819
	L1D_cache_core[36]: Access = 10833, Miss = 10833, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14133
	L1D_cache_core[37]: Access = 10235, Miss = 10235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17815
	L1D_cache_core[38]: Access = 12465, Miss = 12465, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16122
	L1D_cache_core[39]: Access = 10331, Miss = 10331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12670
	L1D_cache_core[40]: Access = 12619, Miss = 12619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13957
	L1D_cache_core[41]: Access = 12928, Miss = 12928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14305
	L1D_cache_core[42]: Access = 9748, Miss = 9748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15957
	L1D_cache_core[43]: Access = 10401, Miss = 10401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16907
	L1D_cache_core[44]: Access = 10085, Miss = 10085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16625
	L1D_cache_core[45]: Access = 11031, Miss = 11031, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17908
	L1D_cache_core[46]: Access = 11169, Miss = 11169, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17080
	L1D_cache_core[47]: Access = 11737, Miss = 11737, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14521
	L1D_cache_core[48]: Access = 10827, Miss = 10827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16128
	L1D_cache_core[49]: Access = 11408, Miss = 11408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13438
	L1D_cache_core[50]: Access = 11862, Miss = 11862, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17499
	L1D_cache_core[51]: Access = 11106, Miss = 11106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17095
	L1D_cache_core[52]: Access = 10958, Miss = 10958, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12953
	L1D_cache_core[53]: Access = 11053, Miss = 11053, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17710
	L1D_cache_core[54]: Access = 12239, Miss = 12239, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14891
	L1D_cache_core[55]: Access = 11305, Miss = 11305, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11515
	L1D_cache_core[56]: Access = 12422, Miss = 12422, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18209
	L1D_cache_core[57]: Access = 12080, Miss = 12080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16342
	L1D_cache_core[58]: Access = 10722, Miss = 10722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16327
	L1D_cache_core[59]: Access = 10347, Miss = 10347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17403
	L1D_cache_core[60]: Access = 11816, Miss = 11816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16670
	L1D_cache_core[61]: Access = 11781, Miss = 11781, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15293
	L1D_cache_core[62]: Access = 10730, Miss = 10730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13914
	L1D_cache_core[63]: Access = 11918, Miss = 11918, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13565
	L1D_cache_core[64]: Access = 12203, Miss = 12203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13328
	L1D_cache_core[65]: Access = 11111, Miss = 11111, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12566
	L1D_cache_core[66]: Access = 10608, Miss = 10608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16917
	L1D_cache_core[67]: Access = 10372, Miss = 10372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18225
	L1D_cache_core[68]: Access = 10451, Miss = 10451, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13141
	L1D_cache_core[69]: Access = 11799, Miss = 11799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13278
	L1D_cache_core[70]: Access = 12048, Miss = 12048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15255
	L1D_cache_core[71]: Access = 10364, Miss = 10364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14340
	L1D_cache_core[72]: Access = 12919, Miss = 12919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13618
	L1D_cache_core[73]: Access = 11775, Miss = 11775, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15130
	L1D_cache_core[74]: Access = 10312, Miss = 10312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17899
	L1D_cache_core[75]: Access = 10711, Miss = 10711, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18288
	L1D_cache_core[76]: Access = 11394, Miss = 11394, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15652
	L1D_cache_core[77]: Access = 11877, Miss = 11877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14999
	L1D_cache_core[78]: Access = 11755, Miss = 11755, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16786
	L1D_cache_core[79]: Access = 11701, Miss = 11701, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13408
	L1D_total_cache_accesses = 898767
	L1D_total_cache_misses = 898767
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1246015
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.112
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 499267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 868703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 399500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 499267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 868703
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 377312
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
429, 440, 458, 437, 380, 412, 393, 351, 357, 416, 425, 420, 249, 298, 258, 240, 356, 346, 348, 355, 355, 345, 346, 355, 187, 187, 187, 187, 355, 322, 324, 355, 325, 315, 315, 325, 165, 160, 160, 187, 322, 313, 313, 323, 312, 312, 312, 315, 
gpgpu_n_tot_thrd_icount = 52244416
gpgpu_n_tot_w_icount = 1632638
gpgpu_n_stall_shd_mem = 3965188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 498996
gpgpu_n_mem_write_global = 817545
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3997160
gpgpu_n_store_insn = 5450672
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 468376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1554777
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330385
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15575332	W0_Idle:400	W0_Scoreboard:4894	W1:26595	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:203221	W24:185740	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:202545	W32:1020793
single_issue_nums: WS0:403176	WS1:415727	WS2:417721	WS3:402270	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3991968 {8:498996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19317480 {8:418260,40:399285,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19306880 {40:482672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6193584 {8:774198,}
maxmflatency = 13103 
max_icnt2mem_latency = 11986 
maxmrqlatency = 1359 
max_icnt2sh_latency = 718 
averagemflatency = 2907 
avg_icnt2mem_latency = 2272 
avg_mrq_latency = 138 
avg_icnt2sh_latency = 21 
mrq_lat_table:25143 	19855 	10759 	15204 	35039 	85484 	138996 	153516 	64321 	15595 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	1200 	31684 	429503 	507108 	282178 	5171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	464 	2880 	5680 	11360 	3541 	210974 	436060 	475847 	121965 	1602 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	714372 	167849 	118075 	89571 	69432 	45674 	29287 	19208 	3376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	17 	72 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        22        12        12        24        24        24        24        20        22        24        24        20        16        12        18 
dram[1]:        12        17        14        12        21        17        17        18        18        21        13        14        18        31        15        16 
dram[2]:        15        12        18        12        24        24        24        24        20        22        24        24        30        26        14        25 
dram[3]:        14        14        14        12        21        17        17        18        18        21        17        18        58        39        16        10 
dram[4]:        12        12        12        20        24        24        24        24        20        22        24        32        19        15        22        14 
dram[5]:        12        12        14        12        21        17        17        18        18        21        18        14        45        40        13        11 
dram[6]:        12        12        12        12        24        24        24        24        20        22        24        24        42        58        11        13 
dram[7]:        14         8        14        12        21        17        17        18        18        21        20        17        35        32        13        15 
dram[8]:        17        17        12        16        24        24        24        24        20        22        24        34        24        18        18        12 
dram[9]:        12        12        14        12        21        17        17        18        18        21        22        14        23        38        14        11 
dram[10]:        16        13        18        16        24        24        24        24        20        22        24        24        34        27        15        20 
dram[11]:        12        16        17        15        21        17        17        18        18        21        20        14        18        17        11        14 
dram[12]:        12        16        15        12        24        24        24        24        20        22        24        24        20        28        12        16 
dram[13]:        11        18        14        15        21        17        17        18        18        21        26        14        30        36        14        18 
dram[14]:        13        16        16        20        24        24        24        24        20        22        24        24        16        29        12        14 
dram[15]:         9        10        14        12        21        17        17        18        18        21        14        14        21        18        12        12 
dram[16]:        12        12        12        12        24        24        24        24        20        22        24        24        14        26        12        16 
dram[17]:        10        16        14        12        21        17        17        18        18        21        14        21        16        12        22        12 
dram[18]:        20        19        20        12        24        24        24        24        20        22        24        24        39        20        16        14 
dram[19]:         9        10        14        12        21        17        17        18        18        21        17        14        23        11        11        11 
dram[20]:        12        10        12        12        24        24        24        24        20        22        24        24        23        31        20        13 
dram[21]:        10        12        14        12        21        17        17        18        18        21        20        14        24        21        11        14 
dram[22]:        12        12        12        16        24        24        24        24        20        22        24        24        24        19        12        31 
dram[23]:        12        12        14        19        21        17        17        18        18        21        20        26        25        41        11        13 
dram[24]:        12        14        12        16        24        24        24        24        20        22        24        24        61        31        31        22 
dram[25]:        14        22        14        15        21        17        17        18        18        21        12        24        24        23        12        11 
dram[26]:        12        16        12        20        24        24        24        24        20        22        24        24        28        19        20        15 
dram[27]:         9         8        14        12        21        17        17        18        18        21        17        27        21        22        11        18 
dram[28]:        12        14        12        12        24        24        24        24        20        22        24        24        14        38        11        16 
dram[29]:        14        20        14        12        21        17        17        18        18        21        21        24        23        14         9        10 
dram[30]:        14        14        12        12        24        24        24        24        20        22        24        24        25        21        10        14 
dram[31]:        16        11        14        12        21        17        17        18        18        21        20        20        30        15        10        11 
maximum service time to same row:
dram[0]:     19392     13908     24854     27352     12190     12072     18284     12689      6357      6380      7015      7027     12426     12957     16688     16668 
dram[1]:     18521     12988     26213     24099     14339     16149     13584     14595      6352      6330      6878      6892     11366     12229     15217     15228 
dram[2]:     18635     13274     24407     24350     16670     12196      6037      6025      6357      6380      7015      7027     12426     12957     16548     16546 
dram[3]:     18631     13081     22663     22256     17091     17568     12857     16262      6352      6330      6878      6892     11366     12229     16391     16400 
dram[4]:     18721     13901     25860     24154     14428     17968     12854     13636      6357      6380      7015      7027     12426     12957     16616     16626 
dram[5]:     17846     13073     23073     22998     11488     13916     11286     13352      6352      6330      6878      6892     11366     12229     16476     16466 
dram[6]:     18533     14568     22129     23545     10610     18301     12278     11920      6357      6380      7015      7027     12426     12957     16585     16593 
dram[7]:     18131     14728     22367     22520     12094     17435     13147     15765      6352      6330      6878      6892     11366     12229     16432     16438 
dram[8]:     18175     13865     25582     22740      7828      6459      9348     12067      6357      6380      7015      7027     12426     12957     16566     16570 
dram[9]:     17678     13010     23053     22871      8972      7128     11471      9120      6352      6330      6878      6892     11366     12229     16022     16034 
dram[10]:     18693     13744     24113     26481     11140     11943     15153     19182      6357      6380      7015      7027     12426     12957     16554     16562 
dram[11]:     18231     13069     22894     25174     10776     12641      9529      6025      6352      6330      6878      6892     11366     12229     16424     16426 
dram[12]:     19107     14081     22922     28112     12758     12211      6037     10816      6357      6380      7015      7027     12426     12957     16541     16545 
dram[13]:     18010     13371     22331     22893     14331     13889     10000      6025      6352      6330      6878      6892     11366     12229     15890     15899 
dram[14]:     18593     14332     25206     25599     17718     13640     15170     15393      7721      6380      7015      7027     12426     12957     16554     16578 
dram[15]:     18789     18396     26217     27132     17965     17254      6004     18454      6352      6330      6878      6892     11366     12229     16002     16007 
dram[16]:     18648     13472     23932     24452     15953     15287     18152     16727      6357      6380      7015      7027     12426     12957     16621     16645 
dram[17]:     19299     13749     22252     22216     14146     17689      6004      6025      6352      6330      6878      6892     11366     12229     16492     16484 
dram[18]:     20574     15097     23455     23535     15555     16701     20145     13976      6357      6380      7015      7027     12426     12957     16958     17214 
dram[19]:     21618     16683     22081     21834      9965      8356     17911     12815      6352      6330      6878      6892     11366     12229     16148     16781 
dram[20]:     20354     14817     25305     27447     12516     11612     14812     14409      6357      6380      7015      7027     12426     12957     16787     17590 
dram[21]:     21586     16043     23651     24921     12212     11172      6004      6025      6352      6330      6878      6892     11366     12229     15245     16685 
dram[22]:     21271     15599     25348     25896      6769      7334     11992     10344      6357      6380      7015      7027     12426     12957     16771     18338 
dram[23]:     22280     23875     23593     25527     10777     10317      6004      6025      6352      6330      6878      6892     11366     12229     15201     15209 
dram[24]:     20458     16333     26512     26659      9939     14247     11405      9664      6357      6380      7015      7027     12426     12957     16825     17445 
dram[25]:     19403     15800     23922     29389     11357      7224     14419     14618      6352      6330      6878      6892     11366     12229     15678     15727 
dram[26]:     20309     14960     23674     23921      9523     11147     13357      6025      6357      6380      7015      7027     12426     12957     16833     16871 
dram[27]:     23016     19636     24984     25507     12034      8209     11195      6025      6352      6330      6878      6892     11366     12229     15653     15962 
dram[28]:     19679     15249     25140     24470     15082     14877     15631     15662      6357      6380      7015      7027     12426     12957     17152     17255 
dram[29]:     20146     17818     21966     21794     10693     11232     15264     17542      6352      6330      6878      6892     11366     12229     14811     15775 
dram[30]:     19226     14458     22765     29312     14372     14274     11866     17648      6357      6380      7015      7027     12426     12957     16850     17665 
dram[31]:     21192     22414     23135     26762     13667     12977     16173     16682      6352      6330      6878      6892     11366     12229     16047     16256 
average row accesses per activate:
dram[0]:  3.974895  3.904167  4.810811  4.953333  5.738806  5.740741  4.577778  4.628821  4.000000  3.994429  3.695150  3.708333  3.644706  3.665072  3.686441  3.729651 
dram[1]:  3.380753  3.347458  4.293706  4.312500  4.977273  4.905109  3.845188  3.863636  3.475410  3.388889  3.217002  3.315668  3.129252  3.217494  3.270893  3.194286 
dram[2]:  3.916318  3.964912  5.089655  4.746753  5.952381  5.825758  4.600000  4.398305  3.777188  3.961326  3.680460  3.699074  3.545662  3.697115  3.780627  3.826471 
dram[3]:  3.545833  3.516949  4.604167  4.466667  5.128788  5.043796  4.071429  3.961864  3.563025  3.528926  3.158590  3.352804  3.332530  3.289474  3.265027  3.200000 
dram[4]:  4.291667  4.050000  5.275362  5.020134  5.857143  6.031496  4.513274  4.687500  3.718016  3.783641  3.698376  3.714953  3.753056  3.665060  3.908012  3.873874 
dram[5]:  3.459821  3.434389  4.656488  4.641222  4.976744  5.077519  3.896552  3.978541  3.338583  3.350785  3.354460  3.273563  3.239905  3.229665  3.366864  3.275148 
dram[6]:  4.016194  3.987854  4.787500  4.763314  6.000000  5.788733  4.537445  4.523605  3.880109  3.824000  3.675926  3.833735  3.657957  3.685851  3.764045  3.830028 
dram[7]:  3.514056  3.439331  4.258065  4.398693  5.242424  5.000000  3.961039  4.132743  3.475410  3.335938  3.142857  3.177778  3.160183  3.127563  3.375000  3.338068 
dram[8]:  3.926829  4.036735  4.704819  4.843373  5.813433  5.882353  4.586667  4.545455  4.011268  4.085470  3.672018  3.703016  3.603248  3.484234  3.655647  3.684066 
dram[9]:  3.581967  3.686956  4.290123  4.532895  4.928058  4.794520  3.843882  3.928571  3.484931  3.500000  3.270023  3.359155  3.244755  3.202326  3.358543  3.460641 
dram[10]:  3.946281  4.147186  5.461538  5.282759  5.869231  5.932331  4.573991  4.631111  3.912088  3.875676  3.773585  3.675862  3.695238  3.900763  3.740947  3.867052 
dram[11]:  3.550420  3.565401  4.657718  4.589041  5.234375  5.095588  3.926407  3.961373  3.410188  3.327273  3.292627  3.324826  3.159453  3.274463  3.317680  3.422414 
dram[12]:  4.115385  4.088106  5.013158  5.085106  6.023809  6.440678  4.497778  4.567686  3.787234  3.844504  3.675057  3.731308  3.721429  3.706311  3.882521  3.730114 
dram[13]:  3.385593  3.488688  4.503650  4.877049  5.173554  5.262295  3.909091  4.048245  3.573034  3.362205  3.250000  3.260870  3.203747  3.097506  3.311047  3.289855 
dram[14]:  4.091304  4.144186  5.132867  5.107913  5.807407  6.139535  4.553571  4.525862  3.912088  3.826667  3.694444  3.859564  3.601896  3.548009  3.816619  3.768116 
dram[15]:  3.367965  3.544601  4.467626  4.481203  5.123967  5.262712  3.913043  3.978541  3.475410  3.400531  3.218468  3.240363  3.114865  3.202797  3.215084  3.246377 
dram[16]:  3.921260  3.945833  5.058824  4.807947  5.608696  5.421429  4.618182  4.519481  3.827957  3.742188  3.686636  3.643991  3.574713  3.689738  3.813889  3.864307 
dram[17]:  3.371901  3.590090  4.620438  4.880952  5.274194  5.346774  3.846154  3.838174  3.513812  3.278061  3.237020  3.192905  3.184149  3.107552  3.277311  3.219101 
dram[18]:  3.979508  3.979508  4.757764  4.654545  5.750000  5.784173  4.660551  4.560345  3.933702  3.809524  3.581656  3.691076  3.689738  3.557870  3.843305  3.836207 
dram[19]:  3.418033  3.500000  4.375000  4.363014  5.365854  5.157895  4.072072  3.957627  3.392000  3.432000  3.107991  3.281179  3.093333  3.134396  3.308123  3.360465 
dram[20]:  4.021368  3.888889  4.931250  5.066225  5.808824  5.857143  4.804651  4.425000  3.848649  3.799472  3.649886  3.662101  3.642180  3.648456  3.711911  3.863905 
dram[21]:  3.541667  3.733990  4.623077  4.661654  5.161290  5.254098  3.964758  3.878661  3.447155  3.441176  3.297674  3.269406  3.303921  3.274939  3.454545  3.316265 
dram[22]:  3.870690  3.964912  5.204380  4.869281  5.927419  5.816794  4.473684  4.376569  3.807487  3.779528  3.745283  3.596413  3.741463  3.692308  3.796512  3.794721 
dram[23]:  3.563063  3.441442  4.500000  4.681818  4.936000  5.120968  3.930131  3.708000  3.419355  3.369110  3.255708  3.366822  3.421446  3.314770  3.436747  3.299120 
dram[24]:  3.949580  3.914894  4.986301  5.119718  6.105691  5.833333  4.633484  4.681416  3.922865  3.809524  3.561521  3.632883  3.696172  3.636792  3.737892  3.814159 
dram[25]:  3.785000  3.806123  4.558139  4.733871  5.165289  5.112903  3.995595  3.762097  3.533333  3.369110  3.287037  3.261364  3.430380  3.408061  3.417178  3.488746 
dram[26]:  3.971545  4.122271  4.987422  5.047297  6.227642  6.128000  4.576577  4.452991  3.922865  3.850267  3.787234  3.694954  3.740385  3.657895  3.779330  3.876106 
dram[27]:  3.418699  3.407408  4.440790  4.685714  4.962687  4.871428  3.977973  3.978541  3.374005  3.413793  3.172185  3.296128  3.102679  3.167816  3.202156  3.421512 
dram[28]:  4.113122  4.031818  4.912162  5.102941  6.152543  5.920635  4.530973  4.447258  3.827957  3.809524  3.655251  3.741860  3.692857  3.617021  3.862275  3.707101 
dram[29]:  3.506550  3.542601  4.431507  4.573643  4.914729  5.047244  3.965217  3.928571  3.440541  3.487805  3.239278  3.290909  3.193548  3.235294  3.363095  3.357798 
dram[30]:  4.222707  3.961373  4.743750  4.681818  5.833333  5.744525  4.551111  4.330578  3.742782  3.819629  3.744132  3.809524  3.633570  3.645933  3.693151  3.642659 
dram[31]:  3.629630  3.690476  4.601504  4.796748  5.137097  4.916667  4.053571  3.871901  3.443243  3.469003  3.347418  3.392435  3.157773  3.051569  3.348214  3.239193 
average row locality = 564171/148230 = 3.806051
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       834       822       708       704       742       752       916       944      1216      1224      1280      1280      1264      1252      1120      1104 
dram[1]:       707       689       591       598       626       633       805       818      1064      1071      1120      1120      1107      1103       960       948 
dram[2]:       832       812       696       692       716       728       896       920      1216      1224      1280      1280      1272      1268      1160      1140 
dram[3]:       742       728       630       636       643       647       796       817      1064      1071      1120      1120      1116      1116      1023       999 
dram[4]:       828       812       700       712       740       736       904       932      1216      1224      1280      1280      1268      1264      1144      1120 
dram[5]:       691       684       586       579       608       614       788       809      1064      1071      1120      1120      1107      1104       982       959 
dram[6]:       892       888       756       774       764       784       914       936      1216      1224      1280      1280      1280      1272      1172      1180 
dram[7]:       765       726       628       639       656       667       799       816      1064      1071      1120      1120      1117      1113      1011      1008 
dram[8]:       865       864       740       748       752       760       916       932      1216      1224      1280      1280      1280      1276      1168      1156 
dram[9]:       763       742       644       641       651       660       795       817      1064      1071      1120      1120      1120      1117      1023      1012 
dram[10]:       856       848       714       732       728       744       904       924      1216      1224      1280      1280      1276      1272      1160      1164 
dram[11]:       760       731       639       626       641       649       791       805      1064      1071      1120      1120      1117      1117      1030      1020 
dram[12]:       848       820       732       704       728       720       896       928      1216      1224      1280      1280      1276      1268      1176      1136 
dram[13]:       692       685       584       569       591       602       787       805      1064      1071      1120      1120      1111      1111       984       965 
dram[14]:       824       800       681       698       744       752       904       932      1216      1224      1280      1280      1240      1238      1136      1112 
dram[15]:       681       671       569       569       582       581       784       809      1064      1071      1120      1120      1113      1117       986       954 
dram[16]:       880       844       756       715       741       716       900       924      1216      1224      1280      1280      1276      1280      1184      1140 
dram[17]:       700       691       593       595       620       617       784       805      1064      1071      1120      1120      1105      1108       994       973 
dram[18]:       860       860       734       748       748       768       900       936      1216      1224      1280      1280      1272      1264      1176      1160 
dram[19]:       729       719       613       606       626       636       788       812      1064      1071      1120      1120      1113      1107      1005       987 
dram[20]:       860       856       744       736       756       741       920       940      1216      1224      1280      1280      1268      1276      1160      1132 
dram[21]:       676       673       575       585       606       599       784       805      1064      1071      1120      1120      1099      1105       986       952 
dram[22]:       820       821       696       693       708       720       904       924      1216      1224      1280      1280      1276      1276      1140      1128 
dram[23]:       696       681       583       574       579       593       784       805      1064      1071      1120      1120      1120      1120       978       957 
dram[24]:       836       816       704       700       724       720       908       936      1216      1224      1280      1280      1276      1272      1128      1124 
dram[25]:       677       662       559       556       594       591       791       811      1064      1071      1120      1120      1105      1105       948       939 
dram[26]:       868       836       737       700       732       724       900       920      1216      1224      1280      1280      1280      1272      1180      1160 
dram[27]:       743       726       622       615       629       644       787       805      1064      1071      1120      1120      1116      1113      1020      1009 
dram[28]:       800       793       672       656       692       704       908       932      1216      1224      1280      1280      1276      1268      1120      1108 
dram[29]:       694       698       600       578       602       612       796       813      1064      1071      1120      1120      1117      1110       967       950 
dram[30]:       856       824       724       712       737       744       908       924      1216      1224      1280      1280      1268      1268      1160      1146 
dram[31]:       694       685       580       567       599       603       792       813      1064      1071      1120      1120      1110      1111       977       959 
total dram reads = 484250
bank skew: 1280/556 = 2.30
chip skew: 16612/13713 = 1.21
number of total write accesses:
dram[0]:       352       334        68        98       128       165       456       464       832       840      1148      1171       999       976       601       615 
dram[1]:       312       303        71        82       124       143       421       430       777       785      1078      1087       908       864       554       551 
dram[2]:       328       290        92        96       136       161       464       472       832       840      1167      1151       987       959       592       538 
dram[3]:       303       283        87        80       121       153       429       437       777       785      1069      1076       899       872       546       525 
dram[4]:       281       237        60        93       147       161       464       472       832       840      1132      1127       934       906       554       566 
dram[5]:       245       202        55        64       121       147       429       437       777       782      1051      1054       852       810       491       485 
dram[6]:       268       267        61        98       136       160       464       472       832       840      1108      1124       906       925       528       544 
dram[7]:       309       257        70        73       131       143       429       437       777       785      1061      1054       877       860       548       513 
dram[8]:       318       368       112       123       136       160       464       472       832       840      1158      1141       962       949       612       592 
dram[9]:       295       276       114       108       121       143       429       437       777       785      1053      1058       905       864       532       534 
dram[10]:       298       326       164       112       137       171       464       472       832       840      1151      1153       957       914       613       619 
dram[11]:       295       313       136       114       131       153       429       437       777       785      1051      1069       892       844       551       544 
dram[12]:       342       343        88        65       136       160       464       472       832       840      1186      1153      1010       919       600       554 
dram[13]:       292       270        84        64       122       143       429       437       777       785      1055      1037       847       851       534       512 
dram[14]:       333       292       126        59       157       160       464       472       832       844      1138      1136       979       974       654       611 
dram[15]:       287       252       122        69       131       143       429       437       777       789      1049      1048       892       856       590       535 
dram[16]:       348       322        88        54       136       169       464       480       832       852      1168      1170       978       928       614       558 
dram[17]:       311       279        88        54       121       160       429       444       777       800      1072      1073       863       815       535       529 
dram[18]:       323       305       107        83       136       180       464       488       832       864      1158      1199       982       959       581       561 
dram[19]:       286       280       117        70       121       167       429       451       777       807      1084      1103       930       890       558       509 
dram[20]:       287       258       102        78       136       168       464       488       832       864      1138      1161       945       902       599       563 
dram[21]:       237       235        70        82       121       150       429       451       777       807      1009      1042       818       795       497       481 
dram[22]:       253       268        65       124       136       168       464       488       832       864      1112      1149       901       896       557       555 
dram[23]:       250       226        91        95       131       150       429       451       777       807      1044      1083       828       808       488       508 
dram[24]:       315       304        58        94       136       191       464       488       832       864      1129      1192       930       947       608       567 
dram[25]:       251       253        63        71       121       160       429       451       777       807      1025      1060       823       822       500       479 
dram[26]:       326       310       142       102       136       168       464       488       832       864      1167      1187       969       887       597       586 
dram[27]:       304       288       127        99       131       150       429       451       777       807      1082      1107       919       883       539       531 
dram[28]:       325       288       128        95       136       168       464       488       832       864      1161      1177       957       949       551       557 
dram[29]:       293       248       116        79       122       150       429       451       778       807      1077      1107       900       876       515       501 
dram[30]:       306       269        85        22       148       169       464       496       840       864      1142      1142       932       885       610       578 
dram[31]:       245       251        68        62       132       160       429       459       785       807      1034      1057       838       843       517       543 
total dram writes = 278730
bank skew: 1199/22 = 54.50
chip skew: 9247/8001 = 1.16
average mf latency per bank:
dram[0]:       7060      7437      4197      5811      3465      3430      3555      3479      3284      3168      4599      4365      4598      4265      5461      5517
dram[1]:       6771      6643      3946      4435      2914      2915      2943      2881      2659      2614      3673      3600      3995      3879      5179      5301
dram[2]:       8963      9314      5972      5349      3449      3486      3381      3336      2950      2929      4194      4029      4319      4302      6253      6436
dram[3]:       7230      7141      5582      4890      3067      3046      2902      2837      2548      2542      3510      3472      3782      3868      5289      5440
dram[4]:      11011     12502      7171      7987      3805      3795      3449      3345      3056      3041      4581      4602      4796      5205      8057      9129
dram[5]:       8869      8799      5373      5467      3044      3089      2946      2888      2635      2634      3679      3755      4045      4147      6601      6889
dram[6]:      10354      8015      6888      5285      3661      3468      3465      3383      3080      3044      4683      4357      4831      4505      7596      6801
dram[7]:       6317      6336      4894      4428      3056      2942      3086      3075      2844      2888      4097      4209      4186      4216      5593      5606
dram[8]:       8037      6451      7751      6014      3605      3539      3552      3470      3165      3099      4636      4264      4405      4150      6265      5749
dram[9]:       6952      7125      5718      5669      2886      3052      2865      2835      2517      2532      3713      3662      3887      3951      5526      5910
dram[10]:       9819     10362      8081      7568      3803      3835      3431      3344      2985      2975      4203      4099      4520      4648      5717      6129
dram[11]:       7484      7232      5665      5488      2913      3029      2940      2897      2597      2627      3710      3574      4021      4065      5288      5127
dram[12]:       7446      9530      5346      6256      3405      3563      3559      3485      3172      3141      4514      4524      4252      4884      5871      7694
dram[13]:       7240      7325      4371      4646      2943      2978      3055      2991      2799      2849      4101      4223      4257      4469      5666      6304
dram[14]:       6557      6913      4843      4118      3487      3370      3561      3512      3231      3181      4729      4679      4413      4299      5744      6027
dram[15]:       6797      7400      5163      4438      3089      2995      2865      2851      2630      2650      3946      4040      4331      4520      6608      6999
dram[16]:       9715     12020      7658      6549      3891      3971      3515      3444      3161      3066      4398      4499      4901      5038      6530      7107
dram[17]:       8139      9644      5888      5260      2995      3138      2902      2872      2575      2579      3594      3797      4254      4472      5591      6147
dram[18]:       9628     11260      6928      6382      3778      3836      3700      3661      3484      3408      5140      5302      5037      5366      6387      6925
dram[19]:       7317      8020      5462      4893      3059      3099      2996      2971      2758      2724      3865      3987      3943      4079      5483      5561
dram[20]:      10092     11292      7214      7448      3765      3794      3657      3749      3512      3563      5413      5895      5355      5652      7741      8810
dram[21]:       9270      9529      5860      5809      3043      3015      3017      2988      2855      2825      4555      4739      5133      5112      8305      8828
dram[22]:       9373      9080      7041      7136      3807      3926      3559      3766      3396      3616      5014      5672      5169      5330      7990      6932
dram[23]:       8062      9448      5372      6351      3371      3148      3042      2969      2867      2829      4322      4581      4909      5250      8049      8259
dram[24]:       8245      7879      5265      4741      3317      3668      3681      3693      3535      3519      5217      5471      5117      4902      6952      7336
dram[25]:       8220      8702      5003      5159      2910      3223      3060      3035      2835      2844      4190      4570      4739      4981      7449      8388
dram[26]:       8155     10621      5394      8263      3453      3801      3677      3645      3486      3510      5113      5533      4886      5791      6141      8047
dram[27]:       8241      7878      5220      5540      3053      3088      3005      3011      2823      2895      4128      4503      4475      4807      6856      7594
dram[28]:       6936      6820      5406      4898      3338      3470      3546      3661      3280      3387      4740      5126      4419      4636      6302      5775
dram[29]:       7004      6634      4738      4594      2878      3037      2978      3025      2749      2759      3888      4008      4032      4063      6184      5660
dram[30]:      11448     11598      7756      5996      3710      3737      3522      3576      3247      3278      4889      5363      5356      5694      8627      9856
dram[31]:       8936      8811      5478      4558      2913      3102      2908      2878      2647      2657      3987      4294      4584      4801      7482      8527
maximum mf latency per bank:
dram[0]:       9496      9777      7870      7384      7062      7012      5771      5743      5729      6089      6603      7000      8316      8395      9539      9072
dram[1]:       8237      8781      6077      5555      4984      4985      5051      5123      5144      5244      6159      6385      6095      7015      8273      7002
dram[2]:       9489      9599      9516      9532      9446      9468      5771      5821      5872      5677      7263      6948      7531      7049      9496      9731
dram[3]:       9523      9525      9592      9582      9516      9502      5056      5115      5909      7520      7802      7718      8401      8272      9645      9505
dram[4]:      10448     11212     10061     11573     10874     11174      5771      5857      6285      7662      9098      9982      9976     10241     10205     10374
dram[5]:      11207     10916     10859     10891     10712     10768      5062      5116      5177      5221      7195      7357     10856     11010     11270     10855
dram[6]:      12430     11344      8428      9068      8234      7065      8217      5823      7645      7408      8840      7770      8347      7743      8940      7877
dram[7]:       8482      8573      8224      8535      6267      6016      5057      5115      6930      5214      7070      6996     10962     10786      8540      9477
dram[8]:       7796      7316      7598      6108      8384      7274      8328      5833      5727      5661      8192      8275      8942      8272      9552      7391
dram[9]:       7418     10444      7469      7512      6694      6547      5057      5115      5890      7693      7755      8012      7492      7450      9316     10712
dram[10]:       9471      9556      9785      9923      9923      9956      8065      5796      5730      5905      9223      8937      9230      8889      9318      9246
dram[11]:       6371      5840      6467      6389      4984      4985      5056      5115      5151      5220      6829      6956      7450      7078      7516      6473
dram[12]:       8994      9693      8709      9391      8823      9399      5771      5846      5991      7199      8432      9223      8383     10321      9108      9734
dram[13]:       6603      7189      6291      7180      5582      5186      5058      5115      5985      6363      8180      8208      7665      8360      8294      8296
dram[14]:       6541      6531      6121      6056      5895      5961      5910      5954      6430      5822      8069      8018      8802      8790      6693      6907
dram[15]:       8488      8476      7743      7575      6582      5884      5061      5115      7139      5525      7743      7676      8805      8798      8918      8570
dram[16]:      10899     12136     12180     12977     11687     12644      5771      8702      5748      5964      9409      8590     10833     10427     10114     10885
dram[17]:       9685      9598      9588      9513      9512      9480      5056      5115      5147      5327      8042      8296      9442      9537      9560      9535
dram[18]:       8552      9200      8730      9634      7069      7683      5771      5746      5852      5811      8788      8894      8917      8788      8882      9051
dram[19]:       7540      7424      8974      9867      9976      7263      5159      5129      5250      5491      7310      7522      7406      7787      7449      7891
dram[20]:       8830      8200      7258      7678      6508      6869      5771      6190      5896      6421      8636      8681      8579      8675     11845      8195
dram[21]:       9422      9224      9637      9311      5246      5132      5153      5132      6109      5915      8709      9115      9117      8529     10443     10433
dram[22]:      12925     12549     13103     12618     13010     12603      5878      5820      7033      6286      8161      8656     11481      9004     12716     12578
dram[23]:       8588      8970      7193      7830      6009      6513      5153      5132      6268      6342      9135      8255      9460      9808      8461      8716
dram[24]:       7746      7088      7042      6693      5588      6079      6163      5981      6264      6267      6907      6780      7286      7528     10736      7464
dram[25]:       9675     10311      9675     10313      5023      5063      5538      5133      6677      9941      9481      9961     10424     10428     10424     10317
dram[26]:       7685      9088      7104      7757      5612      7407      5844      5847      6314      7464      7121      8809      7858      8670      7391      8877
dram[27]:       8209      8997      7533      7526      5267      5309      5151      5140      5960      6425      8108      8795      8418      8849      9097      8573
dram[28]:       7720      7178      6893      7129      5754      5753      5779      5782      6172      5838      7225      7303      8018      7775      7637      7182
dram[29]:       7837      8274      7678      6895      4992      5017      5151      5132      5360      5202      8005      7707      7736      7606      8023      8354
dram[30]:      10323     10163     10329     10403     10406     10387      5771      5712      5776      5800      9243      9194     10019      9820     10017     10025
dram[31]:       9314      9643      8691      9092      5668      5859      5181      5132      7625      7451      9513      9144      8899      9156      9339      9918
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 171): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15089 n_act=4617 n_pre=4602 n_ref_event=0 n_req=18769 n_rd=16106 n_rd_L2_A=0 n_write=0 n_wr_bk=9199 bw_util=0.573
n_activity=39620 dram_eff=0.6387
bk0: 825a 30858i bk1: 820a 30392i bk2: 697a 36678i bk3: 704a 36620i bk4: 736a 37759i bk5: 732a 37609i bk6: 916a 32030i bk7: 944a 31575i bk8: 1216a 23783i bk9: 1224a 23977i bk10: 1280a 18499i bk11: 1280a 17586i bk12: 1264a 18810i bk13: 1252a 18709i bk14: 1120a 23971i bk15: 1096a 23540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752954
Row_Buffer_Locality_read = 0.807685
Row_Buffer_Locality_write = 0.413328
Bank_Level_Parallism = 7.182926
Bank_Level_Parallism_Col = 4.880719
Bank_Level_Parallism_Ready = 1.905631
write_to_read_ratio_blp_rw_average = 0.428467
GrpLevelPara = 3.123113 

BW Util details:
bwutil = 0.573017 
total_CMD = 44161 
util_bw = 25305 
Wasted_Col = 13402 
Wasted_Row = 675 
Idle = 4779 

BW Util Bottlenecks: 
RCDc_limit = 14268 
RCDWRc_limit = 5694 
WTRc_limit = 8060 
RTWc_limit = 30317 
CCDLc_limit = 10601 
rwq = 0 
CCDLc_limit_alone = 7389 
WTRc_limit_alone = 7272 
RTWc_limit_alone = 27893 

Commands details: 
total_CMD = 44161 
n_nop = 15089 
Read = 16106 
Write = 0 
L2_Alloc = 0 
L2_WB = 9199 
n_act = 4617 
n_pre = 4602 
n_ref = 0 
n_req = 18769 
total_req = 25305 

Dual Bus Interface Util: 
issued_total_row = 9219 
issued_total_col = 25305 
Row_Bus_Util =  0.208759 
CoL_Bus_Util = 0.573017 
Either_Row_CoL_Bus_Util = 0.658318 
Issued_on_Two_Bus_Simul_Util = 0.123457 
issued_two_Eff = 0.187534 
queue_avg = 45.960960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.961
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 172): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17676 n_act=4692 n_pre=4682 n_ref_event=0 n_req=16504 n_rd=13902 n_rd_L2_A=0 n_write=0 n_wr_bk=8422 bw_util=0.5055
n_activity=38497 dram_eff=0.5799
bk0: 696a 31630i bk1: 677a 31841i bk2: 587a 37555i bk3: 586a 36995i bk4: 620a 38021i bk5: 631a 38254i bk6: 805a 33002i bk7: 818a 32053i bk8: 1064a 25391i bk9: 1071a 24751i bk10: 1120a 19890i bk11: 1120a 19391i bk12: 1107a 19880i bk13: 1103a 21835i bk14: 956a 25860i bk15: 941a 25606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714234
Row_Buffer_Locality_read = 0.776316
Row_Buffer_Locality_write = 0.373223
Bank_Level_Parallism = 6.906241
Bank_Level_Parallism_Col = 4.558072
Bank_Level_Parallism_Ready = 1.867004
write_to_read_ratio_blp_rw_average = 0.421064
GrpLevelPara = 2.993577 

BW Util details:
bwutil = 0.505514 
total_CMD = 44161 
util_bw = 22324 
Wasted_Col = 13957 
Wasted_Row = 1518 
Idle = 6362 

BW Util Bottlenecks: 
RCDc_limit = 15235 
RCDWRc_limit = 6564 
WTRc_limit = 9106 
RTWc_limit = 24885 
CCDLc_limit = 9376 
rwq = 0 
CCDLc_limit_alone = 6607 
WTRc_limit_alone = 8125 
RTWc_limit_alone = 23097 

Commands details: 
total_CMD = 44161 
n_nop = 17676 
Read = 13902 
Write = 0 
L2_Alloc = 0 
L2_WB = 8422 
n_act = 4692 
n_pre = 4682 
n_ref = 0 
n_req = 16504 
total_req = 22324 

Dual Bus Interface Util: 
issued_total_row = 9374 
issued_total_col = 22324 
Row_Bus_Util =  0.212269 
CoL_Bus_Util = 0.505514 
Either_Row_CoL_Bus_Util = 0.599737 
Issued_on_Two_Bus_Simul_Util = 0.118045 
issued_two_Eff = 0.196828 
queue_avg = 38.425400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4254
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 172): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15472 n_act=4628 n_pre=4615 n_ref_event=0 n_req=18718 n_rd=16088 n_rd_L2_A=0 n_write=0 n_wr_bk=9005 bw_util=0.5682
n_activity=39263 dram_eff=0.6391
bk0: 824a 30696i bk1: 800a 30767i bk2: 696a 37045i bk3: 692a 37137i bk4: 716a 37928i bk5: 728a 37694i bk6: 896a 32850i bk7: 920a 32281i bk8: 1216a 24387i bk9: 1224a 24684i bk10: 1280a 18797i bk11: 1280a 19264i bk12: 1272a 19677i bk13: 1264a 18871i bk14: 1148a 25308i bk15: 1132a 24662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751742
Row_Buffer_Locality_read = 0.807520
Row_Buffer_Locality_write = 0.401716
Bank_Level_Parallism = 7.034584
Bank_Level_Parallism_Col = 4.775494
Bank_Level_Parallism_Ready = 1.887180
write_to_read_ratio_blp_rw_average = 0.407801
GrpLevelPara = 3.089079 

BW Util details:
bwutil = 0.568216 
total_CMD = 44161 
util_bw = 25093 
Wasted_Col = 12641 
Wasted_Row = 1099 
Idle = 5328 

BW Util Bottlenecks: 
RCDc_limit = 13134 
RCDWRc_limit = 5962 
WTRc_limit = 9047 
RTWc_limit = 24728 
CCDLc_limit = 9860 
rwq = 0 
CCDLc_limit_alone = 6987 
WTRc_limit_alone = 8084 
RTWc_limit_alone = 22818 

Commands details: 
total_CMD = 44161 
n_nop = 15472 
Read = 16088 
Write = 0 
L2_Alloc = 0 
L2_WB = 9005 
n_act = 4628 
n_pre = 4615 
n_ref = 0 
n_req = 18718 
total_req = 25093 

Dual Bus Interface Util: 
issued_total_row = 9243 
issued_total_col = 25093 
Row_Bus_Util =  0.209302 
CoL_Bus_Util = 0.568216 
Either_Row_CoL_Bus_Util = 0.649646 
Issued_on_Two_Bus_Simul_Util = 0.127873 
issued_two_Eff = 0.196835 
queue_avg = 42.298973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.299
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 216): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17396 n_act=4663 n_pre=4648 n_ref_event=0 n_req=16803 n_rd=14260 n_rd_L2_A=0 n_write=0 n_wr_bk=8347 bw_util=0.5119
n_activity=38685 dram_eff=0.5844
bk0: 742a 31416i bk1: 728a 31434i bk2: 630a 37167i bk3: 636a 37151i bk4: 643a 38045i bk5: 647a 37450i bk6: 796a 32772i bk7: 817a 32208i bk8: 1064a 25328i bk9: 1071a 24308i bk10: 1120a 20120i bk11: 1120a 19811i bk12: 1113a 20927i bk13: 1113a 21126i bk14: 1022a 24833i bk15: 998a 24983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721858
Row_Buffer_Locality_read = 0.780295
Row_Buffer_Locality_write = 0.390127
Bank_Level_Parallism = 6.972586
Bank_Level_Parallism_Col = 4.653990
Bank_Level_Parallism_Ready = 1.879064
write_to_read_ratio_blp_rw_average = 0.421482
GrpLevelPara = 3.017361 

BW Util details:
bwutil = 0.511922 
total_CMD = 44161 
util_bw = 22607 
Wasted_Col = 13840 
Wasted_Row = 1453 
Idle = 6261 

BW Util Bottlenecks: 
RCDc_limit = 15602 
RCDWRc_limit = 6363 
WTRc_limit = 8557 
RTWc_limit = 25971 
CCDLc_limit = 9757 
rwq = 0 
CCDLc_limit_alone = 6848 
WTRc_limit_alone = 7680 
RTWc_limit_alone = 23939 

Commands details: 
total_CMD = 44161 
n_nop = 17396 
Read = 14260 
Write = 0 
L2_Alloc = 0 
L2_WB = 8347 
n_act = 4663 
n_pre = 4648 
n_ref = 0 
n_req = 16803 
total_req = 22607 

Dual Bus Interface Util: 
issued_total_row = 9311 
issued_total_col = 22607 
Row_Bus_Util =  0.210842 
CoL_Bus_Util = 0.511922 
Either_Row_CoL_Bus_Util = 0.606078 
Issued_on_Two_Bus_Simul_Util = 0.116687 
issued_two_Eff = 0.192528 
queue_avg = 38.168995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.169
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 195): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15710 n_act=4547 n_pre=4531 n_ref_event=0 n_req=18666 n_rd=16132 n_rd_L2_A=0 n_write=0 n_wr_bk=8693 bw_util=0.5621
n_activity=38734 dram_eff=0.6409
bk0: 828a 31643i bk1: 804a 31979i bk2: 700a 37314i bk3: 708a 36351i bk4: 740a 38301i bk5: 724a 37902i bk6: 904a 32062i bk7: 932a 31893i bk8: 1216a 23025i bk9: 1224a 22621i bk10: 1280a 19110i bk11: 1280a 18417i bk12: 1268a 20970i bk13: 1264a 20592i bk14: 1144a 24679i bk15: 1116a 24989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755668
Row_Buffer_Locality_read = 0.807859
Row_Buffer_Locality_write = 0.416129
Bank_Level_Parallism = 7.100823
Bank_Level_Parallism_Col = 4.799204
Bank_Level_Parallism_Ready = 1.851279
write_to_read_ratio_blp_rw_average = 0.409756
GrpLevelPara = 3.119135 

BW Util details:
bwutil = 0.562148 
total_CMD = 44161 
util_bw = 24825 
Wasted_Col = 12932 
Wasted_Row = 736 
Idle = 5668 

BW Util Bottlenecks: 
RCDc_limit = 13860 
RCDWRc_limit = 5496 
WTRc_limit = 8445 
RTWc_limit = 27799 
CCDLc_limit = 10032 
rwq = 0 
CCDLc_limit_alone = 7093 
WTRc_limit_alone = 7673 
RTWc_limit_alone = 25632 

Commands details: 
total_CMD = 44161 
n_nop = 15710 
Read = 16132 
Write = 0 
L2_Alloc = 0 
L2_WB = 8693 
n_act = 4547 
n_pre = 4531 
n_ref = 0 
n_req = 18666 
total_req = 24825 

Dual Bus Interface Util: 
issued_total_row = 9078 
issued_total_col = 24825 
Row_Bus_Util =  0.205566 
CoL_Bus_Util = 0.562148 
Either_Row_CoL_Bus_Util = 0.644256 
Issued_on_Two_Bus_Simul_Util = 0.123457 
issued_two_Eff = 0.191628 
queue_avg = 44.678902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.6789
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 182): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=18276 n_act=4567 n_pre=4552 n_ref_event=0 n_req=16300 n_rd=13856 n_rd_L2_A=0 n_write=0 n_wr_bk=7882 bw_util=0.4922
n_activity=38041 dram_eff=0.5714
bk0: 687a 32419i bk1: 684a 33010i bk2: 582a 37892i bk3: 579a 37921i bk4: 608a 37949i bk5: 610a 37996i bk6: 788a 32041i bk7: 809a 32186i bk8: 1064a 23908i bk9: 1071a 24157i bk10: 1120a 21216i bk11: 1120a 20588i bk12: 1107a 21641i bk13: 1104a 21672i bk14: 976a 25692i bk15: 947a 26816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718727
Row_Buffer_Locality_read = 0.774498
Row_Buffer_Locality_write = 0.394803
Bank_Level_Parallism = 6.882301
Bank_Level_Parallism_Col = 4.549206
Bank_Level_Parallism_Ready = 1.766492
write_to_read_ratio_blp_rw_average = 0.425711
GrpLevelPara = 2.959885 

BW Util details:
bwutil = 0.492244 
total_CMD = 44161 
util_bw = 21738 
Wasted_Col = 13918 
Wasted_Row = 1498 
Idle = 7007 

BW Util Bottlenecks: 
RCDc_limit = 15284 
RCDWRc_limit = 6140 
WTRc_limit = 7657 
RTWc_limit = 24856 
CCDLc_limit = 9496 
rwq = 0 
CCDLc_limit_alone = 6732 
WTRc_limit_alone = 6846 
RTWc_limit_alone = 22903 

Commands details: 
total_CMD = 44161 
n_nop = 18276 
Read = 13856 
Write = 0 
L2_Alloc = 0 
L2_WB = 7882 
n_act = 4567 
n_pre = 4552 
n_ref = 0 
n_req = 16300 
total_req = 21738 

Dual Bus Interface Util: 
issued_total_row = 9119 
issued_total_col = 21738 
Row_Bus_Util =  0.206494 
CoL_Bus_Util = 0.492244 
Either_Row_CoL_Bus_Util = 0.586151 
Issued_on_Two_Bus_Simul_Util = 0.112588 
issued_two_Eff = 0.192080 
queue_avg = 38.215824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2158
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 192): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15112 n_act=4687 n_pre=4675 n_ref_event=0 n_req=19090 n_rd=16571 n_rd_L2_A=0 n_write=0 n_wr_bk=8689 bw_util=0.572
n_activity=39408 dram_eff=0.641
bk0: 892a 30140i bk1: 888a 30130i bk2: 740a 36023i bk3: 764a 35524i bk4: 752a 37645i bk5: 782a 36838i bk6: 913a 32512i bk7: 936a 32460i bk8: 1216a 24804i bk9: 1224a 23882i bk10: 1280a 19651i bk11: 1280a 19133i bk12: 1280a 20566i bk13: 1272a 19938i bk14: 1172a 24351i bk15: 1180a 23758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753649
Row_Buffer_Locality_read = 0.802933
Row_Buffer_Locality_write = 0.423372
Bank_Level_Parallism = 7.140705
Bank_Level_Parallism_Col = 4.824220
Bank_Level_Parallism_Ready = 1.871338
write_to_read_ratio_blp_rw_average = 0.391731
GrpLevelPara = 3.104015 

BW Util details:
bwutil = 0.571998 
total_CMD = 44161 
util_bw = 25260 
Wasted_Col = 12828 
Wasted_Row = 880 
Idle = 5193 

BW Util Bottlenecks: 
RCDc_limit = 14510 
RCDWRc_limit = 5251 
WTRc_limit = 8674 
RTWc_limit = 25513 
CCDLc_limit = 9820 
rwq = 0 
CCDLc_limit_alone = 7012 
WTRc_limit_alone = 7893 
RTWc_limit_alone = 23486 

Commands details: 
total_CMD = 44161 
n_nop = 15112 
Read = 16571 
Write = 0 
L2_Alloc = 0 
L2_WB = 8689 
n_act = 4687 
n_pre = 4675 
n_ref = 0 
n_req = 19090 
total_req = 25260 

Dual Bus Interface Util: 
issued_total_row = 9362 
issued_total_col = 25260 
Row_Bus_Util =  0.211997 
CoL_Bus_Util = 0.571998 
Either_Row_CoL_Bus_Util = 0.657798 
Issued_on_Two_Bus_Simul_Util = 0.126197 
issued_two_Eff = 0.191848 
queue_avg = 43.530560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.5306
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 78): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17309 n_act=4759 n_pre=4744 n_ref_event=0 n_req=16819 n_rd=14314 n_rd_L2_A=0 n_write=0 n_wr_bk=8273 bw_util=0.5115
n_activity=38421 dram_eff=0.5879
bk0: 765a 30938i bk1: 726a 32121i bk2: 628a 36533i bk3: 639a 37036i bk4: 653a 36957i bk5: 664a 37363i bk6: 799a 32835i bk7: 816a 33288i bk8: 1064a 25515i bk9: 1071a 24407i bk10: 1120a 20170i bk11: 1120a 19262i bk12: 1117a 21183i bk13: 1113a 21421i bk14: 1011a 25657i bk15: 1008a 25757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716708
Row_Buffer_Locality_read = 0.773959
Row_Buffer_Locality_write = 0.387550
Bank_Level_Parallism = 6.962293
Bank_Level_Parallism_Col = 4.524323
Bank_Level_Parallism_Ready = 1.763138
write_to_read_ratio_blp_rw_average = 0.416781
GrpLevelPara = 2.955226 

BW Util details:
bwutil = 0.511469 
total_CMD = 44161 
util_bw = 22587 
Wasted_Col = 13966 
Wasted_Row = 1212 
Idle = 6396 

BW Util Bottlenecks: 
RCDc_limit = 15828 
RCDWRc_limit = 5981 
WTRc_limit = 7751 
RTWc_limit = 24241 
CCDLc_limit = 9514 
rwq = 0 
CCDLc_limit_alone = 6936 
WTRc_limit_alone = 7037 
RTWc_limit_alone = 22377 

Commands details: 
total_CMD = 44161 
n_nop = 17309 
Read = 14314 
Write = 0 
L2_Alloc = 0 
L2_WB = 8273 
n_act = 4759 
n_pre = 4744 
n_ref = 0 
n_req = 16819 
total_req = 22587 

Dual Bus Interface Util: 
issued_total_row = 9503 
issued_total_col = 22587 
Row_Bus_Util =  0.215190 
CoL_Bus_Util = 0.511469 
Either_Row_CoL_Bus_Util = 0.608048 
Issued_on_Two_Bus_Simul_Util = 0.118611 
issued_two_Eff = 0.195069 
queue_avg = 36.034512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.0345
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 172): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=14884 n_act=4723 n_pre=4708 n_ref_event=0 n_req=19088 n_rd=16412 n_rd_L2_A=0 n_write=0 n_wr_bk=9152 bw_util=0.5789
n_activity=39457 dram_eff=0.6479
bk0: 856a 29621i bk1: 864a 29854i bk2: 736a 35382i bk3: 748a 34974i bk4: 744a 37419i bk5: 760a 37491i bk6: 916a 32649i bk7: 932a 32202i bk8: 1216a 25171i bk9: 1224a 24379i bk10: 1280a 19451i bk11: 1280a 18552i bk12: 1280a 19900i bk13: 1276a 18819i bk14: 1144a 24013i bk15: 1156a 24074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751682
Row_Buffer_Locality_read = 0.804691
Row_Buffer_Locality_write = 0.418168
Bank_Level_Parallism = 7.202409
Bank_Level_Parallism_Col = 4.872585
Bank_Level_Parallism_Ready = 1.870404
write_to_read_ratio_blp_rw_average = 0.395380
GrpLevelPara = 3.110349 

BW Util details:
bwutil = 0.578882 
total_CMD = 44161 
util_bw = 25564 
Wasted_Col = 12745 
Wasted_Row = 795 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 13715 
RCDWRc_limit = 5578 
WTRc_limit = 9203 
RTWc_limit = 25561 
CCDLc_limit = 10110 
rwq = 0 
CCDLc_limit_alone = 7232 
WTRc_limit_alone = 8364 
RTWc_limit_alone = 23522 

Commands details: 
total_CMD = 44161 
n_nop = 14884 
Read = 16412 
Write = 0 
L2_Alloc = 0 
L2_WB = 9152 
n_act = 4723 
n_pre = 4708 
n_ref = 0 
n_req = 19088 
total_req = 25564 

Dual Bus Interface Util: 
issued_total_row = 9431 
issued_total_col = 25564 
Row_Bus_Util =  0.213559 
CoL_Bus_Util = 0.578882 
Either_Row_CoL_Bus_Util = 0.662961 
Issued_on_Two_Bus_Simul_Util = 0.129481 
issued_two_Eff = 0.195307 
queue_avg = 43.681618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.6816
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 32): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17343 n_act=4700 n_pre=4685 n_ref_event=0 n_req=16905 n_rd=14360 n_rd_L2_A=0 n_write=0 n_wr_bk=8428 bw_util=0.516
n_activity=38637 dram_eff=0.5898
bk0: 763a 31432i bk1: 742a 32128i bk2: 644a 36738i bk3: 641a 36728i bk4: 651a 38358i bk5: 660a 38132i bk6: 795a 32633i bk7: 817a 32412i bk8: 1064a 25159i bk9: 1071a 24860i bk10: 1120a 20771i bk11: 1120a 20138i bk12: 1120a 20874i bk13: 1117a 20861i bk14: 1023a 25136i bk15: 1012a 25549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721917
Row_Buffer_Locality_read = 0.780432
Row_Buffer_Locality_write = 0.391749
Bank_Level_Parallism = 6.866822
Bank_Level_Parallism_Col = 4.545609
Bank_Level_Parallism_Ready = 1.815868
write_to_read_ratio_blp_rw_average = 0.425290
GrpLevelPara = 2.973855 

BW Util details:
bwutil = 0.516021 
total_CMD = 44161 
util_bw = 22788 
Wasted_Col = 13750 
Wasted_Row = 1554 
Idle = 6069 

BW Util Bottlenecks: 
RCDc_limit = 14942 
RCDWRc_limit = 6405 
WTRc_limit = 7605 
RTWc_limit = 24510 
CCDLc_limit = 9287 
rwq = 0 
CCDLc_limit_alone = 6758 
WTRc_limit_alone = 6969 
RTWc_limit_alone = 22617 

Commands details: 
total_CMD = 44161 
n_nop = 17343 
Read = 14360 
Write = 0 
L2_Alloc = 0 
L2_WB = 8428 
n_act = 4700 
n_pre = 4685 
n_ref = 0 
n_req = 16905 
total_req = 22788 

Dual Bus Interface Util: 
issued_total_row = 9385 
issued_total_col = 22788 
Row_Bus_Util =  0.212518 
CoL_Bus_Util = 0.516021 
Either_Row_CoL_Bus_Util = 0.607278 
Issued_on_Two_Bus_Simul_Util = 0.121261 
issued_two_Eff = 0.199679 
queue_avg = 38.357014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.357
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 153): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15027 n_act=4583 n_pre=4567 n_ref_event=0 n_req=18955 n_rd=16272 n_rd_L2_A=0 n_write=0 n_wr_bk=9175 bw_util=0.5762
n_activity=39426 dram_eff=0.6454
bk0: 848a 30574i bk1: 840a 29831i bk2: 712a 36402i bk3: 716a 36092i bk4: 728a 37850i bk5: 744a 37012i bk6: 904a 32542i bk7: 924a 32411i bk8: 1216a 25138i bk9: 1224a 24103i bk10: 1280a 18967i bk11: 1280a 18060i bk12: 1276a 19711i bk13: 1272a 20640i bk14: 1156a 23921i bk15: 1152a 24492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757475
Row_Buffer_Locality_read = 0.808602
Row_Buffer_Locality_write = 0.440122
Bank_Level_Parallism = 7.084538
Bank_Level_Parallism_Col = 4.821191
Bank_Level_Parallism_Ready = 1.869022
write_to_read_ratio_blp_rw_average = 0.411560
GrpLevelPara = 3.107858 

BW Util details:
bwutil = 0.576232 
total_CMD = 44161 
util_bw = 25447 
Wasted_Col = 13071 
Wasted_Row = 683 
Idle = 4960 

BW Util Bottlenecks: 
RCDc_limit = 13941 
RCDWRc_limit = 5522 
WTRc_limit = 8900 
RTWc_limit = 27331 
CCDLc_limit = 10365 
rwq = 0 
CCDLc_limit_alone = 7326 
WTRc_limit_alone = 8042 
RTWc_limit_alone = 25150 

Commands details: 
total_CMD = 44161 
n_nop = 15027 
Read = 16272 
Write = 0 
L2_Alloc = 0 
L2_WB = 9175 
n_act = 4583 
n_pre = 4567 
n_ref = 0 
n_req = 18955 
total_req = 25447 

Dual Bus Interface Util: 
issued_total_row = 9150 
issued_total_col = 25447 
Row_Bus_Util =  0.207196 
CoL_Bus_Util = 0.576232 
Either_Row_CoL_Bus_Util = 0.659722 
Issued_on_Two_Bus_Simul_Util = 0.123706 
issued_two_Eff = 0.187513 
queue_avg = 44.958969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.959
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 138): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17229 n_act=4686 n_pre=4671 n_ref_event=0 n_req=16877 n_rd=14240 n_rd_L2_A=0 n_write=0 n_wr_bk=8487 bw_util=0.5146
n_activity=38367 dram_eff=0.5924
bk0: 737a 31634i bk1: 731a 31914i bk2: 633a 37097i bk3: 622a 37100i bk4: 631a 38116i bk5: 649a 38211i bk6: 791a 32579i bk7: 805a 32675i bk8: 1064a 25146i bk9: 1071a 23270i bk10: 1120a 18641i bk11: 1120a 20233i bk12: 1117a 20734i bk13: 1114a 21089i bk14: 1021a 25277i bk15: 1014a 24843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721109
Row_Buffer_Locality_read = 0.776655
Row_Buffer_Locality_write = 0.412705
Bank_Level_Parallism = 6.978156
Bank_Level_Parallism_Col = 4.582187
Bank_Level_Parallism_Ready = 1.801338
write_to_read_ratio_blp_rw_average = 0.406051
GrpLevelPara = 3.008691 

BW Util details:
bwutil = 0.514640 
total_CMD = 44161 
util_bw = 22727 
Wasted_Col = 14110 
Wasted_Row = 1113 
Idle = 6211 

BW Util Bottlenecks: 
RCDc_limit = 16003 
RCDWRc_limit = 6035 
WTRc_limit = 9331 
RTWc_limit = 25533 
CCDLc_limit = 9763 
rwq = 0 
CCDLc_limit_alone = 7005 
WTRc_limit_alone = 8419 
RTWc_limit_alone = 23687 

Commands details: 
total_CMD = 44161 
n_nop = 17229 
Read = 14240 
Write = 0 
L2_Alloc = 0 
L2_WB = 8487 
n_act = 4686 
n_pre = 4671 
n_ref = 0 
n_req = 16877 
total_req = 22727 

Dual Bus Interface Util: 
issued_total_row = 9357 
issued_total_col = 22727 
Row_Bus_Util =  0.211884 
CoL_Bus_Util = 0.514640 
Either_Row_CoL_Bus_Util = 0.609859 
Issued_on_Two_Bus_Simul_Util = 0.116664 
issued_two_Eff = 0.191297 
queue_avg = 39.910397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.9104
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 165): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15210 n_act=4595 n_pre=4580 n_ref_event=0 n_req=18830 n_rd=16192 n_rd_L2_A=0 n_write=0 n_wr_bk=9061 bw_util=0.5718
n_activity=39669 dram_eff=0.6366
bk0: 844a 29457i bk1: 812a 31231i bk2: 720a 36422i bk3: 700a 36816i bk4: 724a 38222i bk5: 720a 37988i bk6: 896a 31977i bk7: 928a 32265i bk8: 1216a 24419i bk9: 1224a 23236i bk10: 1280a 18506i bk11: 1280a 18003i bk12: 1276a 19224i bk13: 1268a 20229i bk14: 1168a 23263i bk15: 1136a 24134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754929
Row_Buffer_Locality_read = 0.807198
Row_Buffer_Locality_write = 0.425234
Bank_Level_Parallism = 7.111755
Bank_Level_Parallism_Col = 4.870342
Bank_Level_Parallism_Ready = 1.877995
write_to_read_ratio_blp_rw_average = 0.425481
GrpLevelPara = 3.150045 

BW Util details:
bwutil = 0.571839 
total_CMD = 44161 
util_bw = 25253 
Wasted_Col = 13298 
Wasted_Row = 812 
Idle = 4798 

BW Util Bottlenecks: 
RCDc_limit = 14322 
RCDWRc_limit = 5559 
WTRc_limit = 8194 
RTWc_limit = 30123 
CCDLc_limit = 10292 
rwq = 0 
CCDLc_limit_alone = 7124 
WTRc_limit_alone = 7397 
RTWc_limit_alone = 27752 

Commands details: 
total_CMD = 44161 
n_nop = 15210 
Read = 16192 
Write = 0 
L2_Alloc = 0 
L2_WB = 9061 
n_act = 4595 
n_pre = 4580 
n_ref = 0 
n_req = 18830 
total_req = 25253 

Dual Bus Interface Util: 
issued_total_row = 9175 
issued_total_col = 25253 
Row_Bus_Util =  0.207763 
CoL_Bus_Util = 0.571839 
Either_Row_CoL_Bus_Util = 0.655578 
Issued_on_Two_Bus_Simul_Util = 0.124023 
issued_two_Eff = 0.189182 
queue_avg = 45.409298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.4093
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 169): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=18016 n_act=4586 n_pre=4572 n_ref_event=0 n_req=16348 n_rd=13808 n_rd_L2_A=0 n_write=0 n_wr_bk=8206 bw_util=0.4985
n_activity=38234 dram_eff=0.5758
bk0: 688a 31719i bk1: 669a 32878i bk2: 577a 37454i bk3: 565a 38177i bk4: 591a 37999i bk5: 602a 37945i bk6: 787a 33082i bk7: 805a 32719i bk8: 1064a 25634i bk9: 1071a 24526i bk10: 1120a 19815i bk11: 1120a 20380i bk12: 1111a 21675i bk13: 1107a 21703i bk14: 966a 25336i bk15: 965a 25603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718328
Row_Buffer_Locality_read = 0.773836
Row_Buffer_Locality_write = 0.409036
Bank_Level_Parallism = 6.875356
Bank_Level_Parallism_Col = 4.546163
Bank_Level_Parallism_Ready = 1.809031
write_to_read_ratio_blp_rw_average = 0.414299
GrpLevelPara = 2.961798 

BW Util details:
bwutil = 0.498494 
total_CMD = 44161 
util_bw = 22014 
Wasted_Col = 13709 
Wasted_Row = 1543 
Idle = 6895 

BW Util Bottlenecks: 
RCDc_limit = 15363 
RCDWRc_limit = 6123 
WTRc_limit = 8498 
RTWc_limit = 23320 
CCDLc_limit = 9286 
rwq = 0 
CCDLc_limit_alone = 6641 
WTRc_limit_alone = 7636 
RTWc_limit_alone = 21537 

Commands details: 
total_CMD = 44161 
n_nop = 18016 
Read = 13808 
Write = 0 
L2_Alloc = 0 
L2_WB = 8206 
n_act = 4586 
n_pre = 4572 
n_ref = 0 
n_req = 16348 
total_req = 22014 

Dual Bus Interface Util: 
issued_total_row = 9158 
issued_total_col = 22014 
Row_Bus_Util =  0.207378 
CoL_Bus_Util = 0.498494 
Either_Row_CoL_Bus_Util = 0.592038 
Issued_on_Two_Bus_Simul_Util = 0.113833 
issued_two_Eff = 0.192274 
queue_avg = 37.603428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6034
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 209): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15181 n_act=4571 n_pre=4557 n_ref_event=0 n_req=18676 n_rd=16024 n_rd_L2_A=0 n_write=0 n_wr_bk=9195 bw_util=0.5711
n_activity=39564 dram_eff=0.6374
bk0: 820a 32000i bk1: 788a 31627i bk2: 680a 37789i bk3: 688a 37424i bk4: 740a 37889i bk5: 752a 37934i bk6: 904a 32563i bk7: 932a 31727i bk8: 1216a 24241i bk9: 1224a 23370i bk10: 1280a 19155i bk11: 1280a 19444i bk12: 1240a 19614i bk13: 1236a 19869i bk14: 1132a 23825i bk15: 1112a 23897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754587
Row_Buffer_Locality_read = 0.810956
Row_Buffer_Locality_write = 0.408429
Bank_Level_Parallism = 6.956756
Bank_Level_Parallism_Col = 4.687280
Bank_Level_Parallism_Ready = 1.875848
write_to_read_ratio_blp_rw_average = 0.425543
GrpLevelPara = 3.075820 

BW Util details:
bwutil = 0.571069 
total_CMD = 44161 
util_bw = 25219 
Wasted_Col = 13223 
Wasted_Row = 777 
Idle = 4942 

BW Util Bottlenecks: 
RCDc_limit = 13603 
RCDWRc_limit = 5997 
WTRc_limit = 8295 
RTWc_limit = 27126 
CCDLc_limit = 10030 
rwq = 0 
CCDLc_limit_alone = 7208 
WTRc_limit_alone = 7538 
RTWc_limit_alone = 25061 

Commands details: 
total_CMD = 44161 
n_nop = 15181 
Read = 16024 
Write = 0 
L2_Alloc = 0 
L2_WB = 9195 
n_act = 4571 
n_pre = 4557 
n_ref = 0 
n_req = 18676 
total_req = 25219 

Dual Bus Interface Util: 
issued_total_row = 9128 
issued_total_col = 25219 
Row_Bus_Util =  0.206698 
CoL_Bus_Util = 0.571069 
Either_Row_CoL_Bus_Util = 0.656235 
Issued_on_Two_Bus_Simul_Util = 0.121533 
issued_two_Eff = 0.185197 
queue_avg = 43.215031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.215
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 172): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17919 n_act=4615 n_pre=4601 n_ref_event=0 n_req=16322 n_rd=13740 n_rd_L2_A=0 n_write=0 n_wr_bk=8324 bw_util=0.4996
n_activity=38430 dram_eff=0.5741
bk0: 670a 32996i bk1: 662a 33118i bk2: 569a 37936i bk3: 569a 38193i bk4: 582a 39129i bk5: 581a 39072i bk6: 784a 32599i bk7: 809a 32401i bk8: 1064a 24646i bk9: 1071a 23833i bk10: 1120a 20122i bk11: 1120a 19864i bk12: 1113a 19965i bk13: 1117a 20985i bk14: 963a 25448i bk15: 946a 26027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715709
Row_Buffer_Locality_read = 0.774633
Row_Buffer_Locality_write = 0.393879
Bank_Level_Parallism = 6.801283
Bank_Level_Parallism_Col = 4.422856
Bank_Level_Parallism_Ready = 1.791833
write_to_read_ratio_blp_rw_average = 0.422200
GrpLevelPara = 2.963347 

BW Util details:
bwutil = 0.499626 
total_CMD = 44161 
util_bw = 22064 
Wasted_Col = 14431 
Wasted_Row = 1217 
Idle = 6449 

BW Util Bottlenecks: 
RCDc_limit = 15470 
RCDWRc_limit = 6421 
WTRc_limit = 8473 
RTWc_limit = 25845 
CCDLc_limit = 9231 
rwq = 0 
CCDLc_limit_alone = 6683 
WTRc_limit_alone = 7748 
RTWc_limit_alone = 24022 

Commands details: 
total_CMD = 44161 
n_nop = 17919 
Read = 13740 
Write = 0 
L2_Alloc = 0 
L2_WB = 8324 
n_act = 4615 
n_pre = 4601 
n_ref = 0 
n_req = 16322 
total_req = 22064 

Dual Bus Interface Util: 
issued_total_row = 9216 
issued_total_col = 22064 
Row_Bus_Util =  0.208691 
CoL_Bus_Util = 0.499626 
Either_Row_CoL_Bus_Util = 0.594235 
Issued_on_Two_Bus_Simul_Util = 0.114083 
issued_two_Eff = 0.191982 
queue_avg = 38.622856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6229
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 185): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=14909 n_act=4708 n_pre=4694 n_ref_event=0 n_req=18946 n_rd=16297 n_rd_L2_A=0 n_write=0 n_wr_bk=9140 bw_util=0.576
n_activity=39784 dram_eff=0.6394
bk0: 872a 29361i bk1: 829a 30861i bk2: 736a 36214i bk3: 704a 36526i bk4: 740a 38047i bk5: 716a 37746i bk6: 900a 32436i bk7: 924a 31753i bk8: 1216a 23658i bk9: 1224a 22074i bk10: 1280a 18324i bk11: 1280a 18252i bk12: 1276a 17764i bk13: 1280a 19188i bk14: 1184a 23200i bk15: 1136a 24379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750582
Row_Buffer_Locality_read = 0.805767
Row_Buffer_Locality_write = 0.403014
Bank_Level_Parallism = 7.212715
Bank_Level_Parallism_Col = 4.867344
Bank_Level_Parallism_Ready = 1.889177
write_to_read_ratio_blp_rw_average = 0.411213
GrpLevelPara = 3.145008 

BW Util details:
bwutil = 0.576006 
total_CMD = 44161 
util_bw = 25437 
Wasted_Col = 13511 
Wasted_Row = 659 
Idle = 4554 

BW Util Bottlenecks: 
RCDc_limit = 14494 
RCDWRc_limit = 5542 
WTRc_limit = 9342 
RTWc_limit = 29645 
CCDLc_limit = 10213 
rwq = 0 
CCDLc_limit_alone = 7209 
WTRc_limit_alone = 8506 
RTWc_limit_alone = 27477 

Commands details: 
total_CMD = 44161 
n_nop = 14909 
Read = 16297 
Write = 0 
L2_Alloc = 0 
L2_WB = 9140 
n_act = 4708 
n_pre = 4694 
n_ref = 0 
n_req = 18946 
total_req = 25437 

Dual Bus Interface Util: 
issued_total_row = 9402 
issued_total_col = 25437 
Row_Bus_Util =  0.212903 
CoL_Bus_Util = 0.576006 
Either_Row_CoL_Bus_Util = 0.662394 
Issued_on_Two_Bus_Simul_Util = 0.126514 
issued_two_Eff = 0.190995 
queue_avg = 47.057674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.0577
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 190): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17594 n_act=4677 n_pre=4661 n_ref_event=0 n_req=16475 n_rd=13960 n_rd_L2_A=0 n_write=0 n_wr_bk=8346 bw_util=0.5051
n_activity=38794 dram_eff=0.575
bk0: 700a 31930i bk1: 691a 31989i bk2: 593a 37733i bk3: 595a 38164i bk4: 620a 38320i bk5: 617a 37978i bk6: 784a 32399i bk7: 805a 31721i bk8: 1064a 23843i bk9: 1071a 23277i bk10: 1120a 18961i bk11: 1120a 18157i bk12: 1105a 20396i bk13: 1108a 19562i bk14: 994a 25625i bk15: 973a 25791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716098
Row_Buffer_Locality_read = 0.777794
Row_Buffer_Locality_write = 0.373508
Bank_Level_Parallism = 7.023525
Bank_Level_Parallism_Col = 4.678098
Bank_Level_Parallism_Ready = 1.839909
write_to_read_ratio_blp_rw_average = 0.425127
GrpLevelPara = 3.034185 

BW Util details:
bwutil = 0.505106 
total_CMD = 44161 
util_bw = 22306 
Wasted_Col = 14300 
Wasted_Row = 1438 
Idle = 6117 

BW Util Bottlenecks: 
RCDc_limit = 15747 
RCDWRc_limit = 6455 
WTRc_limit = 8968 
RTWc_limit = 28477 
CCDLc_limit = 9694 
rwq = 0 
CCDLc_limit_alone = 6738 
WTRc_limit_alone = 8199 
RTWc_limit_alone = 26290 

Commands details: 
total_CMD = 44161 
n_nop = 17594 
Read = 13960 
Write = 0 
L2_Alloc = 0 
L2_WB = 8346 
n_act = 4677 
n_pre = 4661 
n_ref = 0 
n_req = 16475 
total_req = 22306 

Dual Bus Interface Util: 
issued_total_row = 9338 
issued_total_col = 22306 
Row_Bus_Util =  0.211454 
CoL_Bus_Util = 0.505106 
Either_Row_CoL_Bus_Util = 0.601594 
Issued_on_Two_Bus_Simul_Util = 0.114966 
issued_two_Eff = 0.191102 
queue_avg = 39.575348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5753
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 177): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=14826 n_act=4712 n_pre=4696 n_ref_event=0 n_req=19044 n_rd=16391 n_rd_L2_A=0 n_write=0 n_wr_bk=9104 bw_util=0.5773
n_activity=39822 dram_eff=0.6402
bk0: 855a 30730i bk1: 860a 30094i bk2: 728a 36546i bk3: 744a 36280i bk4: 748a 37851i bk5: 760a 36824i bk6: 900a 33331i bk7: 936a 32149i bk8: 1216a 24802i bk9: 1224a 22755i bk10: 1280a 18020i bk11: 1280a 17682i bk12: 1268a 19836i bk13: 1264a 19660i bk14: 1168a 23503i bk15: 1160a 24199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751699
Row_Buffer_Locality_read = 0.806282
Row_Buffer_Locality_write = 0.405646
Bank_Level_Parallism = 7.084908
Bank_Level_Parallism_Col = 4.776220
Bank_Level_Parallism_Ready = 1.859933
write_to_read_ratio_blp_rw_average = 0.405252
GrpLevelPara = 3.095223 

BW Util details:
bwutil = 0.577319 
total_CMD = 44161 
util_bw = 25495 
Wasted_Col = 13533 
Wasted_Row = 674 
Idle = 4459 

BW Util Bottlenecks: 
RCDc_limit = 14815 
RCDWRc_limit = 5501 
WTRc_limit = 9311 
RTWc_limit = 27033 
CCDLc_limit = 10572 
rwq = 0 
CCDLc_limit_alone = 7539 
WTRc_limit_alone = 8353 
RTWc_limit_alone = 24958 

Commands details: 
total_CMD = 44161 
n_nop = 14826 
Read = 16391 
Write = 0 
L2_Alloc = 0 
L2_WB = 9104 
n_act = 4712 
n_pre = 4696 
n_ref = 0 
n_req = 19044 
total_req = 25495 

Dual Bus Interface Util: 
issued_total_row = 9408 
issued_total_col = 25495 
Row_Bus_Util =  0.213039 
CoL_Bus_Util = 0.577319 
Either_Row_CoL_Bus_Util = 0.664274 
Issued_on_Two_Bus_Simul_Util = 0.126084 
issued_two_Eff = 0.189807 
queue_avg = 45.173862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.1739
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 187): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17282 n_act=4732 n_pre=4716 n_ref_event=0 n_req=16704 n_rd=14100 n_rd_L2_A=0 n_write=0 n_wr_bk=8569 bw_util=0.5133
n_activity=38992 dram_eff=0.5814
bk0: 725a 30750i bk1: 711a 31788i bk2: 613a 37275i bk3: 606a 37398i bk4: 626a 38226i bk5: 636a 37796i bk6: 788a 33352i bk7: 812a 32762i bk8: 1064a 24794i bk9: 1071a 24919i bk10: 1120a 19331i bk11: 1120a 18907i bk12: 1113a 20339i bk13: 1107a 19834i bk14: 1001a 24640i bk15: 987a 25462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716340
Row_Buffer_Locality_read = 0.775635
Row_Buffer_Locality_write = 0.393119
Bank_Level_Parallism = 6.928883
Bank_Level_Parallism_Col = 4.531811
Bank_Level_Parallism_Ready = 1.810358
write_to_read_ratio_blp_rw_average = 0.416951
GrpLevelPara = 2.983346 

BW Util details:
bwutil = 0.513326 
total_CMD = 44161 
util_bw = 22669 
Wasted_Col = 14527 
Wasted_Row = 1149 
Idle = 5816 

BW Util Bottlenecks: 
RCDc_limit = 15722 
RCDWRc_limit = 6469 
WTRc_limit = 9245 
RTWc_limit = 26272 
CCDLc_limit = 9629 
rwq = 0 
CCDLc_limit_alone = 6869 
WTRc_limit_alone = 8336 
RTWc_limit_alone = 24421 

Commands details: 
total_CMD = 44161 
n_nop = 17282 
Read = 14100 
Write = 0 
L2_Alloc = 0 
L2_WB = 8569 
n_act = 4732 
n_pre = 4716 
n_ref = 0 
n_req = 16704 
total_req = 22669 

Dual Bus Interface Util: 
issued_total_row = 9448 
issued_total_col = 22669 
Row_Bus_Util =  0.213944 
CoL_Bus_Util = 0.513326 
Either_Row_CoL_Bus_Util = 0.608659 
Issued_on_Two_Bus_Simul_Util = 0.118611 
issued_two_Eff = 0.194873 
queue_avg = 39.764069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.7641
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 150): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15133 n_act=4676 n_pre=4660 n_ref_event=0 n_req=18947 n_rd=16344 n_rd_L2_A=0 n_write=0 n_wr_bk=8900 bw_util=0.5716
n_activity=39733 dram_eff=0.6353
bk0: 844a 30785i bk1: 844a 30314i bk2: 744a 35591i bk3: 728a 36289i bk4: 756a 37441i bk5: 736a 37279i bk6: 916a 33544i bk7: 940a 31868i bk8: 1216a 23925i bk9: 1224a 22407i bk10: 1280a 17899i bk11: 1280a 17297i bk12: 1268a 19377i bk13: 1276a 20064i bk14: 1160a 23679i bk15: 1132a 23869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752303
Row_Buffer_Locality_read = 0.805003
Row_Buffer_Locality_write = 0.412692
Bank_Level_Parallism = 7.184534
Bank_Level_Parallism_Col = 4.890420
Bank_Level_Parallism_Ready = 1.881477
write_to_read_ratio_blp_rw_average = 0.407884
GrpLevelPara = 3.120362 

BW Util details:
bwutil = 0.571636 
total_CMD = 44161 
util_bw = 25244 
Wasted_Col = 13522 
Wasted_Row = 739 
Idle = 4656 

BW Util Bottlenecks: 
RCDc_limit = 14926 
RCDWRc_limit = 5243 
WTRc_limit = 9001 
RTWc_limit = 28760 
CCDLc_limit = 10539 
rwq = 0 
CCDLc_limit_alone = 7286 
WTRc_limit_alone = 8114 
RTWc_limit_alone = 26394 

Commands details: 
total_CMD = 44161 
n_nop = 15133 
Read = 16344 
Write = 0 
L2_Alloc = 0 
L2_WB = 8900 
n_act = 4676 
n_pre = 4660 
n_ref = 0 
n_req = 18947 
total_req = 25244 

Dual Bus Interface Util: 
issued_total_row = 9336 
issued_total_col = 25244 
Row_Bus_Util =  0.211408 
CoL_Bus_Util = 0.571636 
Either_Row_CoL_Bus_Util = 0.657322 
Issued_on_Two_Bus_Simul_Util = 0.125722 
issued_two_Eff = 0.191264 
queue_avg = 45.192455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.1925
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 174): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=18407 n_act=4482 n_pre=4469 n_ref_event=0 n_req=16245 n_rd=13778 n_rd_L2_A=0 n_write=0 n_wr_bk=7944 bw_util=0.4919
n_activity=38104 dram_eff=0.5701
bk0: 670a 32594i bk1: 667a 33328i bk2: 569a 38115i bk3: 579a 37647i bk4: 606a 38627i bk5: 599a 38555i bk6: 784a 32753i bk7: 805a 31962i bk8: 1064a 24486i bk9: 1071a 24005i bk10: 1120a 19861i bk11: 1120a 19164i bk12: 1099a 22928i bk13: 1105a 21859i bk14: 977a 26422i bk15: 943a 26615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.723018
Row_Buffer_Locality_read = 0.780019
Row_Buffer_Locality_write = 0.397431
Bank_Level_Parallism = 6.812695
Bank_Level_Parallism_Col = 4.591002
Bank_Level_Parallism_Ready = 1.856919
write_to_read_ratio_blp_rw_average = 0.426378
GrpLevelPara = 2.978613 

BW Util details:
bwutil = 0.491882 
total_CMD = 44161 
util_bw = 21722 
Wasted_Col = 13684 
Wasted_Row = 1854 
Idle = 6901 

BW Util Bottlenecks: 
RCDc_limit = 14998 
RCDWRc_limit = 6004 
WTRc_limit = 7623 
RTWc_limit = 25534 
CCDLc_limit = 9017 
rwq = 0 
CCDLc_limit_alone = 6328 
WTRc_limit_alone = 6866 
RTWc_limit_alone = 23602 

Commands details: 
total_CMD = 44161 
n_nop = 18407 
Read = 13778 
Write = 0 
L2_Alloc = 0 
L2_WB = 7944 
n_act = 4482 
n_pre = 4469 
n_ref = 0 
n_req = 16245 
total_req = 21722 

Dual Bus Interface Util: 
issued_total_row = 8951 
issued_total_col = 21722 
Row_Bus_Util =  0.202690 
CoL_Bus_Util = 0.491882 
Either_Row_CoL_Bus_Util = 0.583184 
Issued_on_Two_Bus_Simul_Util = 0.111388 
issued_two_Eff = 0.190999 
queue_avg = 36.391136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3911
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 171): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15576 n_act=4607 n_pre=4592 n_ref_event=0 n_req=18613 n_rd=16056 n_rd_L2_A=0 n_write=0 n_wr_bk=8770 bw_util=0.5622
n_activity=39302 dram_eff=0.6317
bk0: 808a 31353i bk1: 812a 31535i bk2: 688a 37052i bk3: 692a 36544i bk4: 700a 37853i bk5: 720a 37405i bk6: 904a 32572i bk7: 924a 31936i bk8: 1216a 24361i bk9: 1224a 23358i bk10: 1280a 18904i bk11: 1280a 17548i bk12: 1276a 21074i bk13: 1276a 20158i bk14: 1136a 24796i bk15: 1120a 25142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751577
Row_Buffer_Locality_read = 0.804409
Row_Buffer_Locality_write = 0.410843
Bank_Level_Parallism = 7.026459
Bank_Level_Parallism_Col = 4.759643
Bank_Level_Parallism_Ready = 1.860429
write_to_read_ratio_blp_rw_average = 0.411651
GrpLevelPara = 3.053360 

BW Util details:
bwutil = 0.562170 
total_CMD = 44161 
util_bw = 24826 
Wasted_Col = 13286 
Wasted_Row = 816 
Idle = 5233 

BW Util Bottlenecks: 
RCDc_limit = 14507 
RCDWRc_limit = 5435 
WTRc_limit = 8835 
RTWc_limit = 27052 
CCDLc_limit = 10362 
rwq = 0 
CCDLc_limit_alone = 7297 
WTRc_limit_alone = 8006 
RTWc_limit_alone = 24816 

Commands details: 
total_CMD = 44161 
n_nop = 15576 
Read = 16056 
Write = 0 
L2_Alloc = 0 
L2_WB = 8770 
n_act = 4607 
n_pre = 4592 
n_ref = 0 
n_req = 18613 
total_req = 24826 

Dual Bus Interface Util: 
issued_total_row = 9199 
issued_total_col = 24826 
Row_Bus_Util =  0.208306 
CoL_Bus_Util = 0.562170 
Either_Row_CoL_Bus_Util = 0.647291 
Issued_on_Two_Bus_Simul_Util = 0.123186 
issued_two_Eff = 0.190310 
queue_avg = 42.711758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.7118
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 116): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=18096 n_act=4549 n_pre=4533 n_ref_event=0 n_req=16310 n_rd=13844 n_rd_L2_A=0 n_write=0 n_wr_bk=8141 bw_util=0.4978
n_activity=38263 dram_eff=0.5746
bk0: 696a 31985i bk1: 681a 31934i bk2: 583a 37757i bk3: 573a 37734i bk4: 579a 38750i bk5: 593a 38304i bk6: 784a 33561i bk7: 805a 31884i bk8: 1064a 24826i bk9: 1071a 23456i bk10: 1120a 21080i bk11: 1120a 19662i bk12: 1120a 22994i bk13: 1120a 22253i bk14: 978a 26373i bk15: 957a 26320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.721023
Row_Buffer_Locality_read = 0.781148
Row_Buffer_Locality_write = 0.382771
Bank_Level_Parallism = 6.782121
Bank_Level_Parallism_Col = 4.503397
Bank_Level_Parallism_Ready = 1.814282
write_to_read_ratio_blp_rw_average = 0.424301
GrpLevelPara = 2.955543 

BW Util details:
bwutil = 0.497837 
total_CMD = 44161 
util_bw = 21985 
Wasted_Col = 13950 
Wasted_Row = 1517 
Idle = 6709 

BW Util Bottlenecks: 
RCDc_limit = 14806 
RCDWRc_limit = 6350 
WTRc_limit = 8724 
RTWc_limit = 24380 
CCDLc_limit = 9302 
rwq = 0 
CCDLc_limit_alone = 6747 
WTRc_limit_alone = 7943 
RTWc_limit_alone = 22606 

Commands details: 
total_CMD = 44161 
n_nop = 18096 
Read = 13844 
Write = 0 
L2_Alloc = 0 
L2_WB = 8141 
n_act = 4549 
n_pre = 4533 
n_ref = 0 
n_req = 16310 
total_req = 21985 

Dual Bus Interface Util: 
issued_total_row = 9082 
issued_total_col = 21985 
Row_Bus_Util =  0.205657 
CoL_Bus_Util = 0.497837 
Either_Row_CoL_Bus_Util = 0.590227 
Issued_on_Two_Bus_Simul_Util = 0.113267 
issued_two_Eff = 0.191905 
queue_avg = 37.180161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.1802
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 84): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15311 n_act=4626 n_pre=4610 n_ref_event=0 n_req=18743 n_rd=16084 n_rd_L2_A=0 n_write=0 n_wr_bk=9076 bw_util=0.5697
n_activity=39504 dram_eff=0.6369
bk0: 824a 30284i bk1: 808a 30648i bk2: 700a 36824i bk3: 688a 37088i bk4: 716a 37724i bk5: 716a 36935i bk6: 908a 32425i bk7: 936a 31841i bk8: 1216a 24044i bk9: 1224a 23185i bk10: 1280a 18587i bk11: 1280a 16800i bk12: 1276a 19533i bk13: 1272a 19370i bk14: 1124a 23938i bk15: 1116a 24266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752289
Row_Buffer_Locality_read = 0.802797
Row_Buffer_Locality_write = 0.438393
Bank_Level_Parallism = 7.201196
Bank_Level_Parallism_Col = 4.921652
Bank_Level_Parallism_Ready = 1.905167
write_to_read_ratio_blp_rw_average = 0.404143
GrpLevelPara = 3.128929 

BW Util details:
bwutil = 0.569734 
total_CMD = 44161 
util_bw = 25160 
Wasted_Col = 13110 
Wasted_Row = 856 
Idle = 5035 

BW Util Bottlenecks: 
RCDc_limit = 14943 
RCDWRc_limit = 5123 
WTRc_limit = 8923 
RTWc_limit = 26991 
CCDLc_limit = 10275 
rwq = 0 
CCDLc_limit_alone = 7319 
WTRc_limit_alone = 8107 
RTWc_limit_alone = 24851 

Commands details: 
total_CMD = 44161 
n_nop = 15311 
Read = 16084 
Write = 0 
L2_Alloc = 0 
L2_WB = 9076 
n_act = 4626 
n_pre = 4610 
n_ref = 0 
n_req = 18743 
total_req = 25160 

Dual Bus Interface Util: 
issued_total_row = 9236 
issued_total_col = 25160 
Row_Bus_Util =  0.209144 
CoL_Bus_Util = 0.569734 
Either_Row_CoL_Bus_Util = 0.653291 
Issued_on_Two_Bus_Simul_Util = 0.125586 
issued_two_Eff = 0.192236 
queue_avg = 43.902130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.9021
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 181): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=18527 n_act=4405 n_pre=4392 n_ref_event=0 n_req=16162 n_rd=13660 n_rd_L2_A=0 n_write=0 n_wr_bk=8016 bw_util=0.4908
n_activity=38538 dram_eff=0.5625
bk0: 657a 32388i bk1: 649a 33254i bk2: 559a 37770i bk3: 552a 37941i bk4: 590a 38232i bk5: 587a 38731i bk6: 791a 32480i bk7: 811a 31417i bk8: 1064a 25229i bk9: 1071a 23735i bk10: 1120a 19731i bk11: 1120a 20295i bk12: 1105a 22931i bk13: 1105a 22528i bk14: 948a 26737i bk15: 931a 27277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725929
Row_Buffer_Locality_read = 0.784193
Row_Buffer_Locality_write = 0.398685
Bank_Level_Parallism = 6.709634
Bank_Level_Parallism_Col = 4.532701
Bank_Level_Parallism_Ready = 1.789075
write_to_read_ratio_blp_rw_average = 0.431768
GrpLevelPara = 2.931742 

BW Util details:
bwutil = 0.490840 
total_CMD = 44161 
util_bw = 21676 
Wasted_Col = 14214 
Wasted_Row = 1666 
Idle = 6605 

BW Util Bottlenecks: 
RCDc_limit = 14781 
RCDWRc_limit = 6119 
WTRc_limit = 8502 
RTWc_limit = 25092 
CCDLc_limit = 9869 
rwq = 0 
CCDLc_limit_alone = 7018 
WTRc_limit_alone = 7618 
RTWc_limit_alone = 23125 

Commands details: 
total_CMD = 44161 
n_nop = 18527 
Read = 13660 
Write = 0 
L2_Alloc = 0 
L2_WB = 8016 
n_act = 4405 
n_pre = 4392 
n_ref = 0 
n_req = 16162 
total_req = 21676 

Dual Bus Interface Util: 
issued_total_row = 8797 
issued_total_col = 21676 
Row_Bus_Util =  0.199203 
CoL_Bus_Util = 0.490840 
Either_Row_CoL_Bus_Util = 0.580467 
Issued_on_Two_Bus_Simul_Util = 0.109576 
issued_two_Eff = 0.188773 
queue_avg = 37.590904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5909
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 171): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15021 n_act=4609 n_pre=4596 n_ref_event=0 n_req=18944 n_rd=16251 n_rd_L2_A=0 n_write=0 n_wr_bk=9173 bw_util=0.5757
n_activity=39726 dram_eff=0.64
bk0: 860a 29212i bk1: 832a 29994i bk2: 732a 35318i bk3: 696a 36153i bk4: 732a 38002i bk5: 724a 37513i bk6: 900a 32892i bk7: 920a 31787i bk8: 1216a 24109i bk9: 1224a 23217i bk10: 1280a 17723i bk11: 1280a 16584i bk12: 1280a 18943i bk13: 1272a 19135i bk14: 1168a 23099i bk15: 1135a 23968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755667
Row_Buffer_Locality_read = 0.809289
Row_Buffer_Locality_write = 0.423619
Bank_Level_Parallism = 7.290875
Bank_Level_Parallism_Col = 5.012104
Bank_Level_Parallism_Ready = 1.921334
write_to_read_ratio_blp_rw_average = 0.408694
GrpLevelPara = 3.152192 

BW Util details:
bwutil = 0.575712 
total_CMD = 44161 
util_bw = 25424 
Wasted_Col = 13404 
Wasted_Row = 646 
Idle = 4687 

BW Util Bottlenecks: 
RCDc_limit = 14382 
RCDWRc_limit = 5400 
WTRc_limit = 9722 
RTWc_limit = 30527 
CCDLc_limit = 10965 
rwq = 0 
CCDLc_limit_alone = 7644 
WTRc_limit_alone = 8795 
RTWc_limit_alone = 28133 

Commands details: 
total_CMD = 44161 
n_nop = 15021 
Read = 16251 
Write = 0 
L2_Alloc = 0 
L2_WB = 9173 
n_act = 4609 
n_pre = 4596 
n_ref = 0 
n_req = 18944 
total_req = 25424 

Dual Bus Interface Util: 
issued_total_row = 9205 
issued_total_col = 25424 
Row_Bus_Util =  0.208442 
CoL_Bus_Util = 0.575712 
Either_Row_CoL_Bus_Util = 0.659858 
Issued_on_Two_Bus_Simul_Util = 0.124295 
issued_two_Eff = 0.188367 
queue_avg = 45.696724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.6967
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 33): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17198 n_act=4755 n_pre=4742 n_ref_event=0 n_req=16813 n_rd=14153 n_rd_L2_A=0 n_write=0 n_wr_bk=8552 bw_util=0.5141
n_activity=38935 dram_eff=0.5832
bk0: 728a 30324i bk1: 723a 30893i bk2: 619a 36656i bk3: 607a 37061i bk4: 626a 38093i bk5: 639a 37896i bk6: 787a 32231i bk7: 805a 31205i bk8: 1064a 23819i bk9: 1071a 22941i bk10: 1120a 18773i bk11: 1120a 18991i bk12: 1116a 20009i bk13: 1113a 20283i bk14: 1011a 24275i bk15: 1004a 25266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715931
Row_Buffer_Locality_read = 0.774403
Row_Buffer_Locality_write = 0.396917
Bank_Level_Parallism = 7.134929
Bank_Level_Parallism_Col = 4.782784
Bank_Level_Parallism_Ready = 1.875226
write_to_read_ratio_blp_rw_average = 0.425104
GrpLevelPara = 3.031809 

BW Util details:
bwutil = 0.514141 
total_CMD = 44161 
util_bw = 22705 
Wasted_Col = 14363 
Wasted_Row = 1419 
Idle = 5674 

BW Util Bottlenecks: 
RCDc_limit = 15934 
RCDWRc_limit = 6305 
WTRc_limit = 9241 
RTWc_limit = 28995 
CCDLc_limit = 10021 
rwq = 0 
CCDLc_limit_alone = 6883 
WTRc_limit_alone = 8395 
RTWc_limit_alone = 26703 

Commands details: 
total_CMD = 44161 
n_nop = 17198 
Read = 14153 
Write = 0 
L2_Alloc = 0 
L2_WB = 8552 
n_act = 4755 
n_pre = 4742 
n_ref = 0 
n_req = 16813 
total_req = 22705 

Dual Bus Interface Util: 
issued_total_row = 9497 
issued_total_col = 22705 
Row_Bus_Util =  0.215054 
CoL_Bus_Util = 0.514141 
Either_Row_CoL_Bus_Util = 0.610561 
Issued_on_Two_Bus_Simul_Util = 0.118634 
issued_two_Eff = 0.194303 
queue_avg = 39.910236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.9102
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 184): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15477 n_act=4565 n_pre=4549 n_ref_event=0 n_req=18529 n_rd=15873 n_rd_L2_A=0 n_write=0 n_wr_bk=9088 bw_util=0.5652
n_activity=39553 dram_eff=0.6311
bk0: 792a 31122i bk1: 784a 31699i bk2: 672a 36582i bk3: 656a 37557i bk4: 692a 37860i bk5: 704a 37988i bk6: 908a 32149i bk7: 932a 31667i bk8: 1216a 24240i bk9: 1224a 23359i bk10: 1280a 18622i bk11: 1280a 18595i bk12: 1276a 20752i bk13: 1256a 19453i bk14: 1117a 24844i bk15: 1084a 25232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752776
Row_Buffer_Locality_read = 0.808378
Row_Buffer_Locality_write = 0.411969
Bank_Level_Parallism = 6.979239
Bank_Level_Parallism_Col = 4.747037
Bank_Level_Parallism_Ready = 1.920195
write_to_read_ratio_blp_rw_average = 0.412072
GrpLevelPara = 3.065896 

BW Util details:
bwutil = 0.565227 
total_CMD = 44161 
util_bw = 24961 
Wasted_Col = 13291 
Wasted_Row = 909 
Idle = 5000 

BW Util Bottlenecks: 
RCDc_limit = 14161 
RCDWRc_limit = 5625 
WTRc_limit = 7920 
RTWc_limit = 27231 
CCDLc_limit = 9655 
rwq = 0 
CCDLc_limit_alone = 6999 
WTRc_limit_alone = 7219 
RTWc_limit_alone = 25276 

Commands details: 
total_CMD = 44161 
n_nop = 15477 
Read = 15873 
Write = 0 
L2_Alloc = 0 
L2_WB = 9088 
n_act = 4565 
n_pre = 4549 
n_ref = 0 
n_req = 18529 
total_req = 24961 

Dual Bus Interface Util: 
issued_total_row = 9114 
issued_total_col = 24961 
Row_Bus_Util =  0.206381 
CoL_Bus_Util = 0.565227 
Either_Row_CoL_Bus_Util = 0.649532 
Issued_on_Two_Bus_Simul_Util = 0.122076 
issued_two_Eff = 0.187945 
queue_avg = 41.918663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.9187
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 65): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=17792 n_act=4593 n_pre=4578 n_ref_event=0 n_req=16448 n_rd=13863 n_rd_L2_A=0 n_write=0 n_wr_bk=8369 bw_util=0.5034
n_activity=38373 dram_eff=0.5794
bk0: 694a 32367i bk1: 698a 32647i bk2: 600a 37227i bk3: 566a 38126i bk4: 598a 38648i bk5: 598a 38024i bk6: 795a 33379i bk7: 813a 32140i bk8: 1064a 25315i bk9: 1071a 23771i bk10: 1120a 19942i bk11: 1120a 19456i bk12: 1117a 21119i bk13: 1110a 21345i bk14: 963a 26011i bk15: 936a 26181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719543
Row_Buffer_Locality_read = 0.780398
Row_Buffer_Locality_write = 0.384432
Bank_Level_Parallism = 6.806482
Bank_Level_Parallism_Col = 4.481859
Bank_Level_Parallism_Ready = 1.786794
write_to_read_ratio_blp_rw_average = 0.432927
GrpLevelPara = 2.931596 

BW Util details:
bwutil = 0.503431 
total_CMD = 44161 
util_bw = 22232 
Wasted_Col = 14228 
Wasted_Row = 1335 
Idle = 6366 

BW Util Bottlenecks: 
RCDc_limit = 15217 
RCDWRc_limit = 6476 
WTRc_limit = 7939 
RTWc_limit = 24665 
CCDLc_limit = 9779 
rwq = 0 
CCDLc_limit_alone = 7093 
WTRc_limit_alone = 7128 
RTWc_limit_alone = 22790 

Commands details: 
total_CMD = 44161 
n_nop = 17792 
Read = 13863 
Write = 0 
L2_Alloc = 0 
L2_WB = 8369 
n_act = 4593 
n_pre = 4578 
n_ref = 0 
n_req = 16448 
total_req = 22232 

Dual Bus Interface Util: 
issued_total_row = 9171 
issued_total_col = 22232 
Row_Bus_Util =  0.207672 
CoL_Bus_Util = 0.503431 
Either_Row_CoL_Bus_Util = 0.597111 
Issued_on_Two_Bus_Simul_Util = 0.113992 
issued_two_Eff = 0.190906 
queue_avg = 37.154751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.1548
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 214): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=15136 n_act=4682 n_pre=4667 n_ref_event=0 n_req=18808 n_rd=16249 n_rd_L2_A=0 n_write=0 n_wr_bk=8912 bw_util=0.5698
n_activity=39532 dram_eff=0.6365
bk0: 856a 30446i bk1: 824a 30377i bk2: 721a 36402i bk3: 708a 37192i bk4: 732a 38205i bk5: 744a 37199i bk6: 908a 32333i bk7: 924a 31864i bk8: 1216a 23685i bk9: 1224a 23738i bk10: 1280a 18871i bk11: 1280a 19263i bk12: 1268a 20782i bk13: 1268a 20095i bk14: 1160a 23280i bk15: 1136a 23179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750692
Row_Buffer_Locality_read = 0.805439
Row_Buffer_Locality_write = 0.399289
Bank_Level_Parallism = 7.078709
Bank_Level_Parallism_Col = 4.769131
Bank_Level_Parallism_Ready = 1.884305
write_to_read_ratio_blp_rw_average = 0.403911
GrpLevelPara = 3.115071 

BW Util details:
bwutil = 0.569756 
total_CMD = 44161 
util_bw = 25161 
Wasted_Col = 13381 
Wasted_Row = 793 
Idle = 4826 

BW Util Bottlenecks: 
RCDc_limit = 14453 
RCDWRc_limit = 5875 
WTRc_limit = 9538 
RTWc_limit = 27171 
CCDLc_limit = 10252 
rwq = 0 
CCDLc_limit_alone = 7333 
WTRc_limit_alone = 8585 
RTWc_limit_alone = 25205 

Commands details: 
total_CMD = 44161 
n_nop = 15136 
Read = 16249 
Write = 0 
L2_Alloc = 0 
L2_WB = 8912 
n_act = 4682 
n_pre = 4667 
n_ref = 0 
n_req = 18808 
total_req = 25161 

Dual Bus Interface Util: 
issued_total_row = 9349 
issued_total_col = 25161 
Row_Bus_Util =  0.211703 
CoL_Bus_Util = 0.569756 
Either_Row_CoL_Bus_Util = 0.657254 
Issued_on_Two_Bus_Simul_Util = 0.124205 
issued_two_Eff = 0.188975 
queue_avg = 45.949028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.949
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 184): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44161 n_nop=18129 n_act=4552 n_pre=4536 n_ref_event=0 n_req=16349 n_rd=13812 n_rd_L2_A=0 n_write=0 n_wr_bk=8160 bw_util=0.4975
n_activity=38010 dram_eff=0.5781
bk0: 690a 32544i bk1: 677a 32749i bk2: 579a 37881i bk3: 563a 38694i bk4: 599a 38538i bk5: 603a 38198i bk6: 792a 32469i bk7: 813a 31421i bk8: 1064a 24291i bk9: 1071a 23066i bk10: 1120a 20242i bk11: 1120a 19598i bk12: 1108a 20786i bk13: 1107a 20412i bk14: 956a 26229i bk15: 950a 26123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.720356
Row_Buffer_Locality_read = 0.779314
Row_Buffer_Locality_write = 0.390441
Bank_Level_Parallism = 6.970385
Bank_Level_Parallism_Col = 4.626586
Bank_Level_Parallism_Ready = 1.830648
write_to_read_ratio_blp_rw_average = 0.427483
GrpLevelPara = 3.014590 

BW Util details:
bwutil = 0.497543 
total_CMD = 44161 
util_bw = 21972 
Wasted_Col = 13955 
Wasted_Row = 1318 
Idle = 6916 

BW Util Bottlenecks: 
RCDc_limit = 15283 
RCDWRc_limit = 6230 
WTRc_limit = 8556 
RTWc_limit = 26720 
CCDLc_limit = 9478 
rwq = 0 
CCDLc_limit_alone = 6656 
WTRc_limit_alone = 7737 
RTWc_limit_alone = 24717 

Commands details: 
total_CMD = 44161 
n_nop = 18129 
Read = 13812 
Write = 0 
L2_Alloc = 0 
L2_WB = 8160 
n_act = 4552 
n_pre = 4536 
n_ref = 0 
n_req = 16349 
total_req = 21972 

Dual Bus Interface Util: 
issued_total_row = 9088 
issued_total_col = 21972 
Row_Bus_Util =  0.205792 
CoL_Bus_Util = 0.497543 
Either_Row_CoL_Bus_Util = 0.589479 
Issued_on_Two_Bus_Simul_Util = 0.113856 
issued_two_Eff = 0.193147 
queue_avg = 38.050655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19893, Miss = 13989, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[1]: Access = 20322, Miss = 14188, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 644
L2_cache_bank[2]: Access = 18478, Miss = 13030, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 18644, Miss = 13008, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 147
L2_cache_bank[4]: Access = 20761, Miss = 14400, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 348
L2_cache_bank[5]: Access = 20674, Miss = 14372, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 205
L2_cache_bank[6]: Access = 18824, Miss = 13167, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 18816, Miss = 13161, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[8]: Access = 20518, Miss = 14337, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 442
L2_cache_bank[9]: Access = 20606, Miss = 14353, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 493
L2_cache_bank[10]: Access = 18475, Miss = 12987, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 922
L2_cache_bank[11]: Access = 18372, Miss = 12991, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 26
L2_cache_bank[12]: Access = 20304, Miss = 14362, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 20690, Miss = 14513, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 1331
L2_cache_bank[14]: Access = 18716, Miss = 13114, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 600
L2_cache_bank[15]: Access = 18704, Miss = 13151, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[16]: Access = 21199, Miss = 14624, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 1063
L2_cache_bank[17]: Access = 21400, Miss = 14714, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 1439
L2_cache_bank[18]: Access = 19155, Miss = 13238, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 19135, Miss = 13288, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[20]: Access = 21204, Miss = 14526, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 532
L2_cache_bank[21]: Access = 21522, Miss = 14631, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 541
L2_cache_bank[22]: Access = 19289, Miss = 13315, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 19393, Miss = 13343, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[24]: Access = 20865, Miss = 14436, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 731
L2_cache_bank[25]: Access = 20846, Miss = 14408, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 627
L2_cache_bank[26]: Access = 18789, Miss = 12999, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 18704, Miss = 12969, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 595
L2_cache_bank[28]: Access = 21057, Miss = 14309, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 1114
L2_cache_bank[29]: Access = 19992, Miss = 14074, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 556
L2_cache_bank[30]: Access = 19023, Miss = 13009, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 752
L2_cache_bank[31]: Access = 18158, Miss = 12764, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[32]: Access = 20766, Miss = 14505, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 20127, Miss = 14129, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 1614
L2_cache_bank[34]: Access = 18787, Miss = 13043, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[35]: Access = 18462, Miss = 12952, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 47
L2_cache_bank[36]: Access = 20765, Miss = 14333, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 1021
L2_cache_bank[37]: Access = 20930, Miss = 14456, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 885
L2_cache_bank[38]: Access = 19002, Miss = 13123, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[39]: Access = 18857, Miss = 13106, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 544
L2_cache_bank[40]: Access = 20870, Miss = 14435, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 94
L2_cache_bank[41]: Access = 20987, Miss = 14442, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 551
L2_cache_bank[42]: Access = 18506, Miss = 12856, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 486
L2_cache_bank[43]: Access = 18743, Miss = 12930, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 524
L2_cache_bank[44]: Access = 20004, Miss = 14129, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 2709
L2_cache_bank[45]: Access = 20745, Miss = 14353, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 474
L2_cache_bank[46]: Access = 18283, Miss = 12855, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 18774, Miss = 13000, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 575
L2_cache_bank[48]: Access = 20532, Miss = 14346, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[49]: Access = 21218, Miss = 14493, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 1260
L2_cache_bank[50]: Access = 18438, Miss = 12898, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 322
L2_cache_bank[51]: Access = 18992, Miss = 13063, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 555
L2_cache_bank[52]: Access = 21450, Miss = 14588, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 185
L2_cache_bank[53]: Access = 21354, Miss = 14586, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 646
L2_cache_bank[54]: Access = 19273, Miss = 13184, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 663
L2_cache_bank[55]: Access = 19258, Miss = 13254, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 136
L2_cache_bank[56]: Access = 21030, Miss = 14364, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 919
L2_cache_bank[57]: Access = 20717, Miss = 14317, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 375
L2_cache_bank[58]: Access = 18817, Miss = 12937, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 752
L2_cache_bank[59]: Access = 18857, Miss = 13051, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[60]: Access = 20528, Miss = 14291, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 226
L2_cache_bank[61]: Access = 20124, Miss = 14166, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 644
L2_cache_bank[62]: Access = 18356, Miss = 12845, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 14
L2_cache_bank[63]: Access = 18451, Miss = 12961, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 77
L2_total_cache_accesses = 1264531
L2_total_cache_misses = 877761
L2_total_cache_miss_rate = 0.6941
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 29853
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 358994
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 386770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 296661
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 489180
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 775351
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 29853
L2_cache_data_port_util = 0.141
L2_cache_fill_port_util = 0.128

icnt_total_pkts_mem_to_simt=1256870
icnt_total_pkts_simt_to_mem=1316541
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1316541
Req_Network_cycles = 58812
Req_Network_injected_packets_per_cycle =      22.3856 
Req_Network_conflicts_per_cycle =      48.3501
Req_Network_conflicts_per_cycle_util =      53.0239
Req_Bank_Level_Parallism =      23.7886
Req_Network_in_buffer_full_per_cycle =      75.8667
Req_Network_in_buffer_avg_util =     460.5486
Req_Network_out_buffer_full_per_cycle =       5.0548
Req_Network_out_buffer_avg_util =     172.1414

Reply_Network_injected_packets_num = 1258171
Reply_Network_cycles = 58812
Reply_Network_injected_packets_per_cycle =       21.3931
Reply_Network_conflicts_per_cycle =        8.4021
Reply_Network_conflicts_per_cycle_util =       9.6283
Reply_Bank_Level_Parallism =      24.4905
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.5428
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2671
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 27 sec (567 sec)
gpgpu_simulation_rate = 84214 (inst/sec)
gpgpu_simulation_rate = 103 (cycle/sec)
gpgpu_silicon_slowdown = 10990291x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
