// Seed: 3123567634
module module_0 (
    input supply1 id_0,
    input tri module_0,
    output wor id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    output wand id_10,
    input supply1 id_11,
    output wand id_12,
    output wire id_13,
    input wand id_14
);
  wire id_16;
  assign id_12 = 1'b0;
endmodule
module module_1 #(
    parameter id_7 = 32'd26,
    parameter id_8 = 32'd32
) (
    input  tri1  id_0,
    input  wire  id_1,
    output logic id_2
    , id_6,
    output uwire id_3,
    output wire  id_4
);
  always @(negedge id_6 & id_1) id_2 <= id_6;
  defparam id_7.id_8 = 1; module_0(
      id_1, id_0, id_4, id_0, id_0, id_1, id_1, id_0, id_3, id_3, id_3, id_0, id_3, id_3, id_1
  );
endmodule
