

================================================================
== Vitis HLS Report for 'kernel_mhsa'
================================================================
* Date:           Thu Oct  2 21:27:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.696 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+---------+---------+------------------------------------------------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |      Interval     |                    Pipeline                    |
        |           Instance           |           Module          |   min   |   max   |    min   |    max   |   min   |   max   |                      Type                      |
        +------------------------------+---------------------------+---------+---------+----------+----------+---------+---------+------------------------------------------------+
        |entry_proc_U0                 |entry_proc                 |        0|        0|      0 ns|      0 ns|        0|        0|                                              no|
        |Block_entry_gmem0_rd_proc_U0  |Block_entry_gmem0_rd_proc  |  1771889|  1771889|  7.088 ms|  7.088 ms|  1771889|  1771889|                                              no|
        |Block_entry_proc_U0           |Block_entry_proc           |        1|        1|  4.000 ns|  4.000 ns|        1|        1|                                              no|
        |RoPE_U0                       |RoPE                       |      427|      427|  1.708 us|  1.708 us|      427|      427|                                              no|
        |RoPE_1_U0                     |RoPE_1                     |      427|      427|  1.708 us|  1.708 us|      427|      427|                                              no|
        |Loop_CACHE_STORE_proc_U0      |Loop_CACHE_STORE_proc      |      783|      783|  3.132 us|  3.132 us|      783|      783|                                              no|
        |Block_entry_att_0_wr_proc_U0  |Block_entry_att_0_wr_proc  |        ?|        ?|         ?|         ?|        ?|        ?|                                              no|
        |Block_entry_xb_0_wr_proc_U0   |Block_entry_xb_0_wr_proc   |        ?|        ?|         ?|         ?|        ?|        ?|                                              no|
        |matmul_1_U0                   |matmul_1                   |   590628|   590628|  2.363 ms|  2.363 ms|   590604|   590604|                                        dataflow|
        |Loop_OUTPUT_WRITE_proc_U0     |Loop_OUTPUT_WRITE_proc     |      782|      782|  3.128 us|  3.128 us|      768|      768|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------+---------------------------+---------+---------+----------+----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       90|     -|
|FIFO                 |        -|      -|      492|      579|     -|
|Instance             |      195|    104|    45195|    62047|     8|
|Memory               |      216|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        0|       19|     -|
|Register             |        -|      -|       19|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      411|    104|    45706|    62735|     8|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       16|      2|        2|        7|     1|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        5|     ~0|       ~0|        2|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-------+-------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------+---------------------------+---------+----+-------+-------+-----+
    |Block_entry_att_0_wr_proc_U0  |Block_entry_att_0_wr_proc  |       66|  36|  10288|   9109|    0|
    |Block_entry_gmem0_rd_proc_U0  |Block_entry_gmem0_rd_proc  |       51|   6|   7244|  14511|    0|
    |Block_entry_proc_U0           |Block_entry_proc           |        0|   0|    388|    614|    0|
    |Block_entry_xb_0_wr_proc_U0   |Block_entry_xb_0_wr_proc   |        0|   8|   5518|  12211|    8|
    |Loop_CACHE_STORE_proc_U0      |Loop_CACHE_STORE_proc      |        0|   0|    285|    646|    0|
    |Loop_OUTPUT_WRITE_proc_U0     |Loop_OUTPUT_WRITE_proc     |        0|   0|    140|    229|    0|
    |RoPE_U0                       |RoPE                       |        1|  26|   2529|   5250|    0|
    |RoPE_1_U0                     |RoPE_1                     |        1|  26|   2529|   5250|    0|
    |control_s_axi_U               |control_s_axi              |        0|   0|    602|   1064|    0|
    |entry_proc_U0                 |entry_proc                 |        0|   0|      2|      5|    0|
    |gmem0_m_axi_U                 |gmem0_m_axi                |        9|   0|   2784|   1747|    0|
    |gmem1_m_axi_U                 |gmem1_m_axi                |        8|   0|   1266|    759|    0|
    |gmem2_m_axi_U                 |gmem2_m_axi                |        9|   0|   2784|   1747|    0|
    |gmem3_m_axi_U                 |gmem3_m_axi                |        9|   0|   2784|   1747|    0|
    |gmem5_m_axi_U                 |gmem5_m_axi                |        8|   0|   1266|    759|    0|
    |gmem6_m_axi_U                 |gmem6_m_axi                |        8|   0|   1266|    759|    0|
    |gmem7_m_axi_U                 |gmem7_m_axi                |        8|   0|   1266|    759|    0|
    |matmul_1_U0                   |matmul_1                   |       17|   2|   2254|   4881|    0|
    +------------------------------+---------------------------+---------+----+-------+-------+-----+
    |Total                         |                           |      195| 104|  45195|  62047|    8|
    +------------------------------+---------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |att_U           |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_1_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_2_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_3_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_4_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_5_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_6_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_7_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_8_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_9_U         |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_10_U        |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |att_11_U        |att_RAM_AUTO_1R1W         |        2|  0|   0|    0|   512|   32|     1|        16384|
    |out_q_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_1_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_2_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_3_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_4_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_5_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_6_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_7_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_8_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_9_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_10_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_11_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_12_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_13_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_14_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_15_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_1_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_2_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_3_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_4_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_5_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_6_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_7_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_8_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_9_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_10_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_11_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_12_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_13_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_14_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_k_15_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_1_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_2_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_3_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_4_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_5_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_6_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_7_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_8_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_9_U       |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_10_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_11_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_12_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_13_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_14_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_v_15_U      |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_U            |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_1_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_2_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_3_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_4_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_5_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_6_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_7_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_8_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_9_U          |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_10_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_11_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_12_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_13_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_14_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb_15_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_U           |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_1_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_2_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_3_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_4_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_5_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_6_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_7_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_8_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_9_U         |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_10_U        |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_11_U        |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_12_U        |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_13_U        |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_14_U        |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |xb2_15_U        |out_q_RAM_2P_BRAM_1R1W    |        2|  0|   0|    0|    48|   32|     1|         1536|
    |out_q_rope_U    |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_q_rope_1_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_q_rope_2_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_q_rope_3_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_q_rope_4_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_q_rope_5_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_q_rope_6_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_q_rope_7_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_k_rope_U    |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_k_rope_1_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_k_rope_2_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_k_rope_3_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_k_rope_4_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_k_rope_5_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_k_rope_6_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    |out_k_rope_7_U  |out_q_rope_RAM_AUTO_1R1W  |        2|  0|   0|    0|    96|   32|     1|         3072|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                          |      216|  0|   0|    0| 11520| 3456|   108|       368640|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |add126_loc_channel_U       |        0|    7|   0|    -|     4|   32|      128|
    |current_token_c_channel_U  |        0|    9|   0|    -|     7|   64|      448|
    |key_cache_c6_U             |        0|    7|   0|    -|     3|   64|      192|
    |key_cache_c_U              |        0|  133|   0|    -|     2|   64|      128|
    |mul7_loc_c2_channel_U      |        0|    7|   0|    -|     4|   32|      128|
    |mul7_loc_c_channel_U       |        0|   70|   0|    -|     2|   32|       64|
    |p_loc105_channel_U         |        0|    7|   0|    -|     3|   64|      192|
    |p_loc106_c1_channel_U      |        0|    7|   0|    -|     4|   33|      132|
    |p_loc106_c_channel_U       |        0|  133|   0|    -|     2|   33|       66|
    |p_loc_channel_U            |        0|    7|   0|    -|     3|   64|      192|
    |position_c3_channel_U      |        0|    7|   0|    -|     3|   32|       96|
    |position_c4_U              |        0|    7|   0|    -|     3|   32|       96|
    |position_c5_U              |        0|    7|   0|    -|     3|   32|       96|
    |position_c_channel_U       |        0|   70|   0|    -|     2|   32|       64|
    |value_cache_c7_U           |        0|    7|   0|    -|     3|   64|      192|
    |value_cache_c_U            |        0|    7|   0|    -|     3|   64|      192|
    +---------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                      |        0|  492|   0|    0|    51|  738|     2406|
    +---------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry_att_0_wr_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry_gmem0_rd_proc_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |Block_entry_gmem0_rd_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry_proc_U0_ap_continue                |       and|   0|  0|   2|           1|           1|
    |Block_entry_proc_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |Block_entry_xb_0_wr_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |Loop_CACHE_STORE_proc_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |Loop_OUTPUT_WRITE_proc_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_att                            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_current_token_c_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_mul7_loc_c2_channel            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_k_15                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_k_rope_7                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_q_15                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_q_rope_7                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_v_15                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_loc105_channel               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_position_c3_channel            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_position_c_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_xb                             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_xb2_15                         |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |matmul_1_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_att_0_wr_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_gmem0_rd_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_proc_U0_ap_ready           |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_xb_0_wr_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_att                      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_current_token_c_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_mul7_loc_c2_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_k_15                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_k_rope_7             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_q_15                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_q_rope_7             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_v_15                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_loc105_channel         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_position_c3_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_position_c_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_xb                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_xb2_15                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_matmul_1_U0_ap_ready                   |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  90|          45|          45|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sync_reg_Block_entry_proc_U0_ap_ready           |   1|          2|    1|          2|
    |ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready   |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_att                      |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_current_token_c_channel  |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_mul7_loc_c2_channel      |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_out_k_15                 |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_out_k_rope_7             |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_out_q_15                 |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_out_q_rope_7             |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_out_v_15                 |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_p_loc105_channel         |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_position_c3_channel      |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_position_c_channel       |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_xb                       |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_xb2_15                   |   1|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                 |   1|          2|    1|          2|
    |ap_sync_reg_matmul_1_U0_ap_ready                   |   1|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  19|         38|   19|         38|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry_proc_U0_ap_ready           |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_att                      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_current_token_c_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mul7_loc_c2_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_k_15                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_k_rope_7             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_q_15                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_q_rope_7             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_v_15                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_loc105_channel         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_position_c3_channel      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_position_c_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xb                       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_xb2_15                   |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_matmul_1_U0_ap_ready                   |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 19|   0|   19|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   kernel_mhsa|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   kernel_mhsa|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   kernel_mhsa|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem5_AWVALID    |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWREADY    |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWADDR     |  out|   64|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWID       |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWLEN      |  out|    8|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWSIZE     |  out|    3|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWBURST    |  out|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWLOCK     |  out|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWCACHE    |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWPROT     |  out|    3|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWQOS      |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWREGION   |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_AWUSER     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WVALID     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WREADY     |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WDATA      |  out|   32|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WSTRB      |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WLAST      |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WID        |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_WUSER      |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARVALID    |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARREADY    |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARADDR     |  out|   64|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARID       |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARLEN      |  out|    8|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARSIZE     |  out|    3|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARBURST    |  out|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARLOCK     |  out|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARCACHE    |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARPROT     |  out|    3|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARQOS      |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARREGION   |  out|    4|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_ARUSER     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RVALID     |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RREADY     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RDATA      |   in|   32|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RLAST      |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RID        |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RUSER      |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_RRESP      |   in|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BVALID     |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BREADY     |  out|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BRESP      |   in|    2|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BID        |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem5_BUSER      |   in|    1|       m_axi|         gmem5|       pointer|
|m_axi_gmem6_AWVALID    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREADY    |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWADDR     |  out|   64|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWID       |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLEN      |  out|    8|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWSIZE     |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWBURST    |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWLOCK     |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWCACHE    |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWPROT     |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWQOS      |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWREGION   |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_AWUSER     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WVALID     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WREADY     |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WDATA      |  out|   32|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WSTRB      |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WLAST      |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WID        |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_WUSER      |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARVALID    |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREADY    |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARADDR     |  out|   64|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARID       |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLEN      |  out|    8|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARSIZE     |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARBURST    |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARLOCK     |  out|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARCACHE    |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARPROT     |  out|    3|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARQOS      |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARREGION   |  out|    4|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_ARUSER     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RVALID     |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RREADY     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RDATA      |   in|   32|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RLAST      |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RID        |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RUSER      |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_RRESP      |   in|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BVALID     |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BREADY     |  out|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BRESP      |   in|    2|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BID        |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem6_BUSER      |   in|    1|       m_axi|         gmem6|       pointer|
|m_axi_gmem7_AWVALID    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWREADY    |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWADDR     |  out|   64|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWID       |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWLEN      |  out|    8|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWSIZE     |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWBURST    |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWLOCK     |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWCACHE    |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWPROT     |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWQOS      |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWREGION   |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_AWUSER     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WVALID     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WREADY     |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WDATA      |  out|   32|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WSTRB      |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WLAST      |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WID        |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_WUSER      |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARVALID    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARREADY    |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARADDR     |  out|   64|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARID       |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARLEN      |  out|    8|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARSIZE     |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARBURST    |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARLOCK     |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARCACHE    |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARPROT     |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARQOS      |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARREGION   |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_ARUSER     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RVALID     |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RREADY     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RDATA      |   in|   32|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RLAST      |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RID        |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RUSER      |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_RRESP      |   in|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BVALID     |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BREADY     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BRESP      |   in|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BID        |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_BUSER      |   in|    1|       m_axi|         gmem7|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%layer_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %layer" [kernel_MHSA.cpp:41]   --->   Operation 16 'read' 'layer_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %value_cache" [kernel_MHSA.cpp:41]   --->   Operation 17 'read' 'value_cache_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %key_cache" [kernel_MHSA.cpp:41]   --->   Operation 18 'read' 'key_cache_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%wo_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wo" [kernel_MHSA.cpp:41]   --->   Operation 19 'read' 'wo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%wv_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wv" [kernel_MHSA.cpp:41]   --->   Operation 20 'read' 'wv_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%wk_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wk" [kernel_MHSA.cpp:41]   --->   Operation 21 'read' 'wk_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%wq_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wq" [kernel_MHSA.cpp:41]   --->   Operation 22 'read' 'wq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %position" [kernel_MHSA.cpp:41]   --->   Operation 23 'read' 'position_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%current_token_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %current_token" [kernel_MHSA.cpp:41]   --->   Operation 24 'read' 'current_token_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%value_cache_c7 = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 25 'alloca' 'value_cache_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%value_cache_c = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 26 'alloca' 'value_cache_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%key_cache_c6 = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 27 'alloca' 'key_cache_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%key_cache_c = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 28 'alloca' 'key_cache_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%position_c5 = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 29 'alloca' 'position_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%position_c4 = alloca i64 1" [kernel_MHSA.cpp:41]   --->   Operation 30 'alloca' 'position_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.62ns)   --->   "%out_q = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 31 'alloca' 'out_q' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 32 [1/1] (0.62ns)   --->   "%out_q_1 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 32 'alloca' 'out_q_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 33 [1/1] (0.62ns)   --->   "%out_q_2 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 33 'alloca' 'out_q_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 34 [1/1] (0.62ns)   --->   "%out_q_3 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 34 'alloca' 'out_q_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 35 [1/1] (0.62ns)   --->   "%out_q_4 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 35 'alloca' 'out_q_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%out_q_5 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 36 'alloca' 'out_q_5' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 37 [1/1] (0.62ns)   --->   "%out_q_6 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 37 'alloca' 'out_q_6' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 38 [1/1] (0.62ns)   --->   "%out_q_7 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 38 'alloca' 'out_q_7' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 39 [1/1] (0.62ns)   --->   "%out_q_8 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 39 'alloca' 'out_q_8' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 40 [1/1] (0.62ns)   --->   "%out_q_9 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 40 'alloca' 'out_q_9' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 41 [1/1] (0.62ns)   --->   "%out_q_10 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 41 'alloca' 'out_q_10' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 42 [1/1] (0.62ns)   --->   "%out_q_11 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 42 'alloca' 'out_q_11' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 43 [1/1] (0.62ns)   --->   "%out_q_12 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 43 'alloca' 'out_q_12' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 44 [1/1] (0.62ns)   --->   "%out_q_13 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 44 'alloca' 'out_q_13' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 45 [1/1] (0.62ns)   --->   "%out_q_14 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 45 'alloca' 'out_q_14' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 46 [1/1] (0.62ns)   --->   "%out_q_15 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 46 'alloca' 'out_q_15' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 47 [1/1] (0.72ns)   --->   "%out_q_rope = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 47 'alloca' 'out_q_rope' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 48 [1/1] (0.72ns)   --->   "%out_q_rope_1 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 48 'alloca' 'out_q_rope_1' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 49 [1/1] (0.72ns)   --->   "%out_q_rope_2 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 49 'alloca' 'out_q_rope_2' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 50 [1/1] (0.72ns)   --->   "%out_q_rope_3 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 50 'alloca' 'out_q_rope_3' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 51 [1/1] (0.72ns)   --->   "%out_q_rope_4 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 51 'alloca' 'out_q_rope_4' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 52 [1/1] (0.72ns)   --->   "%out_q_rope_5 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 52 'alloca' 'out_q_rope_5' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 53 [1/1] (0.72ns)   --->   "%out_q_rope_6 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 53 'alloca' 'out_q_rope_6' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 54 [1/1] (0.72ns)   --->   "%out_q_rope_7 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 54 'alloca' 'out_q_rope_7' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 55 [1/1] (0.62ns)   --->   "%out_k = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 55 'alloca' 'out_k' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 56 [1/1] (0.62ns)   --->   "%out_k_1 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 56 'alloca' 'out_k_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 57 [1/1] (0.62ns)   --->   "%out_k_2 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 57 'alloca' 'out_k_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 58 [1/1] (0.62ns)   --->   "%out_k_3 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 58 'alloca' 'out_k_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 59 [1/1] (0.62ns)   --->   "%out_k_4 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 59 'alloca' 'out_k_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 60 [1/1] (0.62ns)   --->   "%out_k_5 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 60 'alloca' 'out_k_5' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 61 [1/1] (0.62ns)   --->   "%out_k_6 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 61 'alloca' 'out_k_6' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 62 [1/1] (0.62ns)   --->   "%out_k_7 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 62 'alloca' 'out_k_7' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.62ns)   --->   "%out_k_8 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 63 'alloca' 'out_k_8' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 64 [1/1] (0.62ns)   --->   "%out_k_9 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 64 'alloca' 'out_k_9' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.62ns)   --->   "%out_k_10 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 65 'alloca' 'out_k_10' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 66 [1/1] (0.62ns)   --->   "%out_k_11 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 66 'alloca' 'out_k_11' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.62ns)   --->   "%out_k_12 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 67 'alloca' 'out_k_12' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 68 [1/1] (0.62ns)   --->   "%out_k_13 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 68 'alloca' 'out_k_13' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 69 [1/1] (0.62ns)   --->   "%out_k_14 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 69 'alloca' 'out_k_14' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 70 [1/1] (0.62ns)   --->   "%out_k_15 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 70 'alloca' 'out_k_15' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.72ns)   --->   "%out_k_rope = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 71 'alloca' 'out_k_rope' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 72 [1/1] (0.72ns)   --->   "%out_k_rope_1 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 72 'alloca' 'out_k_rope_1' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 73 [1/1] (0.72ns)   --->   "%out_k_rope_2 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 73 'alloca' 'out_k_rope_2' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 74 [1/1] (0.72ns)   --->   "%out_k_rope_3 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 74 'alloca' 'out_k_rope_3' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 75 [1/1] (0.72ns)   --->   "%out_k_rope_4 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 75 'alloca' 'out_k_rope_4' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 76 [1/1] (0.72ns)   --->   "%out_k_rope_5 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 76 'alloca' 'out_k_rope_5' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 77 [1/1] (0.72ns)   --->   "%out_k_rope_6 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 77 'alloca' 'out_k_rope_6' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 78 [1/1] (0.72ns)   --->   "%out_k_rope_7 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 78 'alloca' 'out_k_rope_7' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 79 [1/1] (0.62ns)   --->   "%out_v = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 79 'alloca' 'out_v' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 80 [1/1] (0.62ns)   --->   "%out_v_1 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 80 'alloca' 'out_v_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.62ns)   --->   "%out_v_2 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 81 'alloca' 'out_v_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 82 [1/1] (0.62ns)   --->   "%out_v_3 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 82 'alloca' 'out_v_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.62ns)   --->   "%out_v_4 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 83 'alloca' 'out_v_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.62ns)   --->   "%out_v_5 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 84 'alloca' 'out_v_5' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 85 [1/1] (0.62ns)   --->   "%out_v_6 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 85 'alloca' 'out_v_6' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.62ns)   --->   "%out_v_7 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 86 'alloca' 'out_v_7' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 87 [1/1] (0.62ns)   --->   "%out_v_8 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 87 'alloca' 'out_v_8' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.62ns)   --->   "%out_v_9 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 88 'alloca' 'out_v_9' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 89 [1/1] (0.62ns)   --->   "%out_v_10 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 89 'alloca' 'out_v_10' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.62ns)   --->   "%out_v_11 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 90 'alloca' 'out_v_11' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 91 [1/1] (0.62ns)   --->   "%out_v_12 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 91 'alloca' 'out_v_12' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.62ns)   --->   "%out_v_13 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 92 'alloca' 'out_v_13' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 93 [1/1] (0.62ns)   --->   "%out_v_14 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 93 'alloca' 'out_v_14' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.62ns)   --->   "%out_v_15 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 94 'alloca' 'out_v_15' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 95 [1/1] (0.62ns)   --->   "%xb = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 95 'alloca' 'xb' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.62ns)   --->   "%xb_1 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 96 'alloca' 'xb_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 97 [1/1] (0.62ns)   --->   "%xb_2 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 97 'alloca' 'xb_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.62ns)   --->   "%xb_3 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 98 'alloca' 'xb_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 99 [1/1] (0.62ns)   --->   "%xb_4 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 99 'alloca' 'xb_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.62ns)   --->   "%xb_5 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 100 'alloca' 'xb_5' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 101 [1/1] (0.62ns)   --->   "%xb_6 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 101 'alloca' 'xb_6' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.62ns)   --->   "%xb_7 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 102 'alloca' 'xb_7' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 103 [1/1] (0.62ns)   --->   "%xb_8 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 103 'alloca' 'xb_8' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.62ns)   --->   "%xb_9 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 104 'alloca' 'xb_9' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 105 [1/1] (0.62ns)   --->   "%xb_10 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 105 'alloca' 'xb_10' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 106 [1/1] (0.62ns)   --->   "%xb_11 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 106 'alloca' 'xb_11' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 107 [1/1] (0.62ns)   --->   "%xb_12 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 107 'alloca' 'xb_12' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 108 [1/1] (0.62ns)   --->   "%xb_13 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 108 'alloca' 'xb_13' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 109 [1/1] (0.62ns)   --->   "%xb_14 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 109 'alloca' 'xb_14' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 110 [1/1] (0.62ns)   --->   "%xb_15 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 110 'alloca' 'xb_15' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 111 [1/1] (0.62ns)   --->   "%xb2 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 111 'alloca' 'xb2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 112 [1/1] (0.62ns)   --->   "%xb2_1 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 112 'alloca' 'xb2_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 113 [1/1] (0.62ns)   --->   "%xb2_2 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 113 'alloca' 'xb2_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 114 [1/1] (0.62ns)   --->   "%xb2_3 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 114 'alloca' 'xb2_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 115 [1/1] (0.62ns)   --->   "%xb2_4 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 115 'alloca' 'xb2_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 116 [1/1] (0.62ns)   --->   "%xb2_5 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 116 'alloca' 'xb2_5' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 117 [1/1] (0.62ns)   --->   "%xb2_6 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 117 'alloca' 'xb2_6' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 118 [1/1] (0.62ns)   --->   "%xb2_7 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 118 'alloca' 'xb2_7' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 119 [1/1] (0.62ns)   --->   "%xb2_8 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 119 'alloca' 'xb2_8' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 120 [1/1] (0.62ns)   --->   "%xb2_9 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 120 'alloca' 'xb2_9' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 121 [1/1] (0.62ns)   --->   "%xb2_10 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 121 'alloca' 'xb2_10' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 122 [1/1] (0.62ns)   --->   "%xb2_11 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 122 'alloca' 'xb2_11' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 123 [1/1] (0.62ns)   --->   "%xb2_12 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 123 'alloca' 'xb2_12' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 124 [1/1] (0.62ns)   --->   "%xb2_13 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 124 'alloca' 'xb2_13' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 125 [1/1] (0.62ns)   --->   "%xb2_14 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 125 'alloca' 'xb2_14' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 126 [1/1] (0.62ns)   --->   "%xb2_15 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 126 'alloca' 'xb2_15' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 127 [1/1] (0.66ns)   --->   "%att = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 127 'alloca' 'att' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 128 [1/1] (0.66ns)   --->   "%att_1 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 128 'alloca' 'att_1' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 129 [1/1] (0.66ns)   --->   "%att_2 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 129 'alloca' 'att_2' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 130 [1/1] (0.66ns)   --->   "%att_3 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 130 'alloca' 'att_3' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 131 [1/1] (0.66ns)   --->   "%att_4 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 131 'alloca' 'att_4' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 132 [1/1] (0.66ns)   --->   "%att_5 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 132 'alloca' 'att_5' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 133 [1/1] (0.66ns)   --->   "%att_6 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 133 'alloca' 'att_6' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 134 [1/1] (0.66ns)   --->   "%att_7 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 134 'alloca' 'att_7' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 135 [1/1] (0.66ns)   --->   "%att_8 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 135 'alloca' 'att_8' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 136 [1/1] (0.66ns)   --->   "%att_9 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 136 'alloca' 'att_9' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 137 [1/1] (0.66ns)   --->   "%att_10 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 137 'alloca' 'att_10' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 138 [1/1] (0.66ns)   --->   "%att_11 = alloca i64 1" [kernel_MHSA.cpp:64]   --->   Operation 138 'alloca' 'att_11' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 139 [1/1] (0.87ns)   --->   "%call_ln41 = call void @entry_proc, i32 %position_read, i32 %position_c4, i32 %position_c5" [kernel_MHSA.cpp:41]   --->   Operation 139 'call' 'call_ln41' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 140 [2/2] (0.00ns)   --->   "%current_token_c_channel = call i64 @Block_entry_gmem0_rd_proc, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %gmem0, i64 %current_token_read, i32 %gmem1, i64 %wq_read, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %gmem5, i64 %wk_read, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i32 %gmem6, i64 %wv_read" [kernel_MHSA.cpp:43]   --->   Operation 140 'call' 'current_token_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.82> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 7> <FIFO>
ST_2 : Operation 141 [2/2] (2.07ns)   --->   "%call_ret = call i225 @Block_entry_proc, i32 %layer_read, i32 %position_read, i64 %key_cache_read, i64 %value_cache_read, i64 %key_cache_c6, i64 %value_cache_c7" [kernel_MHSA.cpp:68]   --->   Operation 141 'call' 'call_ret' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.07>
ST_3 : Operation 142 [1/2] (0.00ns)   --->   "%current_token_c_channel = call i64 @Block_entry_gmem0_rd_proc, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %gmem0, i64 %current_token_read, i32 %gmem1, i64 %wq_read, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %gmem5, i64 %wk_read, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i32 %gmem6, i64 %wv_read" [kernel_MHSA.cpp:43]   --->   Operation 142 'call' 'current_token_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.82> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 7> <FIFO>
ST_3 : Operation 143 [1/2] (2.07ns)   --->   "%call_ret = call i225 @Block_entry_proc, i32 %layer_read, i32 %position_read, i64 %key_cache_read, i64 %value_cache_read, i64 %key_cache_c6, i64 %value_cache_c7" [kernel_MHSA.cpp:68]   --->   Operation 143 'call' 'call_ret' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%p_loc_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 144 'extractvalue' 'p_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%p_loc105_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 145 'extractvalue' 'p_loc105_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%add126_loc_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 146 'extractvalue' 'add126_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%p_loc106_c1_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 147 'extractvalue' 'p_loc106_c1_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 4> <FIFO>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%mul7_loc_c2_channel = extractvalue i225 %call_ret" [kernel_MHSA.cpp:68]   --->   Operation 148 'extractvalue' 'mul7_loc_c2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 149 [2/2] (0.00ns)   --->   "%position_c3_channel = call i32 @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %position_c5, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:50]   --->   Operation 149 'call' 'position_c3_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln51 = call void @RoPE.1, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %position_c4, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:51]   --->   Operation 150 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 151 [1/2] (0.00ns)   --->   "%position_c3_channel = call i32 @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_q_8, i32 %out_q_9, i32 %out_q_10, i32 %out_q_11, i32 %out_q_12, i32 %out_q_13, i32 %out_q_14, i32 %out_q_15, i32 %position_c5, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:50]   --->   Operation 151 'call' 'position_c3_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln51 = call void @RoPE.1, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_k_8, i32 %out_k_9, i32 %out_k_10, i32 %out_k_11, i32 %out_k_12, i32 %out_k_13, i32 %out_k_14, i32 %out_k_15, i32 %position_c4, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_1001, i28 %cos_K02, i22 %cos_K13, i14 %cos_K24, i29 %sin_K05, i21 %sin_K16, i13 %sin_K27" [kernel_MHSA.cpp:51]   --->   Operation 152 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 153 [2/2] (1.64ns)   --->   "%call_ln55 = call void @Loop_CACHE_STORE_proc, i64 %p_loc_channel, i64 %p_loc105_channel, i64 %value_cache_c7, i64 %key_cache_c6, i32 %gmem2, i32 %gmem3, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i64 %key_cache_c, i64 %value_cache_c" [kernel_MHSA.cpp:55]   --->   Operation 153 'call' 'call_ln55' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln55 = call void @Loop_CACHE_STORE_proc, i64 %p_loc_channel, i64 %p_loc105_channel, i64 %value_cache_c7, i64 %key_cache_c6, i32 %gmem2, i32 %gmem3, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15, i64 %key_cache_c, i64 %value_cache_c" [kernel_MHSA.cpp:55]   --->   Operation 154 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 1.69>
ST_8 : Operation 155 [2/2] (1.69ns)   --->   "%call_ret1 = call i97 @Block_entry_att_0_wr_proc, i32 %mul7_loc_c2_channel, i33 %p_loc106_c1_channel, i32 %add126_loc_channel, i32 %position_c3_channel, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i64 %key_cache_c, i32 %gmem2" [kernel_MHSA.cpp:76]   --->   Operation 155 'call' 'call_ret1' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.43>
ST_9 : Operation 156 [1/2] (0.43ns)   --->   "%call_ret1 = call i97 @Block_entry_att_0_wr_proc, i32 %mul7_loc_c2_channel, i33 %p_loc106_c1_channel, i32 %add126_loc_channel, i32 %position_c3_channel, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i64 %key_cache_c, i32 %gmem2" [kernel_MHSA.cpp:76]   --->   Operation 156 'call' 'call_ret1' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%p_loc106_c_channel = extractvalue i97 %call_ret1" [kernel_MHSA.cpp:76]   --->   Operation 157 'extractvalue' 'p_loc106_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%mul7_loc_c_channel = extractvalue i97 %call_ret1" [kernel_MHSA.cpp:76]   --->   Operation 158 'extractvalue' 'mul7_loc_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%position_c_channel = extractvalue i97 %call_ret1" [kernel_MHSA.cpp:76]   --->   Operation 159 'extractvalue' 'position_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 160 [2/2] (1.68ns)   --->   "%call_ln76 = call void @Block_entry_xb_0_wr_proc, i32 %mul7_loc_c_channel, i33 %p_loc106_c_channel, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %position_c_channel, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i64 %value_cache_c, i32 %gmem3" [kernel_MHSA.cpp:76]   --->   Operation 160 'call' 'call_ln76' <Predicate = true> <Delay = 1.68> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.43>
ST_11 : Operation 161 [1/2] (0.43ns)   --->   "%call_ln76 = call void @Block_entry_xb_0_wr_proc, i32 %mul7_loc_c_channel, i33 %p_loc106_c_channel, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %position_c_channel, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i64 %value_cache_c, i32 %gmem3" [kernel_MHSA.cpp:76]   --->   Operation 161 'call' 'call_ln76' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 162 [2/2] (0.00ns)   --->   "%call_ln163 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %xb_8, i32 %xb_9, i32 %xb_10, i32 %xb_11, i32 %xb_12, i32 %xb_13, i32 %xb_14, i32 %xb_15, i32 %gmem7, i64 %wo_read" [kernel_MHSA.cpp:163]   --->   Operation 162 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln163 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %xb_8, i32 %xb_9, i32 %xb_10, i32 %xb_11, i32 %xb_12, i32 %xb_13, i32 %xb_14, i32 %xb_15, i32 %gmem7, i64 %wo_read" [kernel_MHSA.cpp:163]   --->   Operation 163 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.56>
ST_14 : Operation 164 [2/2] (0.56ns)   --->   "%call_ln166 = call void @Loop_OUTPUT_WRITE_proc, i64 %current_token_c_channel, i32 %gmem0, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15" [kernel_MHSA.cpp:166]   --->   Operation 164 'call' 'call_ln166' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @value_cache_c7_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %value_cache_c7, i64 %value_cache_c7" [kernel_MHSA.cpp:41]   --->   Operation 165 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 166 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @value_cache_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %value_cache_c, i64 %value_cache_c" [kernel_MHSA.cpp:41]   --->   Operation 167 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 168 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @key_cache_c6_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %key_cache_c6, i64 %key_cache_c6" [kernel_MHSA.cpp:41]   --->   Operation 169 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 170 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @key_cache_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %key_cache_c, i64 %key_cache_c" [kernel_MHSA.cpp:41]   --->   Operation 171 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 172 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @position_c5_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %position_c5, i32 %position_c5" [kernel_MHSA.cpp:41]   --->   Operation 173 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i32 %position_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 174 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @position_c4_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %position_c4, i32 %position_c4" [kernel_MHSA.cpp:41]   --->   Operation 175 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln41 = specinterface void @_ssdm_op_SpecInterface, i32 %position_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [kernel_MHSA.cpp:41]   --->   Operation 176 'specinterface' 'specinterface_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln41 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_99" [kernel_MHSA.cpp:41]   --->   Operation 177 'specdataflowpipeline' 'specdataflowpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_74" [kernel_MHSA.cpp:7]   --->   Operation 178 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_51, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_53, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_54, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem5"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_55, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem6"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem7, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_56, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem7"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_61, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %position"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_59, i32 4294967295, i32 4294967295, void @empty_64, i32 0, i32 0, void @empty_60, void @empty_65, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_63, i32 4294967295, i32 4294967295, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wq, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_66, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wq, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wk, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_67, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wk, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wv, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_68, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wv, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wo, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_69, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wo, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_120, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_71, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_63, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_62, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer, void @empty_59, i32 4294967295, i32 4294967295, void @empty_64, i32 0, i32 0, void @empty_60, void @empty_72, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer, void @empty_63, i32 4294967295, i32 4294967295, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_59, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_60, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 214 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 215 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 216 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 217 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 218 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 219 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 220 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 221 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 222 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 223 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 224 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 225 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 226 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 227 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 228 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_q, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:43]   --->   Operation 229 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 230 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 231 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 232 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 233 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 234 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 235 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 236 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 237 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 238 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 239 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 240 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 241 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 242 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 243 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 244 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_k, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:44]   --->   Operation 245 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 246 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 247 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 248 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 249 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 250 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 251 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 252 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 253 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 254 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 255 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 256 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 257 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 258 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 259 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 260 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:45]   --->   Operation 261 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 262 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 263 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 264 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 265 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 266 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 267 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 268 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 269 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 270 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 271 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 272 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 273 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 274 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 275 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 276 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 277 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 278 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 279 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 280 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 281 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 282 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 283 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 284 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 285 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 286 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 287 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 288 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 289 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 290 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 291 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 292 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%specmemcore_ln163 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb, i64 666, i64 22, i64 18446744073709551615" [kernel_MHSA.cpp:163]   --->   Operation 293 'specmemcore' 'specmemcore_ln163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/2] (0.00ns)   --->   "%call_ln166 = call void @Loop_OUTPUT_WRITE_proc, i64 %current_token_c_channel, i32 %gmem0, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb2_8, i32 %xb2_9, i32 %xb2_10, i32 %xb2_11, i32 %xb2_12, i32 %xb2_13, i32 %xb2_14, i32 %xb2_15" [kernel_MHSA.cpp:166]   --->   Operation 294 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%ret_ln170 = ret" [kernel_MHSA.cpp:170]   --->   Operation 295 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ current_token]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ position]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_1001]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K02]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cos_K24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K05]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_K27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_read                (read                ) [ 0011000000000000]
value_cache_read          (read                ) [ 0011000000000000]
key_cache_read            (read                ) [ 0011000000000000]
wo_read                   (read                ) [ 0011111111111100]
wv_read                   (read                ) [ 0011000000000000]
wk_read                   (read                ) [ 0011000000000000]
wq_read                   (read                ) [ 0011000000000000]
position_read             (read                ) [ 0011000000000000]
current_token_read        (read                ) [ 0011000000000000]
value_cache_c7            (alloca              ) [ 0011111111111111]
value_cache_c             (alloca              ) [ 0011111111111111]
key_cache_c6              (alloca              ) [ 0011111111111111]
key_cache_c               (alloca              ) [ 0011111111111111]
position_c5               (alloca              ) [ 0111111111111111]
position_c4               (alloca              ) [ 0111111111111111]
out_q                     (alloca              ) [ 0011111111111111]
out_q_1                   (alloca              ) [ 0011111111111111]
out_q_2                   (alloca              ) [ 0011111111111111]
out_q_3                   (alloca              ) [ 0011111111111111]
out_q_4                   (alloca              ) [ 0011111111111111]
out_q_5                   (alloca              ) [ 0011111111111111]
out_q_6                   (alloca              ) [ 0011111111111111]
out_q_7                   (alloca              ) [ 0011111111111111]
out_q_8                   (alloca              ) [ 0011111111111111]
out_q_9                   (alloca              ) [ 0011111111111111]
out_q_10                  (alloca              ) [ 0011111111111111]
out_q_11                  (alloca              ) [ 0011111111111111]
out_q_12                  (alloca              ) [ 0011111111111111]
out_q_13                  (alloca              ) [ 0011111111111111]
out_q_14                  (alloca              ) [ 0011111111111111]
out_q_15                  (alloca              ) [ 0011111111111111]
out_q_rope                (alloca              ) [ 0011111111000000]
out_q_rope_1              (alloca              ) [ 0011111111000000]
out_q_rope_2              (alloca              ) [ 0011111111000000]
out_q_rope_3              (alloca              ) [ 0011111111000000]
out_q_rope_4              (alloca              ) [ 0011111111000000]
out_q_rope_5              (alloca              ) [ 0011111111000000]
out_q_rope_6              (alloca              ) [ 0011111111000000]
out_q_rope_7              (alloca              ) [ 0011111111000000]
out_k                     (alloca              ) [ 0011111111111111]
out_k_1                   (alloca              ) [ 0011111111111111]
out_k_2                   (alloca              ) [ 0011111111111111]
out_k_3                   (alloca              ) [ 0011111111111111]
out_k_4                   (alloca              ) [ 0011111111111111]
out_k_5                   (alloca              ) [ 0011111111111111]
out_k_6                   (alloca              ) [ 0011111111111111]
out_k_7                   (alloca              ) [ 0011111111111111]
out_k_8                   (alloca              ) [ 0011111111111111]
out_k_9                   (alloca              ) [ 0011111111111111]
out_k_10                  (alloca              ) [ 0011111111111111]
out_k_11                  (alloca              ) [ 0011111111111111]
out_k_12                  (alloca              ) [ 0011111111111111]
out_k_13                  (alloca              ) [ 0011111111111111]
out_k_14                  (alloca              ) [ 0011111111111111]
out_k_15                  (alloca              ) [ 0011111111111111]
out_k_rope                (alloca              ) [ 0011111100000000]
out_k_rope_1              (alloca              ) [ 0011111100000000]
out_k_rope_2              (alloca              ) [ 0011111100000000]
out_k_rope_3              (alloca              ) [ 0011111100000000]
out_k_rope_4              (alloca              ) [ 0011111100000000]
out_k_rope_5              (alloca              ) [ 0011111100000000]
out_k_rope_6              (alloca              ) [ 0011111100000000]
out_k_rope_7              (alloca              ) [ 0011111100000000]
out_v                     (alloca              ) [ 0011111111111111]
out_v_1                   (alloca              ) [ 0011111111111111]
out_v_2                   (alloca              ) [ 0011111111111111]
out_v_3                   (alloca              ) [ 0011111111111111]
out_v_4                   (alloca              ) [ 0011111111111111]
out_v_5                   (alloca              ) [ 0011111111111111]
out_v_6                   (alloca              ) [ 0011111111111111]
out_v_7                   (alloca              ) [ 0011111111111111]
out_v_8                   (alloca              ) [ 0011111111111111]
out_v_9                   (alloca              ) [ 0011111111111111]
out_v_10                  (alloca              ) [ 0011111111111111]
out_v_11                  (alloca              ) [ 0011111111111111]
out_v_12                  (alloca              ) [ 0011111111111111]
out_v_13                  (alloca              ) [ 0011111111111111]
out_v_14                  (alloca              ) [ 0011111111111111]
out_v_15                  (alloca              ) [ 0011111111111111]
xb                        (alloca              ) [ 0011111111111111]
xb_1                      (alloca              ) [ 0011111111111111]
xb_2                      (alloca              ) [ 0011111111111111]
xb_3                      (alloca              ) [ 0011111111111111]
xb_4                      (alloca              ) [ 0011111111111111]
xb_5                      (alloca              ) [ 0011111111111111]
xb_6                      (alloca              ) [ 0011111111111111]
xb_7                      (alloca              ) [ 0011111111111111]
xb_8                      (alloca              ) [ 0011111111111111]
xb_9                      (alloca              ) [ 0011111111111111]
xb_10                     (alloca              ) [ 0011111111111111]
xb_11                     (alloca              ) [ 0011111111111111]
xb_12                     (alloca              ) [ 0011111111111111]
xb_13                     (alloca              ) [ 0011111111111111]
xb_14                     (alloca              ) [ 0011111111111111]
xb_15                     (alloca              ) [ 0011111111111111]
xb2                       (alloca              ) [ 0011111111111111]
xb2_1                     (alloca              ) [ 0011111111111111]
xb2_2                     (alloca              ) [ 0011111111111111]
xb2_3                     (alloca              ) [ 0011111111111111]
xb2_4                     (alloca              ) [ 0011111111111111]
xb2_5                     (alloca              ) [ 0011111111111111]
xb2_6                     (alloca              ) [ 0011111111111111]
xb2_7                     (alloca              ) [ 0011111111111111]
xb2_8                     (alloca              ) [ 0011111111111111]
xb2_9                     (alloca              ) [ 0011111111111111]
xb2_10                    (alloca              ) [ 0011111111111111]
xb2_11                    (alloca              ) [ 0011111111111111]
xb2_12                    (alloca              ) [ 0011111111111111]
xb2_13                    (alloca              ) [ 0011111111111111]
xb2_14                    (alloca              ) [ 0011111111111111]
xb2_15                    (alloca              ) [ 0011111111111111]
att                       (alloca              ) [ 0011111111110000]
att_1                     (alloca              ) [ 0011111111110000]
att_2                     (alloca              ) [ 0011111111110000]
att_3                     (alloca              ) [ 0011111111110000]
att_4                     (alloca              ) [ 0011111111110000]
att_5                     (alloca              ) [ 0011111111110000]
att_6                     (alloca              ) [ 0011111111110000]
att_7                     (alloca              ) [ 0011111111110000]
att_8                     (alloca              ) [ 0011111111110000]
att_9                     (alloca              ) [ 0011111111110000]
att_10                    (alloca              ) [ 0011111111110000]
att_11                    (alloca              ) [ 0011111111110000]
call_ln41                 (call                ) [ 0000000000000000]
current_token_c_channel   (call                ) [ 0000111111111111]
call_ret                  (call                ) [ 0000000000000000]
p_loc_channel             (extractvalue        ) [ 0000111100000000]
p_loc105_channel          (extractvalue        ) [ 0000111100000000]
add126_loc_channel        (extractvalue        ) [ 0000111111000000]
p_loc106_c1_channel       (extractvalue        ) [ 0000111111000000]
mul7_loc_c2_channel       (extractvalue        ) [ 0000111111000000]
position_c3_channel       (call                ) [ 0000001111000000]
call_ln51                 (call                ) [ 0000000000000000]
call_ln55                 (call                ) [ 0000000000000000]
call_ret1                 (call                ) [ 0000000000000000]
p_loc106_c_channel        (extractvalue        ) [ 0000000000110000]
mul7_loc_c_channel        (extractvalue        ) [ 0000000000110000]
position_c_channel        (extractvalue        ) [ 0000000000110000]
call_ln76                 (call                ) [ 0000000000000000]
call_ln163                (call                ) [ 0000000000000000]
empty                     (specchannel         ) [ 0000000000000000]
specinterface_ln41        (specinterface       ) [ 0000000000000000]
empty_183                 (specchannel         ) [ 0000000000000000]
specinterface_ln41        (specinterface       ) [ 0000000000000000]
empty_184                 (specchannel         ) [ 0000000000000000]
specinterface_ln41        (specinterface       ) [ 0000000000000000]
empty_185                 (specchannel         ) [ 0000000000000000]
specinterface_ln41        (specinterface       ) [ 0000000000000000]
empty_186                 (specchannel         ) [ 0000000000000000]
specinterface_ln41        (specinterface       ) [ 0000000000000000]
empty_187                 (specchannel         ) [ 0000000000000000]
specinterface_ln41        (specinterface       ) [ 0000000000000000]
specdataflowpipeline_ln41 (specdataflowpipeline) [ 0000000000000000]
spectopmodule_ln7         (spectopmodule       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specinterface_ln0         (specinterface       ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln43          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln44          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln45          (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
specmemcore_ln163         (specmemcore         ) [ 0000000000000000]
call_ln166                (call                ) [ 0000000000000000]
ret_ln170                 (ret                 ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_token">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="position">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="position"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="wq">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wq"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wk">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wk"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wv">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wv"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="wo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="key_cache">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="value_cache">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ref_4oPi_table_100">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="second_order_float_cos_K0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="second_order_float_cos_K1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="second_order_float_cos_K2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="second_order_float_sin_K0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="second_order_float_sin_K1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="second_order_float_sin_K2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ref_4oPi_table_1001">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_1001"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="cos_K02">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K02"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="cos_K13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="cos_K24">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_K24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="sin_K05">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K05"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="sin_K16">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sin_K27">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_K27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_gmem0_rd_proc"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_proc"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoPE"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoPE.1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_CACHE_STORE_proc"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_att_0_wr_proc"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_xb_0_wr_proc"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_OUTPUT_WRITE_proc"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache_c7_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache_c6_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache_c_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="position_c5_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="position_c4_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_63"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_64"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_120"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="value_cache_c7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="value_cache_c7/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="value_cache_c_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="value_cache_c/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="key_cache_c6_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="key_cache_c6/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="key_cache_c_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="key_cache_c/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="position_c5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="position_c5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="position_c4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="position_c4/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="out_q_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="out_q_1_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="out_q_2_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="out_q_3_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="out_q_4_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="out_q_5_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_5/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="out_q_6_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_6/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="out_q_7_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_7/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="out_q_8_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_8/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="out_q_9_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_9/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="out_q_10_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_10/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_q_11_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_11/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="out_q_12_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_12/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="out_q_13_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_13/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_q_14_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_14/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="out_q_15_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_15/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="out_q_rope_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_rope/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_q_rope_1_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_rope_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="out_q_rope_2_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_rope_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="out_q_rope_3_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_rope_3/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="out_q_rope_4_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_rope_4/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="out_q_rope_5_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_rope_5/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="out_q_rope_6_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_rope_6/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_q_rope_7_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_q_rope_7/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="out_k_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="out_k_1_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="out_k_2_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_2/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="out_k_3_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_3/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="out_k_4_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_4/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="out_k_5_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_5/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="out_k_6_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_6/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="out_k_7_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_7/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="out_k_8_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_8/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="out_k_9_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_9/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="out_k_10_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_10/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="out_k_11_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_11/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="out_k_12_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_12/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="out_k_13_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_13/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="out_k_14_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_14/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="out_k_15_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_15/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="out_k_rope_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_rope/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="out_k_rope_1_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_rope_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="out_k_rope_2_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_rope_2/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="out_k_rope_3_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_rope_3/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="out_k_rope_4_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_rope_4/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="out_k_rope_5_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_rope_5/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="out_k_rope_6_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_rope_6/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="out_k_rope_7_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_k_rope_7/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="out_v_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="out_v_1_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="out_v_2_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_2/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="out_v_3_alloca_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_3/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="out_v_4_alloca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_4/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="out_v_5_alloca_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_5/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="out_v_6_alloca_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_6/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="out_v_7_alloca_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_7/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="out_v_8_alloca_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_8/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="out_v_9_alloca_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_9/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="out_v_10_alloca_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_10/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="out_v_11_alloca_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_11/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="out_v_12_alloca_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_12/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="out_v_13_alloca_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_13/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="out_v_14_alloca_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_14/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="out_v_15_alloca_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_v_15/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xb_alloca_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xb_1_alloca_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_1/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="xb_2_alloca_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_2/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xb_3_alloca_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_3/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xb_4_alloca_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_4/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xb_5_alloca_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_5/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="xb_6_alloca_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_6/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xb_7_alloca_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_7/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xb_8_alloca_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_8/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xb_9_alloca_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_9/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xb_10_alloca_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_10/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xb_11_alloca_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_11/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xb_12_alloca_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_12/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xb_13_alloca_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_13/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xb_14_alloca_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_14/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xb_15_alloca_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb_15/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xb2_alloca_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xb2_1_alloca_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xb2_2_alloca_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_2/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xb2_3_alloca_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_3/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="xb2_4_alloca_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_4/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xb2_5_alloca_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_5/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="xb2_6_alloca_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_6/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="xb2_7_alloca_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_7/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xb2_8_alloca_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_8/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xb2_9_alloca_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_9/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xb2_10_alloca_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_10/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xb2_11_alloca_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_11/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xb2_12_alloca_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_12/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xb2_13_alloca_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_13/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xb2_14_alloca_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_14/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="xb2_15_alloca_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xb2_15/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="att_alloca_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="att_1_alloca_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_1/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="att_2_alloca_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_2/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="att_3_alloca_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_3/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="att_4_alloca_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_4/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="att_5_alloca_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_5/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="att_6_alloca_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_6/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="att_7_alloca_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_7/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="att_8_alloca_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_8/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="att_9_alloca_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_9/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="att_10_alloca_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_10/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="att_11_alloca_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="att_11/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="layer_read_read_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="value_cache_read_read_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="0"/>
<pin id="653" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_cache_read/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="key_cache_read_read_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_cache_read/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="wo_read_read_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="0"/>
<pin id="665" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="wv_read_read_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="0"/>
<pin id="671" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wv_read/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="wk_read_read_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wk_read/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="wq_read_read_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wq_read/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="position_read_read_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="position_read/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="current_token_read_read_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="0" index="1" bw="64" slack="0"/>
<pin id="695" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_token_read/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="call_ln41_entry_proc_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="0" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="32" slack="0"/>
<pin id="702" dir="0" index="3" bw="32" slack="0"/>
<pin id="703" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_Block_entry_gmem0_rd_proc_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="710" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="711" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="712" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="714" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="715" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="716" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="717" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="719" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="720" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="721" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="723" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="724" dir="0" index="17" bw="32" slack="0"/>
<pin id="725" dir="0" index="18" bw="64" slack="1"/>
<pin id="726" dir="0" index="19" bw="32" slack="0"/>
<pin id="727" dir="0" index="20" bw="64" slack="1"/>
<pin id="728" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="736" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="740" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="743" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="744" dir="0" index="37" bw="32" slack="0"/>
<pin id="745" dir="0" index="38" bw="64" slack="1"/>
<pin id="746" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="747" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="748" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="749" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="750" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="751" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="752" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="753" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="754" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="755" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="756" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="760" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="761" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="762" dir="0" index="55" bw="32" slack="0"/>
<pin id="763" dir="0" index="56" bw="64" slack="1"/>
<pin id="764" dir="1" index="57" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="current_token_c_channel/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_Block_entry_proc_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="225" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="1"/>
<pin id="773" dir="0" index="2" bw="32" slack="1"/>
<pin id="774" dir="0" index="3" bw="64" slack="1"/>
<pin id="775" dir="0" index="4" bw="64" slack="1"/>
<pin id="776" dir="0" index="5" bw="64" slack="1"/>
<pin id="777" dir="0" index="6" bw="64" slack="1"/>
<pin id="778" dir="1" index="7" bw="225" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_RoPE_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="786" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="788" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="792" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="794" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="795" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="796" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="797" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="798" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="799" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="800" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="801" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="802" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="803" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="804" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="805" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="806" dir="0" index="25" bw="32" slack="3"/>
<pin id="807" dir="0" index="26" bw="27" slack="0"/>
<pin id="808" dir="0" index="27" bw="8" slack="0"/>
<pin id="809" dir="0" index="28" bw="100" slack="0"/>
<pin id="810" dir="0" index="29" bw="28" slack="0"/>
<pin id="811" dir="0" index="30" bw="22" slack="0"/>
<pin id="812" dir="0" index="31" bw="14" slack="0"/>
<pin id="813" dir="0" index="32" bw="29" slack="0"/>
<pin id="814" dir="0" index="33" bw="21" slack="0"/>
<pin id="815" dir="0" index="34" bw="13" slack="0"/>
<pin id="816" dir="1" index="35" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="position_c3_channel/4 "/>
</bind>
</comp>

<comp id="827" class="1004" name="grp_RoPE_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="0" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="830" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="831" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="832" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="833" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="834" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="835" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="836" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="837" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="838" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="839" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="840" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="841" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="842" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="843" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="844" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="845" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="846" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="847" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="848" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="849" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="850" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="851" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="852" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="853" dir="0" index="25" bw="32" slack="3"/>
<pin id="854" dir="0" index="26" bw="27" slack="0"/>
<pin id="855" dir="0" index="27" bw="8" slack="0"/>
<pin id="856" dir="0" index="28" bw="100" slack="0"/>
<pin id="857" dir="0" index="29" bw="28" slack="0"/>
<pin id="858" dir="0" index="30" bw="22" slack="0"/>
<pin id="859" dir="0" index="31" bw="14" slack="0"/>
<pin id="860" dir="0" index="32" bw="29" slack="0"/>
<pin id="861" dir="0" index="33" bw="21" slack="0"/>
<pin id="862" dir="0" index="34" bw="13" slack="0"/>
<pin id="863" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="grp_Loop_CACHE_STORE_proc_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="0" slack="0"/>
<pin id="876" dir="0" index="1" bw="64" slack="3"/>
<pin id="877" dir="0" index="2" bw="64" slack="3"/>
<pin id="878" dir="0" index="3" bw="64" slack="5"/>
<pin id="879" dir="0" index="4" bw="64" slack="5"/>
<pin id="880" dir="0" index="5" bw="32" slack="0"/>
<pin id="881" dir="0" index="6" bw="32" slack="0"/>
<pin id="882" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="883" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="884" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="885" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="886" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="887" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="888" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="889" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="890" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="891" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="892" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="893" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="894" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="895" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="896" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="897" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="898" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="899" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="900" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="901" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="902" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="903" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="904" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="905" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="906" dir="0" index="31" bw="64" slack="5"/>
<pin id="907" dir="0" index="32" bw="64" slack="5"/>
<pin id="908" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/6 "/>
</bind>
</comp>

<comp id="912" class="1004" name="grp_Block_entry_att_0_wr_proc_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="97" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="5"/>
<pin id="915" dir="0" index="2" bw="33" slack="5"/>
<pin id="916" dir="0" index="3" bw="32" slack="5"/>
<pin id="917" dir="0" index="4" bw="32" slack="3"/>
<pin id="918" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="919" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="920" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="921" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="922" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="923" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="924" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="925" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="926" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="927" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="928" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="929" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="930" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="931" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="932" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="933" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="934" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="935" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="936" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="937" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="938" dir="0" index="25" bw="64" slack="7"/>
<pin id="939" dir="0" index="26" bw="32" slack="0"/>
<pin id="940" dir="1" index="27" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="grp_Block_entry_xb_0_wr_proc_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="0" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="1"/>
<pin id="946" dir="0" index="2" bw="33" slack="1"/>
<pin id="947" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="948" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="949" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="950" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="951" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="952" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="953" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="954" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="955" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="956" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="957" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="958" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="959" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="960" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="961" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="962" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="963" dir="0" index="19" bw="32" slack="1"/>
<pin id="964" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="965" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="966" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="967" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="968" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="969" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="970" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="971" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="972" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="973" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="974" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="975" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="976" dir="0" index="32" bw="64" slack="9"/>
<pin id="977" dir="0" index="33" bw="32" slack="0"/>
<pin id="978" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/10 "/>
</bind>
</comp>

<comp id="981" class="1004" name="grp_matmul_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="0" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="984" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="985" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="986" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="987" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="988" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="989" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="990" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="991" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="992" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="993" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="994" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="995" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="996" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="997" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="998" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="999" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1000" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1001" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="1002" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="1003" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1004" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1005" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1006" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1007" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1008" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1009" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1010" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1011" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1012" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1013" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1014" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1015" dir="0" index="33" bw="32" slack="0"/>
<pin id="1016" dir="0" index="34" bw="64" slack="11"/>
<pin id="1017" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/12 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="grp_Loop_OUTPUT_WRITE_proc_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="0" slack="0"/>
<pin id="1022" dir="0" index="1" bw="64" slack="11"/>
<pin id="1023" dir="0" index="2" bw="32" slack="0"/>
<pin id="1024" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1025" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1026" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1027" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1028" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1029" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1030" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1031" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1032" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1033" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1034" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1035" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1036" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1037" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1038" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1039" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1040" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln166/14 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_loc_channel_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="225" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc_channel/3 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="p_loc105_channel_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="225" slack="0"/>
<pin id="1049" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc105_channel/3 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="add126_loc_channel_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="225" slack="0"/>
<pin id="1053" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="add126_loc_channel/3 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="p_loc106_c1_channel_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="225" slack="0"/>
<pin id="1057" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc106_c1_channel/3 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="mul7_loc_c2_channel_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="225" slack="0"/>
<pin id="1061" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mul7_loc_c2_channel/3 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="p_loc106_c_channel_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="97" slack="0"/>
<pin id="1065" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc106_c_channel/9 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="mul7_loc_c_channel_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="97" slack="0"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mul7_loc_c_channel/9 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="position_c_channel_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="97" slack="0"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="position_c_channel/9 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="layer_read_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_read "/>
</bind>
</comp>

<comp id="1080" class="1005" name="value_cache_read_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="64" slack="1"/>
<pin id="1082" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="value_cache_read "/>
</bind>
</comp>

<comp id="1085" class="1005" name="key_cache_read_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="64" slack="1"/>
<pin id="1087" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="key_cache_read "/>
</bind>
</comp>

<comp id="1090" class="1005" name="wo_read_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="64" slack="11"/>
<pin id="1092" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="wo_read "/>
</bind>
</comp>

<comp id="1095" class="1005" name="wv_read_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="64" slack="1"/>
<pin id="1097" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wv_read "/>
</bind>
</comp>

<comp id="1100" class="1005" name="wk_read_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="64" slack="1"/>
<pin id="1102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wk_read "/>
</bind>
</comp>

<comp id="1105" class="1005" name="wq_read_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="64" slack="1"/>
<pin id="1107" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wq_read "/>
</bind>
</comp>

<comp id="1110" class="1005" name="position_read_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="position_read "/>
</bind>
</comp>

<comp id="1115" class="1005" name="current_token_read_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="64" slack="1"/>
<pin id="1117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="current_token_read "/>
</bind>
</comp>

<comp id="1120" class="1005" name="value_cache_c7_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="1"/>
<pin id="1122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="value_cache_c7 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="value_cache_c_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="64" slack="5"/>
<pin id="1128" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="value_cache_c "/>
</bind>
</comp>

<comp id="1132" class="1005" name="key_cache_c6_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="64" slack="1"/>
<pin id="1134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="key_cache_c6 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="key_cache_c_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="64" slack="5"/>
<pin id="1140" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="key_cache_c "/>
</bind>
</comp>

<comp id="1144" class="1005" name="position_c5_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="position_c5 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="position_c4_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="0"/>
<pin id="1152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="position_c4 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="current_token_c_channel_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="64" slack="11"/>
<pin id="1158" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="current_token_c_channel "/>
</bind>
</comp>

<comp id="1161" class="1005" name="p_loc_channel_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="64" slack="3"/>
<pin id="1163" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_loc_channel "/>
</bind>
</comp>

<comp id="1166" class="1005" name="p_loc105_channel_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="64" slack="3"/>
<pin id="1168" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_loc105_channel "/>
</bind>
</comp>

<comp id="1171" class="1005" name="add126_loc_channel_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="5"/>
<pin id="1173" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add126_loc_channel "/>
</bind>
</comp>

<comp id="1176" class="1005" name="p_loc106_c1_channel_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="33" slack="5"/>
<pin id="1178" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="p_loc106_c1_channel "/>
</bind>
</comp>

<comp id="1181" class="1005" name="mul7_loc_c2_channel_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="5"/>
<pin id="1183" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul7_loc_c2_channel "/>
</bind>
</comp>

<comp id="1186" class="1005" name="position_c3_channel_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="3"/>
<pin id="1188" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="position_c3_channel "/>
</bind>
</comp>

<comp id="1191" class="1005" name="p_loc106_c_channel_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="33" slack="1"/>
<pin id="1193" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_loc106_c_channel "/>
</bind>
</comp>

<comp id="1196" class="1005" name="mul7_loc_c_channel_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="1"/>
<pin id="1198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_loc_c_channel "/>
</bind>
</comp>

<comp id="1201" class="1005" name="position_c_channel_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="position_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="68" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="68" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="68" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="68" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="68" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="68" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="68" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="68" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="68" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="68" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="68" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="68" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="68" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="68" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="68" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="68" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="68" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="68" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="68" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="68" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="68" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="68" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="68" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="68" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="68" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="68" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="68" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="68" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="68" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="68" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="68" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="68" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="68" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="68" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="68" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="68" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="68" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="68" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="68" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="68" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="68" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="68" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="68" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="64" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="30" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="66" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="28" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="66" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="26" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="66" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="24" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="22" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="66" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="20" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="66" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="18" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="64" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="16" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="66" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="14" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="70" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="686" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="765"><net_src comp="72" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="766"><net_src comp="0" pin="0"/><net_sink comp="706" pin=17"/></net>

<net id="767"><net_src comp="2" pin="0"/><net_sink comp="706" pin=19"/></net>

<net id="768"><net_src comp="4" pin="0"/><net_sink comp="706" pin=37"/></net>

<net id="769"><net_src comp="6" pin="0"/><net_sink comp="706" pin=55"/></net>

<net id="779"><net_src comp="74" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="817"><net_src comp="76" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="818"><net_src comp="32" pin="0"/><net_sink comp="780" pin=26"/></net>

<net id="819"><net_src comp="34" pin="0"/><net_sink comp="780" pin=27"/></net>

<net id="820"><net_src comp="36" pin="0"/><net_sink comp="780" pin=28"/></net>

<net id="821"><net_src comp="38" pin="0"/><net_sink comp="780" pin=29"/></net>

<net id="822"><net_src comp="40" pin="0"/><net_sink comp="780" pin=30"/></net>

<net id="823"><net_src comp="42" pin="0"/><net_sink comp="780" pin=31"/></net>

<net id="824"><net_src comp="44" pin="0"/><net_sink comp="780" pin=32"/></net>

<net id="825"><net_src comp="46" pin="0"/><net_sink comp="780" pin=33"/></net>

<net id="826"><net_src comp="48" pin="0"/><net_sink comp="780" pin=34"/></net>

<net id="864"><net_src comp="78" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="865"><net_src comp="32" pin="0"/><net_sink comp="827" pin=26"/></net>

<net id="866"><net_src comp="34" pin="0"/><net_sink comp="827" pin=27"/></net>

<net id="867"><net_src comp="50" pin="0"/><net_sink comp="827" pin=28"/></net>

<net id="868"><net_src comp="52" pin="0"/><net_sink comp="827" pin=29"/></net>

<net id="869"><net_src comp="54" pin="0"/><net_sink comp="827" pin=30"/></net>

<net id="870"><net_src comp="56" pin="0"/><net_sink comp="827" pin=31"/></net>

<net id="871"><net_src comp="58" pin="0"/><net_sink comp="827" pin=32"/></net>

<net id="872"><net_src comp="60" pin="0"/><net_sink comp="827" pin=33"/></net>

<net id="873"><net_src comp="62" pin="0"/><net_sink comp="827" pin=34"/></net>

<net id="909"><net_src comp="80" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="910"><net_src comp="10" pin="0"/><net_sink comp="874" pin=5"/></net>

<net id="911"><net_src comp="12" pin="0"/><net_sink comp="874" pin=6"/></net>

<net id="941"><net_src comp="82" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="942"><net_src comp="10" pin="0"/><net_sink comp="912" pin=26"/></net>

<net id="979"><net_src comp="84" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="980"><net_src comp="12" pin="0"/><net_sink comp="943" pin=33"/></net>

<net id="1018"><net_src comp="86" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="1019"><net_src comp="8" pin="0"/><net_sink comp="981" pin=33"/></net>

<net id="1041"><net_src comp="88" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1042"><net_src comp="0" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1046"><net_src comp="770" pin="7"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="770" pin="7"/><net_sink comp="1047" pin=0"/></net>

<net id="1054"><net_src comp="770" pin="7"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="770" pin="7"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="770" pin="7"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="912" pin="27"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="912" pin="27"/><net_sink comp="1067" pin=0"/></net>

<net id="1074"><net_src comp="912" pin="27"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="644" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1083"><net_src comp="650" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="770" pin=4"/></net>

<net id="1088"><net_src comp="656" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="770" pin=3"/></net>

<net id="1093"><net_src comp="662" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="981" pin=34"/></net>

<net id="1098"><net_src comp="668" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="706" pin=56"/></net>

<net id="1103"><net_src comp="674" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="706" pin=38"/></net>

<net id="1108"><net_src comp="680" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="706" pin=20"/></net>

<net id="1113"><net_src comp="686" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="1118"><net_src comp="692" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="706" pin=18"/></net>

<net id="1123"><net_src comp="188" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="770" pin=6"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="874" pin=3"/></net>

<net id="1129"><net_src comp="192" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="874" pin=32"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="943" pin=32"/></net>

<net id="1135"><net_src comp="196" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="770" pin=5"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="874" pin=4"/></net>

<net id="1141"><net_src comp="200" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="874" pin=31"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="912" pin=25"/></net>

<net id="1147"><net_src comp="204" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="698" pin=3"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="780" pin=25"/></net>

<net id="1153"><net_src comp="208" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="827" pin=25"/></net>

<net id="1159"><net_src comp="706" pin="57"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1164"><net_src comp="1043" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1169"><net_src comp="1047" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="1174"><net_src comp="1051" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="912" pin=3"/></net>

<net id="1179"><net_src comp="1055" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="1184"><net_src comp="1059" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1189"><net_src comp="780" pin="35"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="912" pin=4"/></net>

<net id="1194"><net_src comp="1063" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="943" pin=2"/></net>

<net id="1199"><net_src comp="1067" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1204"><net_src comp="1071" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="943" pin=19"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {14 15 }
	Port: gmem2 | {6 7 }
	Port: gmem3 | {6 7 }
 - Input state : 
	Port: kernel_mhsa : gmem0 | {2 3 }
	Port: kernel_mhsa : gmem1 | {2 3 }
	Port: kernel_mhsa : gmem5 | {2 3 }
	Port: kernel_mhsa : gmem6 | {2 3 }
	Port: kernel_mhsa : gmem7 | {12 13 }
	Port: kernel_mhsa : gmem2 | {8 9 }
	Port: kernel_mhsa : gmem3 | {10 11 }
	Port: kernel_mhsa : current_token | {1 }
	Port: kernel_mhsa : position | {1 }
	Port: kernel_mhsa : wq | {1 }
	Port: kernel_mhsa : wk | {1 }
	Port: kernel_mhsa : wv | {1 }
	Port: kernel_mhsa : wo | {1 }
	Port: kernel_mhsa : key_cache | {1 }
	Port: kernel_mhsa : value_cache | {1 }
	Port: kernel_mhsa : layer | {1 }
	Port: kernel_mhsa : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {4 5 }
	Port: kernel_mhsa : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {4 5 }
	Port: kernel_mhsa : ref_4oPi_table_100 | {4 5 }
	Port: kernel_mhsa : second_order_float_cos_K0 | {4 5 }
	Port: kernel_mhsa : second_order_float_cos_K1 | {4 5 }
	Port: kernel_mhsa : second_order_float_cos_K2 | {4 5 }
	Port: kernel_mhsa : second_order_float_sin_K0 | {4 5 }
	Port: kernel_mhsa : second_order_float_sin_K1 | {4 5 }
	Port: kernel_mhsa : second_order_float_sin_K2 | {4 5 }
	Port: kernel_mhsa : ref_4oPi_table_1001 | {4 5 }
	Port: kernel_mhsa : cos_K02 | {4 5 }
	Port: kernel_mhsa : cos_K13 | {4 5 }
	Port: kernel_mhsa : cos_K24 | {4 5 }
	Port: kernel_mhsa : sin_K05 | {4 5 }
	Port: kernel_mhsa : sin_K16 | {4 5 }
	Port: kernel_mhsa : sin_K27 | {4 5 }
  - Chain level:
	State 1
		call_ln41 : 1
	State 2
	State 3
		p_loc_channel : 1
		p_loc105_channel : 1
		add126_loc_channel : 1
		p_loc106_c1_channel : 1
		mul7_loc_c2_channel : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		p_loc106_c_channel : 1
		mul7_loc_c_channel : 1
		position_c_channel : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|          |      call_ln41_entry_proc_fu_698     |    0    |    0    |    0    |    0    |    0    |    0    |
|          | grp_Block_entry_gmem0_rd_proc_fu_706 |    48   |    6    |  38.512 |  11647  |  10755  |    0    |
|          |      grp_Block_entry_proc_fu_770     |    0    |    0    |    0    |   160   |   354   |    0    |
|          |            grp_RoPE_fu_780           |    0    |    26   |   12.3  |   2272  |   4807  |    0    |
|   call   |           grp_RoPE_1_fu_827          |    0    |    26   |   12.3  |   2272  |   4807  |    0    |
|          |   grp_Loop_CACHE_STORE_proc_fu_874   |    0    |    0    |   8.64  |   610   |   462   |    0    |
|          | grp_Block_entry_att_0_wr_proc_fu_912 |    66   |    36   |  39.205 |  14005  |   6317  |    0    |
|          |  grp_Block_entry_xb_0_wr_proc_fu_943 |    0    |    8    |  37.369 |   7829  |   9269  |    8    |
|          |          grp_matmul_1_fu_981         |    16   |    2    |  17.103 |   3739  |   3630  |    0    |
|          |  grp_Loop_OUTPUT_WRITE_proc_fu_1020  |    0    |    0    |   5.76  |   240   |   306   |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|          |        layer_read_read_fu_644        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     value_cache_read_read_fu_650     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      key_cache_read_read_fu_656      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          wo_read_read_fu_662         |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |          wv_read_read_fu_668         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          wk_read_read_fu_674         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          wq_read_read_fu_680         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       position_read_read_fu_686      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    current_token_read_read_fu_692    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         p_loc_channel_fu_1043        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_loc105_channel_fu_1047       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      add126_loc_channel_fu_1051      |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|      p_loc106_c1_channel_fu_1055     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      mul7_loc_c2_channel_fu_1059     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      p_loc106_c_channel_fu_1063      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      mul7_loc_c_channel_fu_1067      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      position_c_channel_fu_1071      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                      |   130   |   104   | 171.189 |  42774  |  40707  |    8    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------+--------+--------+--------+--------+
|                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                            att                            |    2   |    0   |    0   |    0   |
|                           att_1                           |    2   |    0   |    0   |    0   |
|                           att_10                          |    2   |    0   |    0   |    0   |
|                           att_11                          |    2   |    0   |    0   |    0   |
|                           att_2                           |    2   |    0   |    0   |    0   |
|                           att_3                           |    2   |    0   |    0   |    0   |
|                           att_4                           |    2   |    0   |    0   |    0   |
|                           att_5                           |    2   |    0   |    0   |    0   |
|                           att_6                           |    2   |    0   |    0   |    0   |
|                           att_7                           |    2   |    0   |    0   |    0   |
|                           att_8                           |    2   |    0   |    0   |    0   |
|                           att_9                           |    2   |    0   |    0   |    0   |
|                          cos_K02                          |    -   |   32   |   97   |    -   |
|                          cos_K13                          |    -   |   32   |   97   |    -   |
|                          cos_K24                          |    -   |   16   |   50   |    -   |
|                           out_k                           |    2   |    0   |    0   |    -   |
|                          out_k_1                          |    2   |    0   |    0   |    -   |
|                          out_k_10                         |    2   |    0   |    0   |    -   |
|                          out_k_11                         |    2   |    0   |    0   |    -   |
|                          out_k_12                         |    2   |    0   |    0   |    -   |
|                          out_k_13                         |    2   |    0   |    0   |    -   |
|                          out_k_14                         |    2   |    0   |    0   |    -   |
|                          out_k_15                         |    2   |    0   |    0   |    -   |
|                          out_k_2                          |    2   |    0   |    0   |    -   |
|                          out_k_3                          |    2   |    0   |    0   |    -   |
|                          out_k_4                          |    2   |    0   |    0   |    -   |
|                          out_k_5                          |    2   |    0   |    0   |    -   |
|                          out_k_6                          |    2   |    0   |    0   |    -   |
|                          out_k_7                          |    2   |    0   |    0   |    -   |
|                          out_k_8                          |    2   |    0   |    0   |    -   |
|                          out_k_9                          |    2   |    0   |    0   |    -   |
|                         out_k_rope                        |    2   |    0   |    0   |    0   |
|                        out_k_rope_1                       |    2   |    0   |    0   |    0   |
|                        out_k_rope_2                       |    2   |    0   |    0   |    0   |
|                        out_k_rope_3                       |    2   |    0   |    0   |    0   |
|                        out_k_rope_4                       |    2   |    0   |    0   |    0   |
|                        out_k_rope_5                       |    2   |    0   |    0   |    0   |
|                        out_k_rope_6                       |    2   |    0   |    0   |    0   |
|                        out_k_rope_7                       |    2   |    0   |    0   |    0   |
|                           out_q                           |    2   |    0   |    0   |    -   |
|                          out_q_1                          |    2   |    0   |    0   |    -   |
|                          out_q_10                         |    2   |    0   |    0   |    -   |
|                          out_q_11                         |    2   |    0   |    0   |    -   |
|                          out_q_12                         |    2   |    0   |    0   |    -   |
|                          out_q_13                         |    2   |    0   |    0   |    -   |
|                          out_q_14                         |    2   |    0   |    0   |    -   |
|                          out_q_15                         |    2   |    0   |    0   |    -   |
|                          out_q_2                          |    2   |    0   |    0   |    -   |
|                          out_q_3                          |    2   |    0   |    0   |    -   |
|                          out_q_4                          |    2   |    0   |    0   |    -   |
|                          out_q_5                          |    2   |    0   |    0   |    -   |
|                          out_q_6                          |    2   |    0   |    0   |    -   |
|                          out_q_7                          |    2   |    0   |    0   |    -   |
|                          out_q_8                          |    2   |    0   |    0   |    -   |
|                          out_q_9                          |    2   |    0   |    0   |    -   |
|                         out_q_rope                        |    2   |    0   |    0   |    0   |
|                        out_q_rope_1                       |    2   |    0   |    0   |    0   |
|                        out_q_rope_2                       |    2   |    0   |    0   |    0   |
|                        out_q_rope_3                       |    2   |    0   |    0   |    0   |
|                        out_q_rope_4                       |    2   |    0   |    0   |    0   |
|                        out_q_rope_5                       |    2   |    0   |    0   |    0   |
|                        out_q_rope_6                       |    2   |    0   |    0   |    0   |
|                        out_q_rope_7                       |    2   |    0   |    0   |    0   |
|                           out_v                           |    2   |    0   |    0   |    -   |
|                          out_v_1                          |    2   |    0   |    0   |    -   |
|                          out_v_10                         |    2   |    0   |    0   |    -   |
|                          out_v_11                         |    2   |    0   |    0   |    -   |
|                          out_v_12                         |    2   |    0   |    0   |    -   |
|                          out_v_13                         |    2   |    0   |    0   |    -   |
|                          out_v_14                         |    2   |    0   |    0   |    -   |
|                          out_v_15                         |    2   |    0   |    0   |    -   |
|                          out_v_2                          |    2   |    0   |    0   |    -   |
|                          out_v_3                          |    2   |    0   |    0   |    -   |
|                          out_v_4                          |    2   |    0   |    0   |    -   |
|                          out_v_5                          |    2   |    0   |    0   |    -   |
|                          out_v_6                          |    2   |    0   |    0   |    -   |
|                          out_v_7                          |    2   |    0   |    0   |    -   |
|                          out_v_8                          |    2   |    0   |    0   |    -   |
|                          out_v_9                          |    2   |    0   |    0   |    -   |
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array|    1   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array |    0   |    8   |    5   |    -   |
|                     ref_4oPi_table_100                    |    -   |   128  |   65   |    -   |
|                    ref_4oPi_table_1001                    |    -   |   128  |   65   |    -   |
|                 second_order_float_cos_K0                 |    -   |   32   |   97   |    -   |
|                 second_order_float_cos_K1                 |    -   |   32   |   97   |    -   |
|                 second_order_float_cos_K2                 |    -   |   16   |   50   |    -   |
|                 second_order_float_sin_K0                 |    -   |   32   |   97   |    -   |
|                 second_order_float_sin_K1                 |    -   |   32   |   97   |    -   |
|                 second_order_float_sin_K2                 |    -   |   16   |   50   |    -   |
|                          sin_K05                          |    -   |   32   |   97   |    -   |
|                          sin_K16                          |    -   |   32   |   97   |    -   |
|                          sin_K27                          |    -   |   16   |   50   |    -   |
|                             xb                            |    2   |    0   |    0   |    -   |
|                            xb2                            |    2   |    0   |    0   |    -   |
|                           xb2_1                           |    2   |    0   |    0   |    -   |
|                           xb2_10                          |    2   |    0   |    0   |    -   |
|                           xb2_11                          |    2   |    0   |    0   |    -   |
|                           xb2_12                          |    2   |    0   |    0   |    -   |
|                           xb2_13                          |    2   |    0   |    0   |    -   |
|                           xb2_14                          |    2   |    0   |    0   |    -   |
|                           xb2_15                          |    2   |    0   |    0   |    -   |
|                           xb2_2                           |    2   |    0   |    0   |    -   |
|                           xb2_3                           |    2   |    0   |    0   |    -   |
|                           xb2_4                           |    2   |    0   |    0   |    -   |
|                           xb2_5                           |    2   |    0   |    0   |    -   |
|                           xb2_6                           |    2   |    0   |    0   |    -   |
|                           xb2_7                           |    2   |    0   |    0   |    -   |
|                           xb2_8                           |    2   |    0   |    0   |    -   |
|                           xb2_9                           |    2   |    0   |    0   |    -   |
|                            xb_1                           |    2   |    0   |    0   |    -   |
|                           xb_10                           |    2   |    0   |    0   |    -   |
|                           xb_11                           |    2   |    0   |    0   |    -   |
|                           xb_12                           |    2   |    0   |    0   |    -   |
|                           xb_13                           |    2   |    0   |    0   |    -   |
|                           xb_14                           |    2   |    0   |    0   |    -   |
|                           xb_15                           |    2   |    0   |    0   |    -   |
|                            xb_2                           |    2   |    0   |    0   |    -   |
|                            xb_3                           |    2   |    0   |    0   |    -   |
|                            xb_4                           |    2   |    0   |    0   |    -   |
|                            xb_5                           |    2   |    0   |    0   |    -   |
|                            xb_6                           |    2   |    0   |    0   |    -   |
|                            xb_7                           |    2   |    0   |    0   |    -   |
|                            xb_8                           |    2   |    0   |    0   |    -   |
|                            xb_9                           |    2   |    0   |    0   |    -   |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                           Total                           |   217  |   584  |  1111  |    0   |
+-----------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   add126_loc_channel_reg_1171  |   32   |
|current_token_c_channel_reg_1156|   64   |
|   current_token_read_reg_1115  |   64   |
|      key_cache_c6_reg_1132     |   64   |
|      key_cache_c_reg_1138      |   64   |
|     key_cache_read_reg_1085    |   64   |
|       layer_read_reg_1075      |   32   |
|  mul7_loc_c2_channel_reg_1181  |   32   |
|   mul7_loc_c_channel_reg_1196  |   32   |
|    p_loc105_channel_reg_1166   |   64   |
|  p_loc106_c1_channel_reg_1176  |   33   |
|   p_loc106_c_channel_reg_1191  |   33   |
|     p_loc_channel_reg_1161     |   64   |
|  position_c3_channel_reg_1186  |   32   |
|      position_c4_reg_1150      |   32   |
|      position_c5_reg_1144      |   32   |
|   position_c_channel_reg_1201  |   32   |
|     position_read_reg_1110     |   32   |
|     value_cache_c7_reg_1120    |   64   |
|     value_cache_c_reg_1126     |   64   |
|    value_cache_read_reg_1080   |   64   |
|        wk_read_reg_1100        |   64   |
|        wo_read_reg_1090        |   64   |
|        wq_read_reg_1105        |   64   |
|        wv_read_reg_1095        |   64   |
+--------------------------------+--------+
|              Total             |  1250  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   130  |   104  |   171  |  42774 |  40707 |    8   |
|   Memory  |   217  |    -   |    -   |   584  |  1111  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  1250  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   347  |   104  |   171  |  44608 |  41818 |    8   |
+-----------+--------+--------+--------+--------+--------+--------+
