#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun  8 22:14:34 2023
# Process ID: 34132
# Current directory: C:/Users/pen/Desktop/FPGA/smips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32420 C:\Users\pen\Desktop\FPGA\smips\smips.xpr
# Log file: C:/Users/pen/Desktop/FPGA/smips/vivado.log
# Journal file: C:/Users/pen/Desktop/FPGA/smips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pen/Desktop/FPGA/smips/smips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/PenProgram/Xilinx/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Jun  8 22:16:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/pen/Desktop/FPGA/smips/smips.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select21/select21.srcs/sources_1/new/select21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select31/select31.srcs/sources_1/new/select31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sources_1/new/smips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sim_1/new/smips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.select21
Compiling module xil_defaultlib.select31
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.GRF
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.smips
Compiling module xil_defaultlib.smips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot smips_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim/xsim.dir/smips_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim/xsim.dir/smips_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun  8 22:16:51 2023. For additional details about this file, please refer to the WebTalk help file at C:/PenProgram/Xilinx/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.348 ; gain = 17.906
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 22:16:51 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 778.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smips_tb_behav -key {Behavioral:sim_1:Functional:smips_tb} -tclbatch {smips_tb.tcl} -view {C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg
source smips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 844.023 ; gain = 65.219
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.887 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select21/select21.srcs/sources_1/new/select21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select31/select31.srcs/sources_1/new/select31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sources_1/new/smips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sim_1/new/smips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.select21
Compiling module xil_defaultlib.select31
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.GRF
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.smips
Compiling module xil_defaultlib.smips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot smips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smips_tb_behav -key {Behavioral:sim_1:Functional:smips_tb} -tclbatch {smips_tb.tcl} -view {C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg
source smips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smips_tb_behav -key {Behavioral:sim_1:Functional:smips_tb} -tclbatch {smips_tb.tcl} -view {C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg
source smips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select21/select21.srcs/sources_1/new/select21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select31/select31.srcs/sources_1/new/select31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sources_1/new/smips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sim_1/new/smips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'dataIn' [C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.select21
Compiling module xil_defaultlib.select31
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.GRF
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.smips
Compiling module xil_defaultlib.smips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot smips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smips_tb_behav -key {Behavioral:sim_1:Functional:smips_tb} -tclbatch {smips_tb.tcl} -view {C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg
source smips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select21/select21.srcs/sources_1/new/select21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select31/select31.srcs/sources_1/new/select31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sources_1/new/smips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sim_1/new/smips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.select21
Compiling module xil_defaultlib.select31
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.GRF
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.smips
Compiling module xil_defaultlib.smips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot smips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smips_tb_behav -key {Behavioral:sim_1:Functional:smips_tb} -tclbatch {smips_tb.tcl} -view {C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg
source smips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1306.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/CTRL/CTRL.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/DataPath/DataPath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/GRF/GRF.srcs/sources_1/new/GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select21/select21.srcs/sources_1/new/select21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/select31/select31.srcs/sources_1/new/select31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sources_1/new/smips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/smips/smips.srcs/sim_1/new/smips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smips_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.select21
Compiling module xil_defaultlib.select31
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.GRF
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.smips
Compiling module xil_defaultlib.smips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot smips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smips_tb_behav -key {Behavioral:sim_1:Functional:smips_tb} -tclbatch {smips_tb.tcl} -view {C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg
source smips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.887 ; gain = 0.000
current_wave_config {smips_tb_behav.wcfg}
smips_tb_behav.wcfg
add_wave {{/smips_tb/u1/u6/u1/PC}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.887 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'smips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/smips/smips.sim/sim_1/behav/xsim'
"xelab -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efe06955bddf4976aeb67e89c1112591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot smips_tb_behav xil_defaultlib.smips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.887 ; gain = 0.000
save_wave_config {C:/Users/pen/Desktop/FPGA/smips/smips_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 23:08:41 2023...
