/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [18:0] celloutsig_0_7z;
  wire [8:0] celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_1z | ~(in_data[23]);
  assign celloutsig_1_3z = in_data[137] | ~(celloutsig_1_1z[0]);
  assign celloutsig_0_1z = in_data[34] | ~(celloutsig_0_0z);
  assign celloutsig_1_8z = celloutsig_1_0z[7] | ~(celloutsig_1_6z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[1] ^ celloutsig_1_3z);
  assign celloutsig_0_2z = { in_data[74:73], celloutsig_0_1z } / { 1'h1, in_data[27:26] };
  assign celloutsig_1_14z = { celloutsig_1_9z[4:1], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_11z } == { celloutsig_1_4z[2:1], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[5:1] >= in_data[138:134];
  assign celloutsig_1_13z = { celloutsig_1_10z[5], celloutsig_1_10z[9:6] } < { celloutsig_1_10z[23:22], celloutsig_1_7z };
  assign celloutsig_1_5z = in_data[183:174] % { 1'h1, in_data[152:144] };
  assign celloutsig_1_0z = in_data[187] ? in_data[132:124] : in_data[145:137];
  assign celloutsig_1_7z = ~ celloutsig_1_4z[4:2];
  assign celloutsig_1_18z = { celloutsig_1_10z[15], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } | celloutsig_1_15z[6:0];
  assign celloutsig_0_0z = in_data[54] & in_data[37];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } >> { in_data[27:23], celloutsig_0_1z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:4] >> in_data[144:141];
  assign celloutsig_1_19z = { celloutsig_1_9z[3:2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_1z } >> { celloutsig_1_18z[6:1], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_3z[4:1] >> { celloutsig_0_2z[0], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z[6:5], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_1z[3], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_14z } >> celloutsig_1_5z[7:0];
  assign celloutsig_0_4z = celloutsig_0_3z[4:0] <<< { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[4:1], celloutsig_1_2z } ~^ { celloutsig_1_0z[7:4], celloutsig_1_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 19'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_7z = { celloutsig_0_3z[3:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_11z = ~((celloutsig_1_6z & in_data[126]) | (celloutsig_1_5z[0] & celloutsig_1_5z[9]));
  assign celloutsig_1_16z = ~((celloutsig_1_14z & celloutsig_1_14z) | (celloutsig_1_11z & celloutsig_1_1z[1]));
  assign { celloutsig_1_10z[9:5], celloutsig_1_10z[12:10], celloutsig_1_10z[23:13] } = ~ { celloutsig_1_9z, celloutsig_1_7z, in_data[130:120] };
  assign celloutsig_1_10z[4:0] = celloutsig_1_10z[9:5];
  assign { out_data[134:128], out_data[111:96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
