{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629111846417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629111846426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 16:34:06 2021 " "Processing started: Mon Aug 16 16:34:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629111846426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111846426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeFPA64 -c pipeFPA64 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeFPA64 -c pipeFPA64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111846427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629111847690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629111847690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op.v 1 1 " "Found 1 design units, including 1 entities, in source file op.v" { { "Info" "ISGN_ENTITY_NAME" "1 OP " "Found entity 1: OP" {  } { { "OP.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/OP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629111862055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862055 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testFPA.v(55) " "Verilog HDL information at testFPA.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "testFPA.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/testFPA.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629111862142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testfpa.v 1 1 " "Found 1 design units, including 1 entities, in source file testfpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 testFPA " "Found entity 1: testFPA" {  } { { "testFPA.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/testFPA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629111862143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629111862148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 START " "Found entity 1: START" {  } { { "START.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/START.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629111862153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629111862169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipefpa64.v 1 1 " "Found 1 design units, including 1 entities, in source file pipefpa64.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeFPA64 " "Found entity 1: pipeFPA64" {  } { { "pipeFPA64.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/pipeFPA64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629111862174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negpos.v 1 1 " "Found 1 design units, including 1 entities, in source file negpos.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEGPOS " "Found entity 1: NEGPOS" {  } { { "NEGPOS.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/NEGPOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629111862179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862179 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "checker2.v(46) " "Verilog HDL information at checker2.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "checker2.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/checker2.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629111862182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "checker2.v(58) " "Verilog HDL information at checker2.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "checker2.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/checker2.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629111862183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker2.v 1 1 " "Found 1 design units, including 1 entities, in source file checker2.v" { { "Info" "ISGN_ENTITY_NAME" "1 checker2 " "Found entity 1: checker2" {  } { { "checker2.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/checker2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629111862183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "checker2 " "Elaborating entity \"checker2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629111862294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 checker2.v(53) " "Verilog HDL assignment warning at checker2.v(53): truncated value with size 32 to match size of target (3)" {  } { { "checker2.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/checker2.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629111862298 "|checker2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeFPA64 pipeFPA64:fpa " "Elaborating entity \"pipeFPA64\" for hierarchy \"pipeFPA64:fpa\"" {  } { { "checker2.v" "fpa" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/checker2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629111862390 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready pipeFPA64.v(8) " "Output port \"ready\" at pipeFPA64.v(8) has no driver" {  } { { "pipeFPA64.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/pipeFPA64.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629111862424 "|checker2|pipeFPA64:fpa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START pipeFPA64:fpa\|START:s1 " "Elaborating entity \"START\" for hierarchy \"pipeFPA64:fpa\|START:s1\"" {  } { { "pipeFPA64.v" "s1" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/pipeFPA64.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629111862485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEGPOS pipeFPA64:fpa\|NEGPOS:s2 " "Elaborating entity \"NEGPOS\" for hierarchy \"pipeFPA64:fpa\|NEGPOS:s2\"" {  } { { "pipeFPA64.v" "s2" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/pipeFPA64.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629111862542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OP pipeFPA64:fpa\|OP:s3 " "Elaborating entity \"OP\" for hierarchy \"pipeFPA64:fpa\|OP:s3\"" {  } { { "pipeFPA64.v" "s3" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/pipeFPA64.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629111862580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT pipeFPA64:fpa\|SHIFT:s4 " "Elaborating entity \"SHIFT\" for hierarchy \"pipeFPA64:fpa\|SHIFT:s4\"" {  } { { "pipeFPA64.v" "s4" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/pipeFPA64.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629111862624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos SHIFT.v(10) " "Verilog HDL or VHDL warning at SHIFT.v(10): object \"pos\" assigned a value but never read" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629111862746 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros SHIFT.v(15) " "Verilog HDL or VHDL warning at SHIFT.v(15): object \"zeros\" assigned a value but never read" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629111862746 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "found SHIFT.v(48) " "Verilog HDL Always Construct warning at SHIFT.v(48): variable \"found\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629111862746 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SHIFT.v(51) " "Verilog HDL assignment warning at SHIFT.v(51): truncated value with size 32 to match size of target (6)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629111862746 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SHIFT.v(53) " "Verilog HDL assignment warning at SHIFT.v(53): truncated value with size 32 to match size of target (11)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "found SHIFT.v(55) " "Verilog HDL Always Construct warning at SHIFT.v(55): variable \"found\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SHIFT.v(58) " "Verilog HDL assignment warning at SHIFT.v(58): truncated value with size 32 to match size of target (11)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resMantissa SHIFT.v(31) " "Verilog HDL Always Construct warning at SHIFT.v(31): inferring latch(es) for variable \"resMantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resExp SHIFT.v(31) " "Verilog HDL Always Construct warning at SHIFT.v(31): inferring latch(es) for variable \"resExp\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempbigshift SHIFT.v(31) " "Verilog HDL Always Construct warning at SHIFT.v(31): inferring latch(es) for variable \"tempbigshift\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempresultreg SHIFT.v(31) " "Verilog HDL Always Construct warning at SHIFT.v(31): inferring latch(es) for variable \"tempresultreg\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i SHIFT.v(31) " "Verilog HDL Always Construct warning at SHIFT.v(31): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "found SHIFT.v(31) " "Verilog HDL Always Construct warning at SHIFT.v(31): inferring latch(es) for variable \"found\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found SHIFT.v(38) " "Inferred latch for \"found\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862747 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[0\] SHIFT.v(38) " "Inferred latch for \"resExp\[0\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[1\] SHIFT.v(38) " "Inferred latch for \"resExp\[1\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[2\] SHIFT.v(38) " "Inferred latch for \"resExp\[2\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[3\] SHIFT.v(38) " "Inferred latch for \"resExp\[3\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[4\] SHIFT.v(38) " "Inferred latch for \"resExp\[4\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[5\] SHIFT.v(38) " "Inferred latch for \"resExp\[5\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[6\] SHIFT.v(38) " "Inferred latch for \"resExp\[6\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[7\] SHIFT.v(38) " "Inferred latch for \"resExp\[7\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[8\] SHIFT.v(38) " "Inferred latch for \"resExp\[8\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[9\] SHIFT.v(38) " "Inferred latch for \"resExp\[9\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resExp\[10\] SHIFT.v(38) " "Inferred latch for \"resExp\[10\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[0\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[0\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[1\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[1\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[2\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[2\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862748 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[3\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[3\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[4\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[4\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[5\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[5\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[6\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[6\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[7\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[7\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[8\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[8\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[9\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[9\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[10\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[10\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[11\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[11\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[12\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[12\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[13\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[13\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[14\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[14\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[15\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[15\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[16\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[16\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[17\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[17\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862749 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[18\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[18\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[19\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[19\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[20\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[20\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[21\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[21\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[22\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[22\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[23\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[23\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[24\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[24\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[25\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[25\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[26\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[26\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[27\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[27\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[28\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[28\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[29\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[29\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[30\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[30\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862750 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[31\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[31\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[32\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[32\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[33\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[33\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[34\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[34\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[35\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[35\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[36\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[36\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[37\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[37\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[38\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[38\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[39\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[39\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[40\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[40\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[41\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[41\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[42\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[42\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[43\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[43\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[44\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[44\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[45\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[45\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862751 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[46\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[46\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862752 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[47\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[47\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862752 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[48\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[48\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862752 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[49\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[49\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862752 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[50\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[50\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862752 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resMantissa\[51\] SHIFT.v(38) " "Inferred latch for \"resMantissa\[51\]\" at SHIFT.v(38)" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111862752 "|checker2|pipeFPA64:fpa|SHIFT:s4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[8\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[8\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[7\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[7\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[6\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[6\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[5\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[5\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[4\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[4\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[3\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[3\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[2\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[2\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[1\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[1\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[0\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[0\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[51\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[51\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[50\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[50\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[49\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[49\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[48\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[48\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[47\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[47\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[46\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[46\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[45\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[45\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[44\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[44\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[43\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[43\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[42\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[42\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[41\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[41\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[40\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[40\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[39\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[39\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[38\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[38\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[37\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[37\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[36\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[36\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[35\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[35\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[34\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[34\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[33\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[33\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[32\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[32\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[31\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[31\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[30\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[30\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[29\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[29\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[28\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[28\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[27\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[27\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[26\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[26\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[25\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[25\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[24\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[24\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[23\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[23\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[22\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[22\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[21\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[21\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[20\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[20\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[19\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[19\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[18\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[18\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[17\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[17\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[16\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[16\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[15\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[15\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[14\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[14\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[13\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[13\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[12\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[12\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[11\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[11\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[10\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[10\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[9\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[9\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[8\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[8\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[7\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[7\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[6\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[6\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[5\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[5\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[4\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[4\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[3\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[3\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[2\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[2\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[1\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[1\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[0\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resMantissa\[0\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[10\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[10\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pipeFPA64:fpa\|SHIFT:s4\|resExp\[9\] " "LATCH primitive \"pipeFPA64:fpa\|SHIFT:s4\|resExp\[9\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/SHIFT.v" 38 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629111863315 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629111864174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629111864724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IITB Files/Placement/selfprojects/pipeFPA64/output_files/pipeFPA64.map.smsg " "Generated suppressed messages file D:/IITB Files/Placement/selfprojects/pipeFPA64/output_files/pipeFPA64.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111865592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629111865942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629111865942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629111866544 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629111866544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629111866544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629111866544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629111866578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 16:34:26 2021 " "Processing ended: Mon Aug 16 16:34:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629111866578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629111866578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629111866578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629111866578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1629111869944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629111869953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 16:34:27 2021 " "Processing started: Mon Aug 16 16:34:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629111869953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1629111869953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeFPA64 -c pipeFPA64 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeFPA64 -c pipeFPA64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1629111869953 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1629111870301 ""}
{ "Info" "0" "" "Project  = pipeFPA64" {  } {  } 0 0 "Project  = pipeFPA64" 0 0 "Fitter" 0 0 1629111870301 ""}
{ "Info" "0" "" "Revision = pipeFPA64" {  } {  } 0 0 "Revision = pipeFPA64" 0 0 "Fitter" 0 0 1629111870301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1629111870473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1629111870473 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipeFPA64 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"pipeFPA64\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629111870483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629111870564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629111870564 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629111871184 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1629111871224 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629111872274 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629111872274 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629111872274 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1629111872274 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/IITB Files/Placement/selfprojects/pipeFPA64/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629111872279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/IITB Files/Placement/selfprojects/pipeFPA64/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629111872279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/IITB Files/Placement/selfprojects/pipeFPA64/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629111872279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/IITB Files/Placement/selfprojects/pipeFPA64/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629111872279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/IITB Files/Placement/selfprojects/pipeFPA64/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629111872279 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1629111872279 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1629111872279 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeFPA64.sdc " "Synopsys Design Constraints File file not found: 'pipeFPA64.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1629111873484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1629111873484 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1629111873489 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1629111873489 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1629111873489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1629111873544 ""}  } { { "checker2.v" "" { Text "D:/IITB Files/Placement/selfprojects/pipeFPA64/checker2.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/IITB Files/Placement/selfprojects/pipeFPA64/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1629111873544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629111873879 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629111873879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629111873879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629111873879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629111873879 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629111873884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629111873884 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629111873884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629111873914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1629111873914 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629111873914 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629111873949 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1629111873954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629111874839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629111875059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629111875084 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629111877893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629111877893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629111878164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "D:/IITB Files/Placement/selfprojects/pipeFPA64/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1629111879114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629111879114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1629111880206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1629111880206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629111880209 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1629111880370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629111880379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629111880713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629111880713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629111880860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629111881319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IITB Files/Placement/selfprojects/pipeFPA64/output_files/pipeFPA64.fit.smsg " "Generated suppressed messages file D:/IITB Files/Placement/selfprojects/pipeFPA64/output_files/pipeFPA64.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1629111881705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5838 " "Peak virtual memory: 5838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629111882131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 16:34:42 2021 " "Processing ended: Mon Aug 16 16:34:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629111882131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629111882131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629111882131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1629111882131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1629111884252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629111884261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 16:34:44 2021 " "Processing started: Mon Aug 16 16:34:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629111884261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1629111884261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeFPA64 -c pipeFPA64 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeFPA64 -c pipeFPA64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1629111884261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1629111884769 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1629111885599 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1629111885649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629111885994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 16:34:45 2021 " "Processing ended: Mon Aug 16 16:34:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629111885994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629111885994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629111885994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1629111885994 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1629111886680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1629111887764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629111887774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 16:34:47 2021 " "Processing started: Mon Aug 16 16:34:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629111887774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1629111887774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeFPA64 -c pipeFPA64 " "Command: quartus_sta pipeFPA64 -c pipeFPA64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1629111887774 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1629111888024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1629111888542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1629111888542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111888629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111888629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeFPA64.sdc " "Synopsys Design Constraints File file not found: 'pipeFPA64.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1629111888904 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111888904 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1629111888914 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629111888914 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1629111888914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629111888914 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1629111888914 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1629111888954 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629111889003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629111889003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.100 " "Worst-case setup slack is -4.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.100            -383.194 clk  " "   -4.100            -383.194 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111889018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk  " "    0.344               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111889023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629111889039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629111889044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -172.000 clk  " "   -3.000            -172.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111889054 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629111889134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1629111889219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1629111889854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629111889919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629111889934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629111889934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.450 " "Worst-case setup slack is -3.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.450            -321.852 clk  " "   -3.450            -321.852 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111889934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk  " "    0.299               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111889944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629111889951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629111889954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -172.000 clk  " "   -3.000            -172.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111889984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111889984 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629111890024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1629111890105 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1629111890105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1629111890105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.927 " "Worst-case setup slack is -1.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927            -157.297 clk  " "   -1.927            -157.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111890110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111890113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629111890124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629111890124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -181.767 clk  " "   -3.000            -181.767 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1629111890134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629111890134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629111890998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629111890998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629111891081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 16:34:51 2021 " "Processing ended: Mon Aug 16 16:34:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629111891081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629111891081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629111891081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1629111891081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1629111892949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629111892954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 16:34:52 2021 " "Processing started: Mon Aug 16 16:34:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629111892954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629111892954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeFPA64 -c pipeFPA64 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeFPA64 -c pipeFPA64" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629111892954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1629111893901 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeFPA64_6_1200mv_85c_slow.vo D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/ simulation " "Generated file pipeFPA64_6_1200mv_85c_slow.vo in folder \"D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629111894099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeFPA64_6_1200mv_0c_slow.vo D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/ simulation " "Generated file pipeFPA64_6_1200mv_0c_slow.vo in folder \"D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629111894167 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeFPA64_min_1200mv_0c_fast.vo D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/ simulation " "Generated file pipeFPA64_min_1200mv_0c_fast.vo in folder \"D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629111894266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeFPA64.vo D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/ simulation " "Generated file pipeFPA64.vo in folder \"D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629111894355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeFPA64_6_1200mv_85c_v_slow.sdo D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/ simulation " "Generated file pipeFPA64_6_1200mv_85c_v_slow.sdo in folder \"D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629111894415 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeFPA64_6_1200mv_0c_v_slow.sdo D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/ simulation " "Generated file pipeFPA64_6_1200mv_0c_v_slow.sdo in folder \"D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629111894474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeFPA64_min_1200mv_0c_v_fast.sdo D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/ simulation " "Generated file pipeFPA64_min_1200mv_0c_v_fast.sdo in folder \"D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629111894535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeFPA64_v.sdo D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/ simulation " "Generated file pipeFPA64_v.sdo in folder \"D:/IITB Files/Placement/selfprojects/pipeFPA64/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629111894595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629111894656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 16:34:54 2021 " "Processing ended: Mon Aug 16 16:34:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629111894656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629111894656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629111894656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629111894656 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629111895305 ""}
