<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 17.11-s080_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID localhost.localdomain)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Mon Feb 15 23:36:33 2021</TD></TR>
<TR><TD>#  Design:          /TD><TD>riscvProcessor</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir reports</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Unplaced IO</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Unplaced IO</B></P></CAPTION>
    <TR>
    <TD>    Unplaced IO Name<BR></TD>
    <TR>
    <TD>  phy_data_mem_wr_en<BR></TD>
    <TR>
    <TD> phy_data_mem_out[0]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[1]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[2]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[3]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[4]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[5]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[6]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[7]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[8]<BR></TD>
    <TR>
    <TD> phy_data_mem_out[9]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[10]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[11]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[12]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[13]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[14]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[15]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[16]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[17]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[18]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[19]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[20]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[21]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[22]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[23]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[24]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[25]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[26]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[27]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[28]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[29]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[30]<BR></TD>
    <TR>
    <TD>phy_data_mem_out[31]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[0]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[1]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[2]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[3]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[4]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[5]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[6]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[7]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[8]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[9]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[10]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[11]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[12]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[13]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[14]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[15]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[16]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[17]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[18]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[19]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[20]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[21]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[22]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[23]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[24]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[25]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[26]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[27]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[28]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[29]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[30]<BR></TD>
    <TR>
    <TD>phy_instr_mem_out[31]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[0]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[1]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[2]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[3]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[4]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[5]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[6]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[7]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[8]<BR></TD>
    <TR>
    <TD>  phy_data_mem_in[9]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[10]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[11]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[12]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[13]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[14]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[15]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[16]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[17]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[18]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[19]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[20]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[21]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[22]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[23]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[24]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[25]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[26]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[27]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[28]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[29]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[30]<BR></TD>
    <TR>
    <TD> phy_data_mem_in[31]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[0]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[1]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[2]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[3]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[4]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[5]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[6]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[7]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[8]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[9]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[10]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[11]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[12]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[13]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[14]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[15]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[16]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[17]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[18]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[19]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[20]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[21]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[22]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[23]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[24]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[25]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[26]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[27]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[28]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[29]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[30]<BR></TD>
    <TR>
    <TD>phy_instr_mem_addr[31]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[0]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[1]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[2]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[3]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[4]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[5]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[6]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[7]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[8]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[9]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[10]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[11]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[12]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[13]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[14]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[15]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[16]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[17]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[18]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[19]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[20]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[21]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[22]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[23]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[24]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[25]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[26]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[27]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[28]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[29]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[30]<BR></TD>
    <TR>
    <TD>phy_data_mem_addr[31]<BR></TD>
    <TR>
    <TD>               rst_n<BR></TD>
    <TR>
    <TD>                 clk<BR></TD>
</TABLE>

</BODY>
</HTML>
