
2moto1enco_c6t6a.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006840  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800694c  0800694c  0001694c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006978  08006978  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006978  08006978  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006978  08006978  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006978  08006978  00016978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006980  08006980  00016980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006984  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  20000010  08006994  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  08006994  00020368  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017dca  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000304e  00000000  00000000  00037e46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001058  00000000  00000000  0003ae98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cc6  00000000  00000000  0003bef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b39e  00000000  00000000  0003cbb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012449  00000000  00000000  00057f54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f782  00000000  00000000  0006a39d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004700  00000000  00000000  000f9b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000fe220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08006934 	.word	0x08006934

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08006934 	.word	0x08006934

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_frsub>:
 8000988:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800098c:	e002      	b.n	8000994 <__addsf3>
 800098e:	bf00      	nop

08000990 <__aeabi_fsub>:
 8000990:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000994 <__addsf3>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	bf1f      	itttt	ne
 8000998:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800099c:	ea92 0f03 	teqne	r2, r3
 80009a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a8:	d06a      	beq.n	8000a80 <__addsf3+0xec>
 80009aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b2:	bfc1      	itttt	gt
 80009b4:	18d2      	addgt	r2, r2, r3
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	4048      	eorgt	r0, r1
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	bfb8      	it	lt
 80009be:	425b      	neglt	r3, r3
 80009c0:	2b19      	cmp	r3, #25
 80009c2:	bf88      	it	hi
 80009c4:	4770      	bxhi	lr
 80009c6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d2:	bf18      	it	ne
 80009d4:	4240      	negne	r0, r0
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009da:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009de:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e2:	bf18      	it	ne
 80009e4:	4249      	negne	r1, r1
 80009e6:	ea92 0f03 	teq	r2, r3
 80009ea:	d03f      	beq.n	8000a6c <__addsf3+0xd8>
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	fa41 fc03 	asr.w	ip, r1, r3
 80009f4:	eb10 000c 	adds.w	r0, r0, ip
 80009f8:	f1c3 0320 	rsb	r3, r3, #32
 80009fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000a00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a04:	d502      	bpl.n	8000a0c <__addsf3+0x78>
 8000a06:	4249      	negs	r1, r1
 8000a08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a10:	d313      	bcc.n	8000a3a <__addsf3+0xa6>
 8000a12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a16:	d306      	bcc.n	8000a26 <__addsf3+0x92>
 8000a18:	0840      	lsrs	r0, r0, #1
 8000a1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1e:	f102 0201 	add.w	r2, r2, #1
 8000a22:	2afe      	cmp	r2, #254	; 0xfe
 8000a24:	d251      	bcs.n	8000aca <__addsf3+0x136>
 8000a26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2e:	bf08      	it	eq
 8000a30:	f020 0001 	biceq.w	r0, r0, #1
 8000a34:	ea40 0003 	orr.w	r0, r0, r3
 8000a38:	4770      	bx	lr
 8000a3a:	0049      	lsls	r1, r1, #1
 8000a3c:	eb40 0000 	adc.w	r0, r0, r0
 8000a40:	3a01      	subs	r2, #1
 8000a42:	bf28      	it	cs
 8000a44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a48:	d2ed      	bcs.n	8000a26 <__addsf3+0x92>
 8000a4a:	fab0 fc80 	clz	ip, r0
 8000a4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a52:	ebb2 020c 	subs.w	r2, r2, ip
 8000a56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5a:	bfaa      	itet	ge
 8000a5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a60:	4252      	neglt	r2, r2
 8000a62:	4318      	orrge	r0, r3
 8000a64:	bfbc      	itt	lt
 8000a66:	40d0      	lsrlt	r0, r2
 8000a68:	4318      	orrlt	r0, r3
 8000a6a:	4770      	bx	lr
 8000a6c:	f092 0f00 	teq	r2, #0
 8000a70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a74:	bf06      	itte	eq
 8000a76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7a:	3201      	addeq	r2, #1
 8000a7c:	3b01      	subne	r3, #1
 8000a7e:	e7b5      	b.n	80009ec <__addsf3+0x58>
 8000a80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8e:	d021      	beq.n	8000ad4 <__addsf3+0x140>
 8000a90:	ea92 0f03 	teq	r2, r3
 8000a94:	d004      	beq.n	8000aa0 <__addsf3+0x10c>
 8000a96:	f092 0f00 	teq	r2, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	4608      	moveq	r0, r1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea90 0f01 	teq	r0, r1
 8000aa4:	bf1c      	itt	ne
 8000aa6:	2000      	movne	r0, #0
 8000aa8:	4770      	bxne	lr
 8000aaa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aae:	d104      	bne.n	8000aba <__addsf3+0x126>
 8000ab0:	0040      	lsls	r0, r0, #1
 8000ab2:	bf28      	it	cs
 8000ab4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	4770      	bx	lr
 8000aba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000abe:	bf3c      	itt	cc
 8000ac0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bxcc	lr
 8000ac6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad2:	4770      	bx	lr
 8000ad4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad8:	bf16      	itet	ne
 8000ada:	4608      	movne	r0, r1
 8000adc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae0:	4601      	movne	r1, r0
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	bf06      	itte	eq
 8000ae6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aea:	ea90 0f01 	teqeq	r0, r1
 8000aee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_ui2f>:
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e004      	b.n	8000b04 <__aeabi_i2f+0x8>
 8000afa:	bf00      	nop

08000afc <__aeabi_i2f>:
 8000afc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b00:	bf48      	it	mi
 8000b02:	4240      	negmi	r0, r0
 8000b04:	ea5f 0c00 	movs.w	ip, r0
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b10:	4601      	mov	r1, r0
 8000b12:	f04f 0000 	mov.w	r0, #0
 8000b16:	e01c      	b.n	8000b52 <__aeabi_l2f+0x2a>

08000b18 <__aeabi_ul2f>:
 8000b18:	ea50 0201 	orrs.w	r2, r0, r1
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e00a      	b.n	8000b3c <__aeabi_l2f+0x14>
 8000b26:	bf00      	nop

08000b28 <__aeabi_l2f>:
 8000b28:	ea50 0201 	orrs.w	r2, r0, r1
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__aeabi_l2f+0x14>
 8000b36:	4240      	negs	r0, r0
 8000b38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b3c:	ea5f 0c01 	movs.w	ip, r1
 8000b40:	bf02      	ittt	eq
 8000b42:	4684      	moveq	ip, r0
 8000b44:	4601      	moveq	r1, r0
 8000b46:	2000      	moveq	r0, #0
 8000b48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b4c:	bf08      	it	eq
 8000b4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b56:	fabc f28c 	clz	r2, ip
 8000b5a:	3a08      	subs	r2, #8
 8000b5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b60:	db10      	blt.n	8000b84 <__aeabi_l2f+0x5c>
 8000b62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b66:	4463      	add	r3, ip
 8000b68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b6c:	f1c2 0220 	rsb	r2, r2, #32
 8000b70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b74:	fa20 f202 	lsr.w	r2, r0, r2
 8000b78:	eb43 0002 	adc.w	r0, r3, r2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f102 0220 	add.w	r2, r2, #32
 8000b88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8c:	f1c2 0220 	rsb	r2, r2, #32
 8000b90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b94:	fa21 f202 	lsr.w	r2, r1, r2
 8000b98:	eb43 0002 	adc.w	r0, r3, r2
 8000b9c:	bf08      	it	eq
 8000b9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_fmul>:
 8000ba4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ba8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bac:	bf1e      	ittt	ne
 8000bae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb2:	ea92 0f0c 	teqne	r2, ip
 8000bb6:	ea93 0f0c 	teqne	r3, ip
 8000bba:	d06f      	beq.n	8000c9c <__aeabi_fmul+0xf8>
 8000bbc:	441a      	add	r2, r3
 8000bbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc2:	0240      	lsls	r0, r0, #9
 8000bc4:	bf18      	it	ne
 8000bc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bca:	d01e      	beq.n	8000c0a <__aeabi_fmul+0x66>
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000bdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be4:	bf3e      	ittt	cc
 8000be6:	0049      	lslcc	r1, r1, #1
 8000be8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bec:	005b      	lslcc	r3, r3, #1
 8000bee:	ea40 0001 	orr.w	r0, r0, r1
 8000bf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bf6:	2afd      	cmp	r2, #253	; 0xfd
 8000bf8:	d81d      	bhi.n	8000c36 <__aeabi_fmul+0x92>
 8000bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c02:	bf08      	it	eq
 8000c04:	f020 0001 	biceq.w	r0, r0, #1
 8000c08:	4770      	bx	lr
 8000c0a:	f090 0f00 	teq	r0, #0
 8000c0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c12:	bf08      	it	eq
 8000c14:	0249      	lsleq	r1, r1, #9
 8000c16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c1e:	3a7f      	subs	r2, #127	; 0x7f
 8000c20:	bfc2      	ittt	gt
 8000c22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2a:	4770      	bxgt	lr
 8000c2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	dc5d      	bgt.n	8000cf4 <__aeabi_fmul+0x150>
 8000c38:	f112 0f19 	cmn.w	r2, #25
 8000c3c:	bfdc      	itt	le
 8000c3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c42:	4770      	bxle	lr
 8000c44:	f1c2 0200 	rsb	r2, r2, #0
 8000c48:	0041      	lsls	r1, r0, #1
 8000c4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c4e:	f1c2 0220 	rsb	r2, r2, #32
 8000c52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5a:	f140 0000 	adc.w	r0, r0, #0
 8000c5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c62:	bf08      	it	eq
 8000c64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c68:	4770      	bx	lr
 8000c6a:	f092 0f00 	teq	r2, #0
 8000c6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c72:	bf02      	ittt	eq
 8000c74:	0040      	lsleq	r0, r0, #1
 8000c76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7a:	3a01      	subeq	r2, #1
 8000c7c:	d0f9      	beq.n	8000c72 <__aeabi_fmul+0xce>
 8000c7e:	ea40 000c 	orr.w	r0, r0, ip
 8000c82:	f093 0f00 	teq	r3, #0
 8000c86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8a:	bf02      	ittt	eq
 8000c8c:	0049      	lsleq	r1, r1, #1
 8000c8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c92:	3b01      	subeq	r3, #1
 8000c94:	d0f9      	beq.n	8000c8a <__aeabi_fmul+0xe6>
 8000c96:	ea41 010c 	orr.w	r1, r1, ip
 8000c9a:	e78f      	b.n	8000bbc <__aeabi_fmul+0x18>
 8000c9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca0:	ea92 0f0c 	teq	r2, ip
 8000ca4:	bf18      	it	ne
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d00a      	beq.n	8000cc2 <__aeabi_fmul+0x11e>
 8000cac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb0:	bf18      	it	ne
 8000cb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	d1d8      	bne.n	8000c6a <__aeabi_fmul+0xc6>
 8000cb8:	ea80 0001 	eor.w	r0, r0, r1
 8000cbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f090 0f00 	teq	r0, #0
 8000cc6:	bf17      	itett	ne
 8000cc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	f091 0f00 	teqne	r1, #0
 8000cd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cd6:	d014      	beq.n	8000d02 <__aeabi_fmul+0x15e>
 8000cd8:	ea92 0f0c 	teq	r2, ip
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_fmul+0x13e>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d10f      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000ce2:	ea93 0f0c 	teq	r3, ip
 8000ce6:	d103      	bne.n	8000cf0 <__aeabi_fmul+0x14c>
 8000ce8:	024b      	lsls	r3, r1, #9
 8000cea:	bf18      	it	ne
 8000cec:	4608      	movne	r0, r1
 8000cee:	d108      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000cf0:	ea80 0001 	eor.w	r0, r0, r1
 8000cf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cf8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d00:	4770      	bx	lr
 8000d02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_fdiv>:
 8000d0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d14:	bf1e      	ittt	ne
 8000d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1a:	ea92 0f0c 	teqne	r2, ip
 8000d1e:	ea93 0f0c 	teqne	r3, ip
 8000d22:	d069      	beq.n	8000df8 <__aeabi_fdiv+0xec>
 8000d24:	eba2 0203 	sub.w	r2, r2, r3
 8000d28:	ea80 0c01 	eor.w	ip, r0, r1
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d32:	d037      	beq.n	8000da4 <__aeabi_fdiv+0x98>
 8000d34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	428b      	cmp	r3, r1
 8000d46:	bf38      	it	cc
 8000d48:	005b      	lslcc	r3, r3, #1
 8000d4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d52:	428b      	cmp	r3, r1
 8000d54:	bf24      	itt	cs
 8000d56:	1a5b      	subcs	r3, r3, r1
 8000d58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d60:	bf24      	itt	cs
 8000d62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d6e:	bf24      	itt	cs
 8000d70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d86:	011b      	lsls	r3, r3, #4
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d8e:	d1e0      	bne.n	8000d52 <__aeabi_fdiv+0x46>
 8000d90:	2afd      	cmp	r2, #253	; 0xfd
 8000d92:	f63f af50 	bhi.w	8000c36 <__aeabi_fmul+0x92>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dac:	327f      	adds	r2, #127	; 0x7f
 8000dae:	bfc2      	ittt	gt
 8000db0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db8:	4770      	bxgt	lr
 8000dba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	e737      	b.n	8000c36 <__aeabi_fmul+0x92>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dce:	bf02      	ittt	eq
 8000dd0:	0040      	lsleq	r0, r0, #1
 8000dd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dd6:	3a01      	subeq	r2, #1
 8000dd8:	d0f9      	beq.n	8000dce <__aeabi_fdiv+0xc2>
 8000dda:	ea40 000c 	orr.w	r0, r0, ip
 8000dde:	f093 0f00 	teq	r3, #0
 8000de2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0049      	lsleq	r1, r1, #1
 8000dea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dee:	3b01      	subeq	r3, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fdiv+0xda>
 8000df2:	ea41 010c 	orr.w	r1, r1, ip
 8000df6:	e795      	b.n	8000d24 <__aeabi_fdiv+0x18>
 8000df8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dfc:	ea92 0f0c 	teq	r2, ip
 8000e00:	d108      	bne.n	8000e14 <__aeabi_fdiv+0x108>
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	f47f af7d 	bne.w	8000d02 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	f47f af70 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e776      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	d104      	bne.n	8000e24 <__aeabi_fdiv+0x118>
 8000e1a:	024b      	lsls	r3, r1, #9
 8000e1c:	f43f af4c 	beq.w	8000cb8 <__aeabi_fmul+0x114>
 8000e20:	4608      	mov	r0, r1
 8000e22:	e76e      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e28:	bf18      	it	ne
 8000e2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2e:	d1ca      	bne.n	8000dc6 <__aeabi_fdiv+0xba>
 8000e30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e34:	f47f af5c 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e3c:	f47f af3c 	bne.w	8000cb8 <__aeabi_fmul+0x114>
 8000e40:	e75f      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e42:	bf00      	nop

08000e44 <__gesf2>:
 8000e44:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000e48:	e006      	b.n	8000e58 <__cmpsf2+0x4>
 8000e4a:	bf00      	nop

08000e4c <__lesf2>:
 8000e4c:	f04f 0c01 	mov.w	ip, #1
 8000e50:	e002      	b.n	8000e58 <__cmpsf2+0x4>
 8000e52:	bf00      	nop

08000e54 <__cmpsf2>:
 8000e54:	f04f 0c01 	mov.w	ip, #1
 8000e58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e68:	bf18      	it	ne
 8000e6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e6e:	d011      	beq.n	8000e94 <__cmpsf2+0x40>
 8000e70:	b001      	add	sp, #4
 8000e72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e76:	bf18      	it	ne
 8000e78:	ea90 0f01 	teqne	r0, r1
 8000e7c:	bf58      	it	pl
 8000e7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e82:	bf88      	it	hi
 8000e84:	17c8      	asrhi	r0, r1, #31
 8000e86:	bf38      	it	cc
 8000e88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e8c:	bf18      	it	ne
 8000e8e:	f040 0001 	orrne.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e98:	d102      	bne.n	8000ea0 <__cmpsf2+0x4c>
 8000e9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e9e:	d105      	bne.n	8000eac <__cmpsf2+0x58>
 8000ea0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea4:	d1e4      	bne.n	8000e70 <__cmpsf2+0x1c>
 8000ea6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eaa:	d0e1      	beq.n	8000e70 <__cmpsf2+0x1c>
 8000eac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_cfrcmple>:
 8000eb4:	4684      	mov	ip, r0
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	4661      	mov	r1, ip
 8000eba:	e7ff      	b.n	8000ebc <__aeabi_cfcmpeq>

08000ebc <__aeabi_cfcmpeq>:
 8000ebc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ebe:	f7ff ffc9 	bl	8000e54 <__cmpsf2>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	bf48      	it	mi
 8000ec6:	f110 0f00 	cmnmi.w	r0, #0
 8000eca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ecc <__aeabi_fcmpeq>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff fff4 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ed4:	bf0c      	ite	eq
 8000ed6:	2001      	moveq	r0, #1
 8000ed8:	2000      	movne	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_fcmplt>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff ffea 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ee8:	bf34      	ite	cc
 8000eea:	2001      	movcc	r0, #1
 8000eec:	2000      	movcs	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmple>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffe0 	bl	8000ebc <__aeabi_cfcmpeq>
 8000efc:	bf94      	ite	ls
 8000efe:	2001      	movls	r0, #1
 8000f00:	2000      	movhi	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_fcmpge>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffd2 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_fcmpgt>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffc8 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f24:	bf34      	ite	cc
 8000f26:	2001      	movcc	r0, #1
 8000f28:	2000      	movcs	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_f2uiz>:
 8000f30:	0042      	lsls	r2, r0, #1
 8000f32:	d20e      	bcs.n	8000f52 <__aeabi_f2uiz+0x22>
 8000f34:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f38:	d30b      	bcc.n	8000f52 <__aeabi_f2uiz+0x22>
 8000f3a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f3e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f42:	d409      	bmi.n	8000f58 <__aeabi_f2uiz+0x28>
 8000f44:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f4c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f50:	4770      	bx	lr
 8000f52:	f04f 0000 	mov.w	r0, #0
 8000f56:	4770      	bx	lr
 8000f58:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f5c:	d101      	bne.n	8000f62 <__aeabi_f2uiz+0x32>
 8000f5e:	0242      	lsls	r2, r0, #9
 8000f60:	d102      	bne.n	8000f68 <__aeabi_f2uiz+0x38>
 8000f62:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f66:	4770      	bx	lr
 8000f68:	f04f 0000 	mov.w	r0, #0
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <setCSLine>:
#include "AMT22.h"


void setCSLine(GPIO_TypeDef *encoderPort, uint16_t encoderPin,
		GPIO_PinState csLine) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	807b      	strh	r3, [r7, #2]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8000f80:	787a      	ldrb	r2, [r7, #1]
 8000f82:	887b      	ldrh	r3, [r7, #2]
 8000f84:	4619      	mov	r1, r3
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f002 fe62 	bl	8003c50 <HAL_GPIO_WritePin>

}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <spiWriteRead>:


uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte,
		GPIO_TypeDef *encoderPort, uint16_t encoderPin, uint8_t releaseLine) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af02      	add	r7, sp, #8
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	607a      	str	r2, [r7, #4]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	72fb      	strb	r3, [r7, #11]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	813b      	strh	r3, [r7, #8]
	uint8_t data;
	setCSLine(encoderPort, encoderPin, GPIO_PIN_RESET);
 8000fa8:	893b      	ldrh	r3, [r7, #8]
 8000faa:	2200      	movs	r2, #0
 8000fac:	4619      	mov	r1, r3
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ffde 	bl	8000f70 <setCSLine>
	delay(docDelay);
 8000fb4:	2003      	movs	r0, #3
 8000fb6:	f000 f923 	bl	8001200 <delay>
	HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8000fba:	f107 0217 	add.w	r2, r7, #23
 8000fbe:	f107 010b 	add.w	r1, r7, #11
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	68f8      	ldr	r0, [r7, #12]
 8000fca:	f003 fb2b 	bl	8004624 <HAL_SPI_TransmitReceive>
	delay(docDelay);
 8000fce:	2003      	movs	r0, #3
 8000fd0:	f000 f916 	bl	8001200 <delay>
	setCSLine(encoderPort, encoderPin, releaseLine);
 8000fd4:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000fd8:	893b      	ldrh	r3, [r7, #8]
 8000fda:	4619      	mov	r1, r3
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff ffc7 	bl	8000f70 <setCSLine>
	return data;
 8000fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef *encoderPort,
		uint16_t encoderPin, uint8_t resolution) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08c      	sub	sp, #48	; 0x30
 8000ff0:	af02      	add	r7, sp, #8
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	4611      	mov	r1, r2
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	80fb      	strh	r3, [r7, #6]
 8000ffe:	4613      	mov	r3, r2
 8001000:	717b      	strb	r3, [r7, #5]

	DWT_Delay_Init();
 8001002:	f000 f90f 	bl	8001224 <DWT_Delay_Init>

	uint16_t currentPosition = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t binaryArray[16];
	currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0) << 8;
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	2200      	movs	r2, #0
 800100e:	9200      	str	r2, [sp, #0]
 8001010:	68ba      	ldr	r2, [r7, #8]
 8001012:	2100      	movs	r1, #0
 8001014:	68f8      	ldr	r0, [r7, #12]
 8001016:	f7ff ffbd 	bl	8000f94 <spiWriteRead>
 800101a:	4603      	mov	r3, r0
 800101c:	b29b      	uxth	r3, r3
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	84fb      	strh	r3, [r7, #38]	; 0x26
	delay(docDelay);
 8001022:	2003      	movs	r0, #3
 8001024:	f000 f8ec 	bl	8001200 <delay>
	currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1);
 8001028:	88fb      	ldrh	r3, [r7, #6]
 800102a:	2201      	movs	r2, #1
 800102c:	9200      	str	r2, [sp, #0]
 800102e:	68ba      	ldr	r2, [r7, #8]
 8001030:	2100      	movs	r1, #0
 8001032:	68f8      	ldr	r0, [r7, #12]
 8001034:	f7ff ffae 	bl	8000f94 <spiWriteRead>
 8001038:	4603      	mov	r3, r0
 800103a:	b29a      	uxth	r2, r3
 800103c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800103e:	4313      	orrs	r3, r2
 8001040:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (int i = 0; i < 16; i++)
 8001042:	2300      	movs	r3, #0
 8001044:	623b      	str	r3, [r7, #32]
 8001046:	e010      	b.n	800106a <getPositionSPI+0x7e>
		binaryArray[i] = (0x01) & (currentPosition >> (i));
 8001048:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800104a:	6a3b      	ldr	r3, [r7, #32]
 800104c:	fa42 f303 	asr.w	r3, r2, r3
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	b2d9      	uxtb	r1, r3
 8001058:	f107 0210 	add.w	r2, r7, #16
 800105c:	6a3b      	ldr	r3, [r7, #32]
 800105e:	4413      	add	r3, r2
 8001060:	460a      	mov	r2, r1
 8001062:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 8001064:	6a3b      	ldr	r3, [r7, #32]
 8001066:	3301      	adds	r3, #1
 8001068:	623b      	str	r3, [r7, #32]
 800106a:	6a3b      	ldr	r3, [r7, #32]
 800106c:	2b0f      	cmp	r3, #15
 800106e:	ddeb      	ble.n	8001048 <getPositionSPI+0x5c>
	if ((binaryArray[15]
 8001070:	7ffb      	ldrb	r3, [r7, #31]
 8001072:	4619      	mov	r1, r3
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001074:	7f7a      	ldrb	r2, [r7, #29]
 8001076:	7efb      	ldrb	r3, [r7, #27]
 8001078:	4053      	eors	r3, r2
 800107a:	b2da      	uxtb	r2, r3
 800107c:	7e7b      	ldrb	r3, [r7, #25]
 800107e:	4053      	eors	r3, r2
 8001080:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 8001082:	7dfb      	ldrb	r3, [r7, #23]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001084:	4053      	eors	r3, r2
 8001086:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 8001088:	7d7b      	ldrb	r3, [r7, #21]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 800108a:	4053      	eors	r3, r2
 800108c:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 800108e:	7cfb      	ldrb	r3, [r7, #19]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001090:	4053      	eors	r3, r2
 8001092:	b2da      	uxtb	r2, r3
					^ binaryArray[1]))
 8001094:	7c7b      	ldrb	r3, [r7, #17]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001096:	429a      	cmp	r2, r3
 8001098:	bf0c      	ite	eq
 800109a:	2301      	moveq	r3, #1
 800109c:	2300      	movne	r3, #0
 800109e:	b2db      	uxtb	r3, r3
	if ((binaryArray[15]
 80010a0:	4299      	cmp	r1, r3
 80010a2:	d11e      	bne.n	80010e2 <getPositionSPI+0xf6>
			&& (binaryArray[14]
 80010a4:	7fbb      	ldrb	r3, [r7, #30]
 80010a6:	4619      	mov	r1, r3
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010a8:	7f3a      	ldrb	r2, [r7, #28]
 80010aa:	7ebb      	ldrb	r3, [r7, #26]
 80010ac:	4053      	eors	r3, r2
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	7e3b      	ldrb	r3, [r7, #24]
 80010b2:	4053      	eors	r3, r2
 80010b4:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80010b6:	7dbb      	ldrb	r3, [r7, #22]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010b8:	4053      	eors	r3, r2
 80010ba:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80010bc:	7d3b      	ldrb	r3, [r7, #20]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010be:	4053      	eors	r3, r2
 80010c0:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80010c2:	7cbb      	ldrb	r3, [r7, #18]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010c4:	4053      	eors	r3, r2
 80010c6:	b2da      	uxtb	r2, r3
							^ binaryArray[0]))) {
 80010c8:	7c3b      	ldrb	r3, [r7, #16]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	bf0c      	ite	eq
 80010ce:	2301      	moveq	r3, #1
 80010d0:	2300      	movne	r3, #0
 80010d2:	b2db      	uxtb	r3, r3
			&& (binaryArray[14]
 80010d4:	4299      	cmp	r1, r3
 80010d6:	d104      	bne.n	80010e2 <getPositionSPI+0xf6>
		currentPosition &= 0x3FFF;
 80010d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010da:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80010de:	84fb      	strh	r3, [r7, #38]	; 0x26
 80010e0:	e002      	b.n	80010e8 <getPositionSPI+0xfc>
	} else {
		currentPosition = 0xFFFF; //bad position
 80010e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010e6:	84fb      	strh	r3, [r7, #38]	; 0x26
	}

	//If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
	if ((resolution == RES12) && (currentPosition != 0xFFFF))
 80010e8:	797b      	ldrb	r3, [r7, #5]
 80010ea:	2b0c      	cmp	r3, #12
 80010ec:	d107      	bne.n	80010fe <getPositionSPI+0x112>
 80010ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d002      	beq.n	80010fe <getPositionSPI+0x112>
		currentPosition = currentPosition >> 2;
 80010f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010fa:	089b      	lsrs	r3, r3, #2
 80010fc:	84fb      	strh	r3, [r7, #38]	; 0x26
	return currentPosition;
 80010fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8001100:	4618      	mov	r0, r3
 8001102:	3728      	adds	r7, #40	; 0x28
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <setZeroSPI>:

void setZeroSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef *encoderPort,
		uint16_t encoderPin) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af02      	add	r7, sp, #8
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	4613      	mov	r3, r2
 8001114:	80fb      	strh	r3, [r7, #6]

	spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0);
 8001116:	88fb      	ldrh	r3, [r7, #6]
 8001118:	2200      	movs	r2, #0
 800111a:	9200      	str	r2, [sp, #0]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	2100      	movs	r1, #0
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f7ff ff37 	bl	8000f94 <spiWriteRead>
	delay( docDelay);
 8001126:	2003      	movs	r0, #3
 8001128:	f000 f86a 	bl	8001200 <delay>
	spiWriteRead(hspi, AMT22_ZERO, encoderPort, encoderPin, 1);
 800112c:	88fb      	ldrh	r3, [r7, #6]
 800112e:	2201      	movs	r2, #1
 8001130:	9200      	str	r2, [sp, #0]
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	2170      	movs	r1, #112	; 0x70
 8001136:	68f8      	ldr	r0, [r7, #12]
 8001138:	f7ff ff2c 	bl	8000f94 <spiWriteRead>
	delay( docDelayLong + docDelayLong);
 800113c:	2064      	movs	r0, #100	; 0x64
 800113e:	f000 f85f 	bl	8001200 <delay>

}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <calculateAngle>:

float calculateAngle(uint16_t encoderValue, uint8_t bitDepth) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	460a      	mov	r2, r1
 8001156:	80fb      	strh	r3, [r7, #6]
 8001158:	4613      	mov	r3, r2
 800115a:	717b      	strb	r3, [r7, #5]
	float angle = 0.0;
 800115c:	f04f 0300 	mov.w	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
	if (bitDepth == 12) {
 8001162:	797b      	ldrb	r3, [r7, #5]
 8001164:	2b0c      	cmp	r3, #12
 8001166:	d11e      	bne.n	80011a6 <calculateAngle+0x5a>
		angle = ((float) encoderValue * 360.00)/ ENCODER_RESOLUTION_12_BIT;
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fcc2 	bl	8000af4 <__aeabi_ui2f>
 8001170:	4603      	mov	r3, r0
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f94e 	bl	8000414 <__aeabi_f2d>
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	4b1d      	ldr	r3, [pc, #116]	; (80011f4 <calculateAngle+0xa8>)
 800117e:	f7ff f9a1 	bl	80004c4 <__aeabi_dmul>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	4610      	mov	r0, r2
 8001188:	4619      	mov	r1, r3
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <calculateAngle+0xac>)
 8001190:	f7ff fac2 	bl	8000718 <__aeabi_ddiv>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4610      	mov	r0, r2
 800119a:	4619      	mov	r1, r3
 800119c:	f7ff fba4 	bl	80008e8 <__aeabi_d2f>
 80011a0:	4603      	mov	r3, r0
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	e020      	b.n	80011e8 <calculateAngle+0x9c>
	} else if (bitDepth == 14) {
 80011a6:	797b      	ldrb	r3, [r7, #5]
 80011a8:	2b0e      	cmp	r3, #14
 80011aa:	d11d      	bne.n	80011e8 <calculateAngle+0x9c>
		angle = ((float) encoderValue * 360.00)/ ENCODER_RESOLUTION_14_BIT;
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fca0 	bl	8000af4 <__aeabi_ui2f>
 80011b4:	4603      	mov	r3, r0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f92c 	bl	8000414 <__aeabi_f2d>
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <calculateAngle+0xa8>)
 80011c2:	f7ff f97f 	bl	80004c4 <__aeabi_dmul>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <calculateAngle+0xb0>)
 80011d4:	f7ff faa0 	bl	8000718 <__aeabi_ddiv>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4610      	mov	r0, r2
 80011de:	4619      	mov	r1, r3
 80011e0:	f7ff fb82 	bl	80008e8 <__aeabi_d2f>
 80011e4:	4603      	mov	r3, r0
 80011e6:	60fb      	str	r3, [r7, #12]
	}

	//  0.2   
	//angle = roundf(angle * 100.0) / 100.0;
	return angle;
 80011e8:	68fb      	ldr	r3, [r7, #12]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40768000 	.word	0x40768000
 80011f8:	40b00000 	.word	0x40b00000
 80011fc:	40d00000 	.word	0x40d00000

08001200 <delay>:
	spiWriteRead((SPI_HandleTypeDef*) &hspi, AMT22_RESET, encoderPort,	encoderPin, 1);
	delay(docDelayLong);
}

//  ,    
void delay(uint32_t delayTime) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]

	DWT_Delay_us(delayTime);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f000 f83b 	bl	8001284 <DWT_Delay_us>
//	while ((__HAL_TIM_GET_COUNTER(timer) - start_time) < delayTime) {
//		// wait suka
//	}
//	HAL_TIM_Base_Stop(timer);
//	__HAL_RCC_TIM2_CLK_DISABLE();
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <startDWT>:

int startDWT(){
 8001216:	b580      	push	{r7, lr}
 8001218:	af00      	add	r7, sp, #0

	 DWT_Delay_Init();
 800121a:	f000 f803 	bl	8001224 <DWT_Delay_Init>

}
 800121e:	bf00      	nop
 8001220:	4618      	mov	r0, r3
 8001222:	bd80      	pop	{r7, pc}

08001224 <DWT_Delay_Init>:
 */

#include "DWT_Delay.h"

uint32_t DWT_Delay_Init()
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001228:	4b14      	ldr	r3, [pc, #80]	; (800127c <DWT_Delay_Init+0x58>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	4a13      	ldr	r2, [pc, #76]	; (800127c <DWT_Delay_Init+0x58>)
 800122e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001232:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001234:	4b11      	ldr	r3, [pc, #68]	; (800127c <DWT_Delay_Init+0x58>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	4a10      	ldr	r2, [pc, #64]	; (800127c <DWT_Delay_Init+0x58>)
 800123a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800123e:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001240:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <DWT_Delay_Init+0x5c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a0e      	ldr	r2, [pc, #56]	; (8001280 <DWT_Delay_Init+0x5c>)
 8001246:	f023 0301 	bic.w	r3, r3, #1
 800124a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <DWT_Delay_Init+0x5c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a0b      	ldr	r2, [pc, #44]	; (8001280 <DWT_Delay_Init+0x5c>)
 8001252:	f043 0301 	orr.w	r3, r3, #1
 8001256:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8001258:	4b09      	ldr	r3, [pc, #36]	; (8001280 <DWT_Delay_Init+0x5c>)
 800125a:	2200      	movs	r2, #0
 800125c:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800125e:	bf00      	nop
    __ASM volatile ("NOP");
 8001260:	bf00      	nop
    __ASM volatile ("NOP");
 8001262:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8001264:	4b06      	ldr	r3, [pc, #24]	; (8001280 <DWT_Delay_Init+0x5c>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 800126c:	2300      	movs	r3, #0
 800126e:	e000      	b.n	8001272 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8001270:	2301      	movs	r3, #1
    }
}
 8001272:	4618      	mov	r0, r3
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	e000edf0 	.word	0xe000edf0
 8001280:	e0001000 	.word	0xe0001000

08001284 <DWT_Delay_us>:

// This Function Provides Delay In Microseconds Using DWT
void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 800128c:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <DWT_Delay_us+0x48>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8001292:	f003 f8f3 	bl	800447c <HAL_RCC_GetHCLKFreq>
 8001296:	4603      	mov	r3, r0
 8001298:	4a0d      	ldr	r2, [pc, #52]	; (80012d0 <DWT_Delay_us+0x4c>)
 800129a:	fba2 2303 	umull	r2, r3, r2, r3
 800129e:	0c9b      	lsrs	r3, r3, #18
 80012a0:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68ba      	ldr	r2, [r7, #8]
 80012a6:	fb02 f303 	mul.w	r3, r2, r3
 80012aa:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 80012ac:	bf00      	nop
 80012ae:	4b07      	ldr	r3, [pc, #28]	; (80012cc <DWT_Delay_us+0x48>)
 80012b0:	685a      	ldr	r2, [r3, #4]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	1ad2      	subs	r2, r2, r3
 80012b6:	6879      	ldr	r1, [r7, #4]
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	1acb      	subs	r3, r1, r3
 80012bc:	429a      	cmp	r2, r3
 80012be:	d3f6      	bcc.n	80012ae <DWT_Delay_us+0x2a>
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	e0001000 	.word	0xe0001000
 80012d0:	431bde83 	.word	0x431bde83

080012d4 <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	e9c7 0100 	strd	r0, r1, [r7]
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bc80      	pop	{r7}
 80012f0:	4770      	bx	lr

080012f2 <_ZSt3absf>:

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001300:	4618      	mov	r0, r3
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr

0800130a <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f005 faa2 	bl	800685c <ceilf>
 8001318:	4603      	mov	r3, r0
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <_ZN7RoboArmC1Ehh>:
#include "RoboArm.h"
//#include "TMC2209.h"

RoboArm::RoboArm(uint8_t defaultAngleT, uint8_t defaultDistanseT) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	460b      	mov	r3, r1
 800132e:	70fb      	strb	r3, [r7, #3]
 8001330:	4613      	mov	r3, r2
 8001332:	70bb      	strb	r3, [r7, #2]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	4a37      	ldr	r2, [pc, #220]	; (8001414 <_ZN7RoboArmC1Ehh+0xf0>)
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2200      	movs	r2, #0
 8001344:	651a      	str	r2, [r3, #80]	; 0x50
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a33      	ldr	r2, [pc, #204]	; (8001418 <_ZN7RoboArmC1Ehh+0xf4>)
 800134a:	655a      	str	r2, [r3, #84]	; 0x54
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4a33      	ldr	r2, [pc, #204]	; (800141c <_ZN7RoboArmC1Ehh+0xf8>)
 8001350:	659a      	str	r2, [r3, #88]	; 0x58
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	220e      	movs	r2, #14
 8001356:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	337c      	adds	r3, #124	; 0x7c
 800135e:	4618      	mov	r0, r3
 8001360:	f000 fd83 	bl	8001e6a <_ZN7TMC2209C1Ev>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	33a4      	adds	r3, #164	; 0xa4
 8001368:	4618      	mov	r0, r3
 800136a:	f000 fd7e 	bl	8001e6a <_ZN7TMC2209C1Ev>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	33cc      	adds	r3, #204	; 0xcc
 8001372:	4618      	mov	r0, r3
 8001374:	f000 fd79 	bl	8001e6a <_ZN7TMC2209C1Ev>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2200      	movs	r2, #0
 800137c:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2200      	movs	r2, #0
 8001384:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2201      	movs	r2, #1
 8001394:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f04f 0200 	mov.w	r2, #0
 80013ba:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f04f 0200 	mov.w	r2, #0
 80013c4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f04f 0200 	mov.w	r2, #0
 80013d6:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f04f 0200 	mov.w	r2, #0
 80013e0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	defaultAngle = defaultAngleT;
 80013e4:	78fb      	ldrb	r3, [r7, #3]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff fb84 	bl	8000af4 <__aeabi_ui2f>
 80013ec:	4602      	mov	r2, r0
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	defaultDistanse = defaultDistanseT;
 80013f4:	78bb      	ldrb	r3, [r7, #2]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fb7c 	bl	8000af4 <__aeabi_ui2f>
 80013fc:	4602      	mov	r2, r0
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108


	startDWT();
 8001404:	f7ff ff07 	bl	8001216 <startDWT>
}
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	44200000 	.word	0x44200000
 8001418:	4673c000 	.word	0x4673c000
 800141c:	437a0000 	.word	0x437a0000

08001420 <_ZN7RoboArm13EmergencyStopEv>:

int RoboArm::CloseGripper() {
	return 0;
}

int RoboArm::EmergencyStop() {
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(En1_GPIO_Port_M1, En1_Pin_M1, GPIO_PIN_SET);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001430:	2201      	movs	r2, #1
 8001432:	4619      	mov	r1, r3
 8001434:	f002 fc0c 	bl	8003c50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(En2_GPIO_Port_M2, En2_Pin_M2, GPIO_PIN_SET);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001440:	2201      	movs	r2, #1
 8001442:	4619      	mov	r1, r3
 8001444:	f002 fc04 	bl	8003c50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(En3_GPIO_Port_M3, En3_Pin_M3, GPIO_PIN_SET);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001452:	2201      	movs	r2, #1
 8001454:	4619      	mov	r1, r3
 8001456:	f002 fbfb 	bl	8003c50 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f003 fdef 	bl	8005044 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2104      	movs	r1, #4
 800146c:	4618      	mov	r0, r3
 800146e:	f003 fde9 	bl	8005044 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim3M3, TIM_CHANNEL_3);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	2108      	movs	r1, #8
 8001478:	4618      	mov	r0, r3
 800147a:	f003 fde3 	bl	8005044 <HAL_TIM_PWM_Stop>

	HAL_TIM_Base_Stop_IT(htim1M1);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fcc4 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	4618      	mov	r0, r3
 800148e:	f003 fcbf 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim3M3);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	68db      	ldr	r3, [r3, #12]
 8001496:	4618      	mov	r0, r3
 8001498:	f003 fcba 	bl	8004e10 <HAL_TIM_Base_Stop_IT>

	return 0;
 800149c:	2300      	movs	r3, #0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
	...

080014a8 <_ZN7RoboArm11Move2MotorsEff>:
//	lastPosAngle_Enc = GetAng();
//	lastPosLinear_Enc = GetLin();
//	return 0;
//}

int RoboArm::Move2Motors(float angle, float distance) {
 80014a8:	b590      	push	{r4, r7, lr}
 80014aa:	b08f      	sub	sp, #60	; 0x3c
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]

	// TIM1   enc1 -   360  -  8    1  
	// TIM2  Y  enc2 -  -  6,4516129   (     )  1  

	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);      // PWM 
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f003 fdc2 	bl	8005044 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2104      	movs	r1, #4
 80014c6:	4618      	mov	r0, r3
 80014c8:	f003 fdbc 	bl	8005044 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(htim1M1);				//   
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 fc9d 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	4618      	mov	r0, r3
 80014dc:	f003 fc98 	bl	8004e10 <HAL_TIM_Base_Stop_IT>

	SetEnable(1, false);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2101      	movs	r1, #1
 80014e4:	68f8      	ldr	r0, [r7, #12]
 80014e6:	f000 fc87 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, false);
 80014ea:	2200      	movs	r2, #0
 80014ec:	2102      	movs	r1, #2
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	f000 fc82 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>

//	GetLastPosition(); //update -> lastPosAngle lastPosLinear from ENCODER
	lastPosAngle_Enc = GetAng();
 80014f4:	68f8      	ldr	r0, [r7, #12]
 80014f6:	f000 fb67 	bl	8001bc8 <_ZN7RoboArm6GetAngEv>
 80014fa:	4602      	mov	r2, r0
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	lastPosLinear_Enc = GetLin();
 8001502:	68f8      	ldr	r0, [r7, #12]
 8001504:	f000 fb15 	bl	8001b32 <_ZN7RoboArm6GetLinEv>
 8001508:	4602      	mov	r2, r0
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110

//	float lastPosAngle = ShiftZeroAng(lastPosAngle_Enc);
//	float lastPosLinear = ShiftZeroLin(lastPosLinear_Enc);

	float lastPosAngle = lastPosAngle_Enc;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001516:	633b      	str	r3, [r7, #48]	; 0x30
	float lastPosLinear = lastPosLinear_Enc;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800151e:	62fb      	str	r3, [r7, #44]	; 0x2c

	float pos_ang = abs(lastPosAngle - angle);
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001524:	f7ff fa34 	bl	8000990 <__aeabi_fsub>
 8001528:	4603      	mov	r3, r0
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fee1 	bl	80012f2 <_ZSt3absf>
 8001530:	62b8      	str	r0, [r7, #40]	; 0x28
	float inverse_pos_ang = abs(360.0 - pos_ang);
 8001532:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001534:	f7fe ff6e 	bl	8000414 <__aeabi_f2d>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	f04f 0000 	mov.w	r0, #0
 8001540:	4974      	ldr	r1, [pc, #464]	; (8001714 <_ZN7RoboArm11Move2MotorsEff+0x26c>)
 8001542:	f7fe fe07 	bl	8000154 <__aeabi_dsub>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f7ff fec1 	bl	80012d4 <_ZSt3absd>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	4610      	mov	r0, r2
 8001558:	4619      	mov	r1, r3
 800155a:	f7ff f9c5 	bl	80008e8 <__aeabi_d2f>
 800155e:	4603      	mov	r3, r0
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
	float actualPosAngle;

	/*      */
	if (inverse_pos_ang < pos_ang) {
 8001562:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001564:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001566:	f7ff fcbb 	bl	8000ee0 <__aeabi_fcmplt>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d01b      	beq.n	80015a8 <_ZN7RoboArm11Move2MotorsEff+0x100>
		actualPosAngle = inverse_pos_ang;
 8001570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001572:	637b      	str	r3, [r7, #52]	; 0x34
		if (lastPosAngle < angle) {
 8001574:	68b9      	ldr	r1, [r7, #8]
 8001576:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001578:	f7ff fcb2 	bl	8000ee0 <__aeabi_fcmplt>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d005      	beq.n	800158e <_ZN7RoboArm11Move2MotorsEff+0xe6>
//			HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_RESET);
			tmcd_angle.disableInverseMotorDirection();
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	33a4      	adds	r3, #164	; 0xa4
 8001586:	4618      	mov	r0, r3
 8001588:	f000 fd42 	bl	8002010 <_ZN7TMC220928disableInverseMotorDirectionEv>
 800158c:	e027      	b.n	80015de <_ZN7RoboArm11Move2MotorsEff+0x136>
		} else if (lastPosAngle > angle) {
 800158e:	68b9      	ldr	r1, [r7, #8]
 8001590:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001592:	f7ff fcc3 	bl	8000f1c <__aeabi_fcmpgt>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d020      	beq.n	80015de <_ZN7RoboArm11Move2MotorsEff+0x136>
//			HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_SET);
			tmcd_angle.enableInverseMotorDirection();
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	33a4      	adds	r3, #164	; 0xa4
 80015a0:	4618      	mov	r0, r3
 80015a2:	f000 fd25 	bl	8001ff0 <_ZN7TMC220927enableInverseMotorDirectionEv>
 80015a6:	e01a      	b.n	80015de <_ZN7RoboArm11Move2MotorsEff+0x136>
		}
	}
	else {
		actualPosAngle = pos_ang;
 80015a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015aa:	637b      	str	r3, [r7, #52]	; 0x34
		if (lastPosAngle < angle) {
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80015b0:	f7ff fc96 	bl	8000ee0 <__aeabi_fcmplt>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d005      	beq.n	80015c6 <_ZN7RoboArm11Move2MotorsEff+0x11e>
//			HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_SET);
			tmcd_angle.enableInverseMotorDirection();
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	33a4      	adds	r3, #164	; 0xa4
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 fd16 	bl	8001ff0 <_ZN7TMC220927enableInverseMotorDirectionEv>
 80015c4:	e00b      	b.n	80015de <_ZN7RoboArm11Move2MotorsEff+0x136>
		} else if (lastPosAngle > angle) {
 80015c6:	68b9      	ldr	r1, [r7, #8]
 80015c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80015ca:	f7ff fca7 	bl	8000f1c <__aeabi_fcmpgt>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d004      	beq.n	80015de <_ZN7RoboArm11Move2MotorsEff+0x136>
//			HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_RESET);
			tmcd_angle.disableInverseMotorDirection();
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	33a4      	adds	r3, #164	; 0xa4
 80015d8:	4618      	mov	r0, r3
 80015da:	f000 fd19 	bl	8002010 <_ZN7TMC220928disableInverseMotorDirectionEv>
//	if (lastPosLinear < distance) {
//		HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_SET);
//	} else if (lastPosLinear > distance) {
//		HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_RESET);
//	}
	if (lastPosLinear < distance) {
 80015de:	6879      	ldr	r1, [r7, #4]
 80015e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015e2:	f7ff fc7d 	bl	8000ee0 <__aeabi_fcmplt>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d005      	beq.n	80015f8 <_ZN7RoboArm11Move2MotorsEff+0x150>
//			HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_SET);
			tmcd_linear.enableInverseMotorDirection();
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	337c      	adds	r3, #124	; 0x7c
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 fcfd 	bl	8001ff0 <_ZN7TMC220927enableInverseMotorDirectionEv>
 80015f6:	e00b      	b.n	8001610 <_ZN7RoboArm11Move2MotorsEff+0x168>
		} else if (lastPosLinear > distance) {
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015fc:	f7ff fc8e 	bl	8000f1c <__aeabi_fcmpgt>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d004      	beq.n	8001610 <_ZN7RoboArm11Move2MotorsEff+0x168>
//			HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_RESET);
			tmcd_linear.disableInverseMotorDirection();
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	337c      	adds	r3, #124	; 0x7c
 800160a:	4618      	mov	r0, r3
 800160c:	f000 fd00 	bl	8002010 <_ZN7TMC220928disableInverseMotorDirectionEv>
		}

//	actualPosAngle = abs(lastPosAngle - angle);
	float actualPosDistance = abs(lastPosLinear - distance);
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001614:	f7ff f9bc 	bl	8000990 <__aeabi_fsub>
 8001618:	4603      	mov	r3, r0
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fe69 	bl	80012f2 <_ZSt3absf>
 8001620:	6238      	str	r0, [r7, #32]

	//set microstepping
	anglePsteps = (actualPosAngle * (8 * motorStep * drvMicroSteps)) / 360; //angle to steps
 8001622:	493d      	ldr	r1, [pc, #244]	; (8001718 <_ZN7RoboArm11Move2MotorsEff+0x270>)
 8001624:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001626:	f7ff fabd 	bl	8000ba4 <__aeabi_fmul>
 800162a:	4603      	mov	r3, r0
 800162c:	493b      	ldr	r1, [pc, #236]	; (800171c <_ZN7RoboArm11Move2MotorsEff+0x274>)
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fb6c 	bl	8000d0c <__aeabi_fdiv>
 8001634:	4603      	mov	r3, r0
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff fc7a 	bl	8000f30 <__aeabi_f2uiz>
 800163c:	4602      	mov	r2, r0
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	651a      	str	r2, [r3, #80]	; 0x50
//	anglePsteps = anglePsteps+(anglePsteps*0.05);
	distPsteps = actualPosDistance * linearStepsMil; //steps to distanse
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	6a39      	ldr	r1, [r7, #32]
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff faab 	bl	8000ba4 <__aeabi_fmul>
 800164e:	4603      	mov	r3, r0
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff fc6d 	bl	8000f30 <__aeabi_f2uiz>
 8001656:	4602      	mov	r2, r0
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	64da      	str	r2, [r3, #76]	; 0x4c
//	lastPosLinear = distance;

// 1, 2, 3, 4, 6, 8, 9, 12, 18, 24, 36  72 -           .   

//	uint32_t periodM1 = 1200; //reduce to 600-400 mks for 32 microsteps
	uint32_t periodM1 = 30;
 800165c:	231e      	movs	r3, #30
 800165e:	61fb      	str	r3, [r7, #28]
	uint32_t psc = 72-1;
 8001660:	2347      	movs	r3, #71	; 0x47
 8001662:	61bb      	str	r3, [r7, #24]

	float delimiter=1;
 8001664:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001668:	617b      	str	r3, [r7, #20]
	float mnoj=1;
 800166a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800166e:	613b      	str	r3, [r7, #16]

	if (anglePsteps > distPsteps) {
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001678:	429a      	cmp	r2, r3
 800167a:	d951      	bls.n	8001720 <_ZN7RoboArm11Move2MotorsEff+0x278>

		htim1M1->Instance->PSC = psc;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	629a      	str	r2, [r3, #40]	; 0x28
		htim1M1->Instance->ARR = periodM1;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	69fa      	ldr	r2, [r7, #28]
 800168e:	62da      	str	r2, [r3, #44]	; 0x2c
		htim1M1->Instance->CCR1 = periodM1/2;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	69fa      	ldr	r2, [r7, #28]
 8001698:	0852      	lsrs	r2, r2, #1
 800169a:	635a      	str	r2, [r3, #52]	; 0x34

		delimiter = float(anglePsteps) / float(distPsteps);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fa27 	bl	8000af4 <__aeabi_ui2f>
 80016a6:	4604      	mov	r4, r0
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fa21 	bl	8000af4 <__aeabi_ui2f>
 80016b2:	4603      	mov	r3, r0
 80016b4:	4619      	mov	r1, r3
 80016b6:	4620      	mov	r0, r4
 80016b8:	f7ff fb28 	bl	8000d0c <__aeabi_fdiv>
 80016bc:	4603      	mov	r3, r0
 80016be:	617b      	str	r3, [r7, #20]
		mnoj = ceil(periodM1 * delimiter);
 80016c0:	69f8      	ldr	r0, [r7, #28]
 80016c2:	f7ff fa17 	bl	8000af4 <__aeabi_ui2f>
 80016c6:	4603      	mov	r3, r0
 80016c8:	6979      	ldr	r1, [r7, #20]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fa6a 	bl	8000ba4 <__aeabi_fmul>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fe19 	bl	800130a <_ZSt4ceilf>
 80016d8:	6138      	str	r0, [r7, #16]

		htim2M2->Instance->PSC = psc;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	629a      	str	r2, [r3, #40]	; 0x28
		htim2M2->Instance->ARR = mnoj;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	681c      	ldr	r4, [r3, #0]
 80016ea:	6938      	ldr	r0, [r7, #16]
 80016ec:	f7ff fc20 	bl	8000f30 <__aeabi_f2uiz>
 80016f0:	4603      	mov	r3, r0
 80016f2:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim2M2->Instance->CCR2 = mnoj / 2;
 80016f4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80016f8:	6938      	ldr	r0, [r7, #16]
 80016fa:	f7ff fb07 	bl	8000d0c <__aeabi_fdiv>
 80016fe:	4603      	mov	r3, r0
 8001700:	461a      	mov	r2, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	681c      	ldr	r4, [r3, #0]
 8001708:	4610      	mov	r0, r2
 800170a:	f7ff fc11 	bl	8000f30 <__aeabi_f2uiz>
 800170e:	4603      	mov	r3, r0
 8001710:	63a3      	str	r3, [r4, #56]	; 0x38
 8001712:	e056      	b.n	80017c2 <_ZN7RoboArm11Move2MotorsEff+0x31a>
 8001714:	40768000 	.word	0x40768000
 8001718:	48480000 	.word	0x48480000
 800171c:	43b40000 	.word	0x43b40000

	} else if (anglePsteps < distPsteps) {
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001728:	429a      	cmp	r2, r3
 800172a:	d24a      	bcs.n	80017c2 <_ZN7RoboArm11Move2MotorsEff+0x31a>

		htim2M2->Instance->PSC = psc;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	629a      	str	r2, [r3, #40]	; 0x28
		htim2M2->Instance->ARR = periodM1;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	69fa      	ldr	r2, [r7, #28]
 800173e:	62da      	str	r2, [r3, #44]	; 0x2c
		htim2M2->Instance->CCR2 = periodM1 / 2;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	69fa      	ldr	r2, [r7, #28]
 8001748:	0852      	lsrs	r2, r2, #1
 800174a:	639a      	str	r2, [r3, #56]	; 0x38

		delimiter = float(distPsteps) / float(anglePsteps);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff f9cf 	bl	8000af4 <__aeabi_ui2f>
 8001756:	4604      	mov	r4, r0
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff f9c9 	bl	8000af4 <__aeabi_ui2f>
 8001762:	4603      	mov	r3, r0
 8001764:	4619      	mov	r1, r3
 8001766:	4620      	mov	r0, r4
 8001768:	f7ff fad0 	bl	8000d0c <__aeabi_fdiv>
 800176c:	4603      	mov	r3, r0
 800176e:	617b      	str	r3, [r7, #20]
		mnoj = ceil(periodM1 * delimiter);
 8001770:	69f8      	ldr	r0, [r7, #28]
 8001772:	f7ff f9bf 	bl	8000af4 <__aeabi_ui2f>
 8001776:	4603      	mov	r3, r0
 8001778:	6979      	ldr	r1, [r7, #20]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fa12 	bl	8000ba4 <__aeabi_fmul>
 8001780:	4603      	mov	r3, r0
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fdc1 	bl	800130a <_ZSt4ceilf>
 8001788:	6138      	str	r0, [r7, #16]

		htim1M1->Instance->PSC = psc;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	629a      	str	r2, [r3, #40]	; 0x28
		htim1M1->Instance->ARR = mnoj;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	681c      	ldr	r4, [r3, #0]
 800179a:	6938      	ldr	r0, [r7, #16]
 800179c:	f7ff fbc8 	bl	8000f30 <__aeabi_f2uiz>
 80017a0:	4603      	mov	r3, r0
 80017a2:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim1M1->Instance->CCR1 = mnoj / 2;
 80017a4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80017a8:	6938      	ldr	r0, [r7, #16]
 80017aa:	f7ff faaf 	bl	8000d0c <__aeabi_fdiv>
 80017ae:	4603      	mov	r3, r0
 80017b0:	461a      	mov	r2, r3
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	681c      	ldr	r4, [r3, #0]
 80017b8:	4610      	mov	r0, r2
 80017ba:	f7ff fbb9 	bl	8000f30 <__aeabi_f2uiz>
 80017be:	4603      	mov	r3, r0
 80017c0:	6363      	str	r3, [r4, #52]	; 0x34
//		htim1M1->Instance->PSC = psc;
//		htim1M1->Instance->ARR = mnoj;
//		htim1M1->Instance->CCR1 = mnoj / 2;
//	}

	stateMoveM1 = true;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2201      	movs	r2, #1
 80017c6:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	stateMoveM2 = true;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2201      	movs	r2, #1
 80017ce:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101

	SetEnable(1, true);
 80017d2:	2201      	movs	r2, #1
 80017d4:	2101      	movs	r1, #1
 80017d6:	68f8      	ldr	r0, [r7, #12]
 80017d8:	f000 fb0e 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, true);
 80017dc:	2201      	movs	r2, #1
 80017de:	2102      	movs	r1, #2
 80017e0:	68f8      	ldr	r0, [r7, #12]
 80017e2:	f000 fb09 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>

	HAL_TIM_PWM_Start(htim1M1, TIM_CHANNEL_1);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2100      	movs	r1, #0
 80017ec:	4618      	mov	r0, r3
 80017ee:	f003 fb8d 	bl	8004f0c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim2M2, TIM_CHANNEL_2);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	2104      	movs	r1, #4
 80017f8:	4618      	mov	r0, r3
 80017fa:	f003 fb87 	bl	8004f0c <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(htim1M1);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	4618      	mov	r0, r3
 8001804:	f003 fab8 	bl	8004d78 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(htim2M2);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	4618      	mov	r0, r3
 800180e:	f003 fab3 	bl	8004d78 <HAL_TIM_Base_Start_IT>

	return 0;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	373c      	adds	r7, #60	; 0x3c
 8001818:	46bd      	mov	sp, r7
 800181a:	bd90      	pop	{r4, r7, pc}

0800181c <_ZN7RoboArm13SetBuserStateEi>:

int RoboArm::SetBuserState(int State){
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
    //State 1......9
    if (State > 0 && State < 10)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	dd24      	ble.n	8001876 <_ZN7RoboArm13SetBuserStateEi+0x5a>
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	2b09      	cmp	r3, #9
 8001830:	dc21      	bgt.n	8001876 <_ZN7RoboArm13SetBuserStateEi+0x5a>
    {
        for (int t = 0; t <= State; t++)
 8001832:	2300      	movs	r3, #0
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	e01a      	b.n	800186e <_ZN7RoboArm13SetBuserStateEi+0x52>
        {
            for (int i = 0; i <= 200; i++)
 8001838:	2300      	movs	r3, #0
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	e00e      	b.n	800185c <_ZN7RoboArm13SetBuserStateEi+0x40>
            {
                HAL_GPIO_TogglePin(Buser_GPIO_Port_Ind, Buser_Pin_Ind);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8001848:	4619      	mov	r1, r3
 800184a:	4610      	mov	r0, r2
 800184c:	f002 fa18 	bl	8003c80 <HAL_GPIO_TogglePin>
                HAL_Delay(1);
 8001850:	2001      	movs	r0, #1
 8001852:	f001 fe9d 	bl	8003590 <HAL_Delay>
            for (int i = 0; i <= 200; i++)
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	3301      	adds	r3, #1
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	2bc8      	cmp	r3, #200	; 0xc8
 8001860:	dded      	ble.n	800183e <_ZN7RoboArm13SetBuserStateEi+0x22>
            }
            HAL_Delay(100);
 8001862:	2064      	movs	r0, #100	; 0x64
 8001864:	f001 fe94 	bl	8003590 <HAL_Delay>
        for (int t = 0; t <= State; t++)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	3301      	adds	r3, #1
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	dde0      	ble.n	8001838 <_ZN7RoboArm13SetBuserStateEi+0x1c>
        }
    }
    return 0;
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <_ZN7RoboArm10SetGripperEi>:
	posNowDistance = defaultDistanse;

	return 0;
}

int RoboArm::SetGripper(int opcl) {
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]

	// 
	//TODO      
	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f003 fbd7 	bl	8005044 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	2104      	movs	r1, #4
 800189c:	4618      	mov	r0, r3
 800189e:	f003 fbd1 	bl	8005044 <HAL_TIM_PWM_Stop>

	HAL_TIM_Base_Stop_IT(htim1M1);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f003 fab2 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f003 faad 	bl	8004e10 <HAL_TIM_Base_Stop_IT>

	HAL_TIM_PWM_Stop(htim3M3, TIM_CHANNEL_2);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	2104      	movs	r1, #4
 80018bc:	4618      	mov	r0, r3
 80018be:	f003 fbc1 	bl	8005044 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(htim3M3);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 faa2 	bl	8004e10 <HAL_TIM_Base_Stop_IT>

	SetEnable(3, false);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2103      	movs	r1, #3
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f000 fa91 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>

	// , 1  2  
	// 
	if (opcl == 1) {
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d108      	bne.n	80018ee <_ZN7RoboArm10SetGripperEi+0x6e>
		HAL_GPIO_WritePin(Dir3_GPIO_Port_M3, Dir3_Pin_M3, GPIO_PIN_SET);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018e4:	2201      	movs	r2, #1
 80018e6:	4619      	mov	r1, r3
 80018e8:	f002 f9b2 	bl	8003c50 <HAL_GPIO_WritePin>
 80018ec:	e00a      	b.n	8001904 <_ZN7RoboArm10SetGripperEi+0x84>
	} else if (opcl == 0) {
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d107      	bne.n	8001904 <_ZN7RoboArm10SetGripperEi+0x84>
		HAL_GPIO_WritePin(Dir3_GPIO_Port_M3, Dir3_Pin_M3, GPIO_PIN_RESET);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018fc:	2200      	movs	r2, #0
 80018fe:	4619      	mov	r1, r3
 8001900:	f002 f9a6 	bl	8003c50 <HAL_GPIO_WritePin>
	}

	//   
	float periodM3 = 60.00;
 8001904:	4b1a      	ldr	r3, [pc, #104]	; (8001970 <_ZN7RoboArm10SetGripperEi+0xf0>)
 8001906:	60fb      	str	r3, [r7, #12]
	uint32_t psc3 = 72 - 1;
 8001908:	2347      	movs	r3, #71	; 0x47
 800190a:	60bb      	str	r3, [r7, #8]
	htim3M3->Instance->PSC = psc3;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	629a      	str	r2, [r3, #40]	; 0x28
	htim3M3->Instance->ARR = periodM3;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	681c      	ldr	r4, [r3, #0]
 800191c:	68f8      	ldr	r0, [r7, #12]
 800191e:	f7ff fb07 	bl	8000f30 <__aeabi_f2uiz>
 8001922:	4603      	mov	r3, r0
 8001924:	62e3      	str	r3, [r4, #44]	; 0x2c
	htim3M3->Instance->CCR2 = periodM3 / 2;
 8001926:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f7ff f9ee 	bl	8000d0c <__aeabi_fdiv>
 8001930:	4603      	mov	r3, r0
 8001932:	461a      	mov	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	681c      	ldr	r4, [r3, #0]
 800193a:	4610      	mov	r0, r2
 800193c:	f7ff faf8 	bl	8000f30 <__aeabi_f2uiz>
 8001940:	4603      	mov	r3, r0
 8001942:	63a3      	str	r3, [r4, #56]	; 0x38

	SetEnable(3, true);
 8001944:	2201      	movs	r2, #1
 8001946:	2103      	movs	r1, #3
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f000 fa55 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
	HAL_TIM_PWM_Start(htim3M3, TIM_CHANNEL_2);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	2104      	movs	r1, #4
 8001954:	4618      	mov	r0, r3
 8001956:	f003 fad9 	bl	8004f0c <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(htim3M3);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	4618      	mov	r0, r3
 8001960:	f003 fa0a 	bl	8004d78 <HAL_TIM_Base_Start_IT>
	return 0;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	bd90      	pop	{r4, r7, pc}
 800196e:	bf00      	nop
 8001970:	42700000 	.word	0x42700000

08001974 <_ZN7RoboArm13setPrintStateEb>:

int RoboArm::setPrintState(bool state) {
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	70fb      	strb	r3, [r7, #3]
	if (state) {
 8001980:	78fb      	ldrb	r3, [r7, #3]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d004      	beq.n	8001990 <_ZN7RoboArm13setPrintStateEb+0x1c>
		PrintAllState = true;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 800198e:	e003      	b.n	8001998 <_ZN7RoboArm13setPrintStateEb+0x24>
	} else {
		PrintAllState = false;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
	}
	return 0;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr

080019a4 <_ZN7RoboArm13getPrintStateEv>:

bool RoboArm::getPrintState() {
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	if (PrintAllState) {
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 310f 	ldrb.w	r3, [r3, #271]	; 0x10f
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <_ZN7RoboArm13getPrintStateEv+0x16>
		return true;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <_ZN7RoboArm13getPrintStateEv+0x18>
	} else {
		return false;
 80019ba:	2300      	movs	r3, #0
	}
}
 80019bc:	4618      	mov	r0, r3
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr

080019c6 <_ZN7RoboArm17SetMicrosteps4AllEh>:


int RoboArm::SetMicrosteps4All(uint8_t microsteps_per_step){
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	460b      	mov	r3, r1
 80019d0:	70fb      	strb	r3, [r7, #3]

	tmcd_angle.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	33a4      	adds	r3, #164	; 0xa4
 80019d6:	78fa      	ldrb	r2, [r7, #3]
 80019d8:	4611      	mov	r1, r2
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 faa6 	bl	8001f2c <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>
	tmcd_gripper.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	33cc      	adds	r3, #204	; 0xcc
 80019e4:	78fa      	ldrb	r2, [r7, #3]
 80019e6:	4611      	mov	r1, r2
 80019e8:	4618      	mov	r0, r3
 80019ea:	f000 fa9f 	bl	8001f2c <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>
	tmcd_linear.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	337c      	adds	r3, #124	; 0x7c
 80019f2:	78fa      	ldrb	r2, [r7, #3]
 80019f4:	4611      	mov	r1, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 fa98 	bl	8001f2c <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>

	return 0;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <_ZN7RoboArm15SetSettEncodersER19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>:

int RoboArm::SetSettEncoders(SPI_HandleTypeDef &arm_hspi1T,
		GPIO_TypeDef *CS_GPIO_Port_Enc1T, uint16_t CS_Pin_Enc1T,
		GPIO_TypeDef *CS_GPIO_Port_Enc2T, uint16_t CS_Pin_Enc2T,
		uint8_t ResolutionEncodersT) {
 8001a06:	b480      	push	{r7}
 8001a08:	b085      	sub	sp, #20
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	60f8      	str	r0, [r7, #12]
 8001a0e:	60b9      	str	r1, [r7, #8]
 8001a10:	607a      	str	r2, [r7, #4]
 8001a12:	807b      	strh	r3, [r7, #2]

	arm_hspi1 = &arm_hspi1T;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	661a      	str	r2, [r3, #96]	; 0x60
	CS_GPIO_Port_Enc1 = CS_GPIO_Port_Enc1T;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	669a      	str	r2, [r3, #104]	; 0x68
	CS_Pin_Enc1 = CS_Pin_Enc1T;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	887a      	ldrh	r2, [r7, #2]
 8001a24:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	CS_Pin_Enc2 = CS_Pin_Enc2T;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	8bba      	ldrh	r2, [r7, #28]
 8001a2c:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	CS_GPIO_Port_Enc2 = CS_GPIO_Port_Enc2T;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	69ba      	ldr	r2, [r7, #24]
 8001a34:	671a      	str	r2, [r3, #112]	; 0x70
	ResolutionEncoders = ResolutionEncodersT;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	return 0;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <_ZN7RoboArm16GetAngleEncodersEm>:

float RoboArm::GetAngleEncoders(uint32_t encoderValue) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
	//	https://www.cuidevices.com/product/resource/amt22.pdf
	return calculateAngle(encoderValue, ResolutionEncoders);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001a60:	4619      	mov	r1, r3
 8001a62:	4610      	mov	r0, r2
 8001a64:	f7ff fb72 	bl	800114c <calculateAngle>
 8001a68:	4603      	mov	r3, r0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <_ZN7RoboArm14GetLinEncodersEf>:

float RoboArm::GetLinEncoders(float ang) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
	float pos;
	if (inverseLinZero){
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 310e 	ldrb.w	r3, [r3, #270]	; 0x10e
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d008      	beq.n	8001a9a <_ZN7RoboArm14GetLinEncodersEf+0x26>
		ang = abs(360-ang);
 8001a88:	6839      	ldr	r1, [r7, #0]
 8001a8a:	480d      	ldr	r0, [pc, #52]	; (8001ac0 <_ZN7RoboArm14GetLinEncodersEf+0x4c>)
 8001a8c:	f7fe ff80 	bl	8000990 <__aeabi_fsub>
 8001a90:	4603      	mov	r3, r0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff fc2d 	bl	80012f2 <_ZSt3absf>
 8001a98:	6038      	str	r0, [r7, #0]
	}
	pos = ang * distMax / 360.0;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a9e:	6839      	ldr	r1, [r7, #0]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff f87f 	bl	8000ba4 <__aeabi_fmul>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4905      	ldr	r1, [pc, #20]	; (8001ac0 <_ZN7RoboArm14GetLinEncodersEf+0x4c>)
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff f92e 	bl	8000d0c <__aeabi_fdiv>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	60fb      	str	r3, [r7, #12]
	return pos;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	43b40000 	.word	0x43b40000

08001ac4 <_ZN7RoboArm14GetPosEncodersEh>:

uint32_t RoboArm::GetPosEncoders(uint8_t numEnc) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	460b      	mov	r3, r1
 8001ace:	70fb      	strb	r3, [r7, #3]
	switch (numEnc) {
 8001ad0:	78fb      	ldrb	r3, [r7, #3]
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d002      	beq.n	8001adc <_ZN7RoboArm14GetPosEncodersEh+0x18>
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d013      	beq.n	8001b02 <_ZN7RoboArm14GetPosEncodersEh+0x3e>
 8001ada:	e025      	b.n	8001b28 <_ZN7RoboArm14GetPosEncodersEh+0x64>
	case 1:
		posNowEnc1 = getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1,
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001af0:	f7ff fa7c 	bl	8000fec <getPositionSPI>
 8001af4:	4603      	mov	r3, r0
 8001af6:	461a      	mov	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	675a      	str	r2, [r3, #116]	; 0x74
				ResolutionEncoders);
		return posNowEnc1;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b00:	e013      	b.n	8001b2a <_ZN7RoboArm14GetPosEncodersEh+0x66>
		break;
	case 2:
		posNowEnc2 = getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2,
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f8b3 206c 	ldrh.w	r2, [r3, #108]	; 0x6c
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001b16:	f7ff fa69 	bl	8000fec <getPositionSPI>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	679a      	str	r2, [r3, #120]	; 0x78
				ResolutionEncoders);
		return posNowEnc2;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001b26:	e000      	b.n	8001b2a <_ZN7RoboArm14GetPosEncodersEh+0x66>
		break;
	default:
		return 1;
 8001b28:	2301      	movs	r3, #1
		break;
	}
	return 0;
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <_ZN7RoboArm6GetLinEv>:

float RoboArm::GetLin() {
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b088      	sub	sp, #32
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
	int attempts = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]

	uint32_t posnowT_2 = GetPosEncoders(2);
 8001b3e:	2102      	movs	r1, #2
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff ffbf 	bl	8001ac4 <_ZN7RoboArm14GetPosEncodersEh>
 8001b46:	61b8      	str	r0, [r7, #24]
	while (posnowT_2 == 0xFFFF && ++attempts < 3)
 8001b48:	e004      	b.n	8001b54 <_ZN7RoboArm6GetLinEv+0x22>
		posnowT_2 = GetPosEncoders(2); //try again
 8001b4a:	2102      	movs	r1, #2
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ffb9 	bl	8001ac4 <_ZN7RoboArm14GetPosEncodersEh>
 8001b52:	61b8      	str	r0, [r7, #24]
	while (posnowT_2 == 0xFFFF && ++attempts < 3)
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d107      	bne.n	8001b6e <_ZN7RoboArm6GetLinEv+0x3c>
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	3301      	adds	r3, #1
 8001b62:	61fb      	str	r3, [r7, #28]
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	dc01      	bgt.n	8001b6e <_ZN7RoboArm6GetLinEv+0x3c>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e000      	b.n	8001b70 <_ZN7RoboArm6GetLinEv+0x3e>
 8001b6e:	2300      	movs	r3, #0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1ea      	bne.n	8001b4a <_ZN7RoboArm6GetLinEv+0x18>

//	if (posnowT_2 == 0xFFFF) {
//		return -1;
//	}

	float ang_pos = GetAngleEncoders(posnowT_2);
 8001b74:	69b9      	ldr	r1, [r7, #24]
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff ff68 	bl	8001a4c <_ZN7RoboArm16GetAngleEncodersEm>
 8001b7c:	6138      	str	r0, [r7, #16]
	float pos_actual = GetLinEncoders(ang_pos);
 8001b7e:	6939      	ldr	r1, [r7, #16]
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f7ff ff77 	bl	8001a74 <_ZN7RoboArm14GetLinEncodersEf>
 8001b86:	60f8      	str	r0, [r7, #12]
	float pos = pos_actual + defaultDistanse;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001b8e:	4619      	mov	r1, r3
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	f7fe feff 	bl	8000994 <__addsf3>
 8001b96:	4603      	mov	r3, r0
 8001b98:	617b      	str	r3, [r7, #20]
	if (pos > distMax)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	6978      	ldr	r0, [r7, #20]
 8001ba2:	f7ff f9bb 	bl	8000f1c <__aeabi_fcmpgt>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d007      	beq.n	8001bbc <_ZN7RoboArm6GetLinEv+0x8a>
		pos -= distMax;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	6978      	ldr	r0, [r7, #20]
 8001bb4:	f7fe feec 	bl	8000990 <__aeabi_fsub>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	617b      	str	r3, [r7, #20]

	return pos;
 8001bbc:	697b      	ldr	r3, [r7, #20]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3720      	adds	r7, #32
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <_ZN7RoboArm6GetAngEv>:

float RoboArm::GetAng() {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	int attempts = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
	uint32_t posnowT_1 = GetPosEncoders(1);
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ff74 	bl	8001ac4 <_ZN7RoboArm14GetPosEncodersEh>
 8001bdc:	6138      	str	r0, [r7, #16]
	while (posnowT_1 == 0xFFFF && ++attempts < 3)
 8001bde:	e004      	b.n	8001bea <_ZN7RoboArm6GetAngEv+0x22>
		posnowT_1 = GetPosEncoders(1); //try again
 8001be0:	2101      	movs	r1, #1
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f7ff ff6e 	bl	8001ac4 <_ZN7RoboArm14GetPosEncodersEh>
 8001be8:	6138      	str	r0, [r7, #16]
	while (posnowT_1 == 0xFFFF && ++attempts < 3)
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d107      	bne.n	8001c04 <_ZN7RoboArm6GetAngEv+0x3c>
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	dc01      	bgt.n	8001c04 <_ZN7RoboArm6GetAngEv+0x3c>
 8001c00:	2301      	movs	r3, #1
 8001c02:	e000      	b.n	8001c06 <_ZN7RoboArm6GetAngEv+0x3e>
 8001c04:	2300      	movs	r3, #0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1ea      	bne.n	8001be0 <_ZN7RoboArm6GetAngEv+0x18>

//	if (posnowT_1 == 0xFFFF) {
//			return -1;
//	}

	float ang_actual = GetAngleEncoders(posnowT_1);
 8001c0a:	6939      	ldr	r1, [r7, #16]
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff ff1d 	bl	8001a4c <_ZN7RoboArm16GetAngleEncodersEm>
 8001c12:	60b8      	str	r0, [r7, #8]
	float ang = ang_actual + defaultAngle;//arm.ShiftZeroAng(ang_actual);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	68b8      	ldr	r0, [r7, #8]
 8001c1e:	f7fe feb9 	bl	8000994 <__addsf3>
 8001c22:	4603      	mov	r3, r0
 8001c24:	60fb      	str	r3, [r7, #12]
	if (ang > 360.0)
 8001c26:	4909      	ldr	r1, [pc, #36]	; (8001c4c <_ZN7RoboArm6GetAngEv+0x84>)
 8001c28:	68f8      	ldr	r0, [r7, #12]
 8001c2a:	f7ff f977 	bl	8000f1c <__aeabi_fcmpgt>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d005      	beq.n	8001c40 <_ZN7RoboArm6GetAngEv+0x78>
			ang -= 360.0;
 8001c34:	4905      	ldr	r1, [pc, #20]	; (8001c4c <_ZN7RoboArm6GetAngEv+0x84>)
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f7fe feaa 	bl	8000990 <__aeabi_fsub>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	60fb      	str	r3, [r7, #12]
	return ang;
 8001c40:	68fb      	ldr	r3, [r7, #12]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	43b40000 	.word	0x43b40000

08001c50 <_ZN7RoboArm15SetZeroEncodersEv>:

int RoboArm::SetZeroEncoders() {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	HAL_Delay(300);
 8001c58:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001c5c:	f001 fc98 	bl	8003590 <HAL_Delay>
	getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001c74:	f7ff f9ba 	bl	8000fec <getPositionSPI>
			ResolutionEncoders);
	getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2,
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f8b3 206c 	ldrh.w	r2, [r3, #108]	; 0x6c
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001c8c:	f7ff f9ae 	bl	8000fec <getPositionSPI>
			ResolutionEncoders);
	//	resetAMT22();
	setZeroSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	f7ff fa32 	bl	8001108 <setZeroSPI>
	setZeroSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	f7ff fa28 	bl	8001108 <setZeroSPI>
	HAL_Delay(250);
 8001cb8:	20fa      	movs	r0, #250	; 0xfa
 8001cba:	f001 fc69 	bl	8003590 <HAL_Delay>
	return 0;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_ZN7RoboArm13SetSettMotorsER20__UART_HandleTypeDefR17TIM_HandleTypeDefS3_S3_P12GPIO_TypeDeftS5_tS5_tS5_tS5_tS5_tS5_t>:
		GPIO_TypeDef *Dir2_GPIO_Port_M2T, uint16_t Dir2_Pin_M2T,
		GPIO_TypeDef *Dir3_GPIO_Port_M3T, uint16_t Dir3_Pin_M3T,
		GPIO_TypeDef *En1_GPIO_Port_M1T, uint16_t En1_Pin_M1T,
		GPIO_TypeDef *En2_GPIO_Port_M2T, uint16_t En2_Pin_M2T,
		GPIO_TypeDef *En3_GPIO_Port_M3T, uint16_t En3_Pin_M3T,
		GPIO_TypeDef *Buser_GPIO_Port_IndT, uint16_t Buser_Pin_IndT){
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
 8001cd4:	603b      	str	r3, [r7, #0]
//		UART_HandleTypeDef &huart_tmcT) {
	htim1M1 = &htim1;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	605a      	str	r2, [r3, #4]
	htim2M2 = &htim2;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	683a      	ldr	r2, [r7, #0]
 8001ce0:	609a      	str	r2, [r3, #8]
	htim3M3 = &htim3;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	60da      	str	r2, [r3, #12]

	Dir1_GPIO_Port_M1 = Dir1_GPIO_Port_M1T;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	69fa      	ldr	r2, [r7, #28]
 8001cec:	615a      	str	r2, [r3, #20]
	Dir1_Pin_M1 = Dir1_Pin_M1T;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	8c3a      	ldrh	r2, [r7, #32]
 8001cf2:	831a      	strh	r2, [r3, #24]
	Dir2_GPIO_Port_M2 = Dir2_GPIO_Port_M2T;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cf8:	61da      	str	r2, [r3, #28]
	Dir2_Pin_M2 = Dir2_Pin_M2T;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001cfe:	841a      	strh	r2, [r3, #32]
	Dir3_GPIO_Port_M3 = Dir3_GPIO_Port_M3T;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d04:	625a      	str	r2, [r3, #36]	; 0x24
	Dir3_Pin_M3 = Dir3_Pin_M3T;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001d0a:	851a      	strh	r2, [r3, #40]	; 0x28

	En1_GPIO_Port_M1 = En1_GPIO_Port_M1T;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d10:	62da      	str	r2, [r3, #44]	; 0x2c
	En1_Pin_M1 = En1_Pin_M1T;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8001d16:	861a      	strh	r2, [r3, #48]	; 0x30
	En2_GPIO_Port_M2 = En2_GPIO_Port_M2T;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d1c:	635a      	str	r2, [r3, #52]	; 0x34
	En2_Pin_M2 = En2_Pin_M2T;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001d24:	871a      	strh	r2, [r3, #56]	; 0x38
	En3_GPIO_Port_M3 = En3_GPIO_Port_M3T;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001d2a:	63da      	str	r2, [r3, #60]	; 0x3c
	En3_Pin_M3 = En3_Pin_M3T;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8001d32:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

	En3_GPIO_Port_M3 = En3_GPIO_Port_M3T;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001d3a:	63da      	str	r2, [r3, #60]	; 0x3c
	En3_Pin_M3 = En3_Pin_M3T;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8001d42:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	Buser_GPIO_Port_Ind = Buser_GPIO_Port_IndT;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d4a:	645a      	str	r2, [r3, #68]	; 0x44
	Buser_Pin_Ind = Buser_Pin_IndT;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001d52:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

	SetEnable(1, true);
 8001d56:	2201      	movs	r2, #1
 8001d58:	2101      	movs	r1, #1
 8001d5a:	68f8      	ldr	r0, [r7, #12]
 8001d5c:	f000 f84c 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, true);
 8001d60:	2201      	movs	r2, #1
 8001d62:	2102      	movs	r1, #2
 8001d64:	68f8      	ldr	r0, [r7, #12]
 8001d66:	f000 f847 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
	SetEnable(3, true);
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	2103      	movs	r1, #3
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f000 f842 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>

	tmcd_angle.setup(&huartTmc, 115200, tmcd_angle.SERIAL_ADDRESS_0);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f103 00a4 	add.w	r0, r3, #164	; 0xa4
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d80:	68b9      	ldr	r1, [r7, #8]
 8001d82:	f000 f88e 	bl	8001ea2 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>
	tmcd_gripper.setup(&huartTmc, 115200, tmcd_gripper.SERIAL_ADDRESS_2);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f103 00cc 	add.w	r0, r3, #204	; 0xcc
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d92:	68b9      	ldr	r1, [r7, #8]
 8001d94:	f000 f885 	bl	8001ea2 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>
	tmcd_linear.setup(&huartTmc, 115200, tmcd_linear.SERIAL_ADDRESS_1);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f103 007c 	add.w	r0, r3, #124	; 0x7c
 8001d9e:	2301      	movs	r3, #1
 8001da0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001da4:	68b9      	ldr	r1, [r7, #8]
 8001da6:	f000 f87c 	bl	8001ea2 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>

	tmcd_angle.enable();
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	33a4      	adds	r3, #164	; 0xa4
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 f88c 	bl	8001ecc <_ZN7TMC22096enableEv>

//	tmcd_angle.disableAutomaticCurrentScaling();
//	tmcd_angle.disableAutomaticGradientAdaptation();

	tmcd_gripper.enable();
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	33cc      	adds	r3, #204	; 0xcc
 8001db8:	4618      	mov	r0, r3
 8001dba:	f000 f887 	bl	8001ecc <_ZN7TMC22096enableEv>

//	tmcd_gripper.disableAutomaticCurrentScaling();
//	tmcd_gripper.disableAutomaticGradientAdaptation();

	tmcd_linear.enable();
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	337c      	adds	r3, #124	; 0x7c
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f000 f882 	bl	8001ecc <_ZN7TMC22096enableEv>

//	tmcd_linear.disableAutomaticCurrentScaling();
//	tmcd_linear.disableAutomaticGradientAdaptation();

	SetMicrosteps4All(7);
 8001dc8:	2107      	movs	r1, #7
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	f7ff fdfb 	bl	80019c6 <_ZN7RoboArm17SetMicrosteps4AllEh>



	SetEnable(1, false);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f000 f80f 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, false);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2102      	movs	r1, #2
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 f80a 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
	SetEnable(3, false);
 8001de4:	2200      	movs	r2, #0
 8001de6:	2103      	movs	r1, #3
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f000 f805 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>

	return 0;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <_ZN7RoboArm9SetEnableEtb>:

int RoboArm::SetEnable(uint16_t numMotor, bool state) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	807b      	strh	r3, [r7, #2]
 8001e04:	4613      	mov	r3, r2
 8001e06:	707b      	strb	r3, [r7, #1]

	GPIO_PinState pinSet;

	if (state) {
 8001e08:	787b      	ldrb	r3, [r7, #1]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d002      	beq.n	8001e14 <_ZN7RoboArm9SetEnableEtb+0x1c>
		pinSet = GPIO_PIN_RESET;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	73fb      	strb	r3, [r7, #15]
 8001e12:	e001      	b.n	8001e18 <_ZN7RoboArm9SetEnableEtb+0x20>
	} else {
		pinSet = GPIO_PIN_SET;
 8001e14:	2301      	movs	r3, #1
 8001e16:	73fb      	strb	r3, [r7, #15]
	}

	if (numMotor == 1) {
 8001e18:	887b      	ldrh	r3, [r7, #2]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d108      	bne.n	8001e30 <_ZN7RoboArm9SetEnableEtb+0x38>
		HAL_GPIO_WritePin(En1_GPIO_Port_M1, En1_Pin_M1, pinSet);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001e26:	7bfa      	ldrb	r2, [r7, #15]
 8001e28:	4619      	mov	r1, r3
 8001e2a:	f001 ff11 	bl	8003c50 <HAL_GPIO_WritePin>
 8001e2e:	e017      	b.n	8001e60 <_ZN7RoboArm9SetEnableEtb+0x68>
	} else if (numMotor == 2) {
 8001e30:	887b      	ldrh	r3, [r7, #2]
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d108      	bne.n	8001e48 <_ZN7RoboArm9SetEnableEtb+0x50>
		HAL_GPIO_WritePin(En2_GPIO_Port_M2, En2_Pin_M2, pinSet);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001e3e:	7bfa      	ldrb	r2, [r7, #15]
 8001e40:	4619      	mov	r1, r3
 8001e42:	f001 ff05 	bl	8003c50 <HAL_GPIO_WritePin>
 8001e46:	e00b      	b.n	8001e60 <_ZN7RoboArm9SetEnableEtb+0x68>
	} else if (numMotor == 3) {
 8001e48:	887b      	ldrh	r3, [r7, #2]
 8001e4a:	2b03      	cmp	r3, #3
 8001e4c:	d108      	bne.n	8001e60 <_ZN7RoboArm9SetEnableEtb+0x68>
		HAL_GPIO_WritePin(En3_GPIO_Port_M3, En3_Pin_M3, pinSet);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e58:	7bfa      	ldrb	r2, [r7, #15]
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	f001 fef8 	bl	8003c50 <HAL_GPIO_WritePin>
	}

	return 0;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <_ZN7TMC2209C1Ev>:
//
// ----------------------------------------------------------------------------
#include "TMC2209.h"
#include "main.h"

TMC2209::TMC2209() {
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2203      	movs	r2, #3
 8001e76:	f883 2020 	strb.w	r2, [r3, #32]
	serial_baud_rate_ = 115200;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e80:	601a      	str	r2, [r3, #0]
	serial_address_ = SERIAL_ADDRESS_3;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2203      	movs	r2, #3
 8001e86:	711a      	strb	r2, [r3, #4]
	hardware_enable_pin_ = -1;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e8e:	80da      	strh	r2, [r3, #6]
	cool_step_enabled_ = false;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	761a      	strb	r2, [r3, #24]
}
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bc80      	pop	{r7}
 8001ea0:	4770      	bx	lr

08001ea2 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>:

void TMC2209::setup(UART_HandleTypeDef *tmc_uart,long serial_baud_rate, SerialAddress serial_address) {
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b084      	sub	sp, #16
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	60f8      	str	r0, [r7, #12]
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	607a      	str	r2, [r7, #4]
 8001eae:	70fb      	strb	r3, [r7, #3]
	tmcuart=tmc_uart;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	609a      	str	r2, [r3, #8]
	initialize(serial_baud_rate, serial_address);
 8001eb6:	78fb      	ldrb	r3, [r7, #3]
 8001eb8:	461a      	mov	r2, r3
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f000 f8b7 	bl	8002030 <_ZN7TMC220910initializeElNS_13SerialAddressE>
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <_ZN7TMC22096enableEv>:
//
////  pinMode(hardware_enable_pin_, OUTPUT);
////  digitalWrite(hardware_enable_pin_, HIGH);
//}
//
void TMC2209::enable() {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	if (hardware_enable_pin_ >= 0) {
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	db0f      	blt.n	8001efe <_ZN7TMC22096enableEv+0x32>
		HAL_GPIO_WritePin(En1_GPIO_Port, En1_Pin, GPIO_PIN_RESET);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2120      	movs	r1, #32
 8001ee2:	4810      	ldr	r0, [pc, #64]	; (8001f24 <_ZN7TMC22096enableEv+0x58>)
 8001ee4:	f001 feb4 	bl	8003c50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(En2_GPIO_Port, En2_Pin, GPIO_PIN_RESET);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2101      	movs	r1, #1
 8001eec:	480d      	ldr	r0, [pc, #52]	; (8001f24 <_ZN7TMC22096enableEv+0x58>)
 8001eee:	f001 feaf 	bl	8003c50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(En3_GPIO_Port, En3_Pin, GPIO_PIN_RESET);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ef8:	480b      	ldr	r0, [pc, #44]	; (8001f28 <_ZN7TMC22096enableEv+0x5c>)
 8001efa:	f001 fea9 	bl	8003c50 <HAL_GPIO_WritePin>
		//  digitalWrite(hardware_enable_pin_, LOW);
	}
	chopper_config_.toff = toff_;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f04:	f003 030f 	and.w	r3, r3, #15
 8001f08:	b2d9      	uxtb	r1, r3
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	7f13      	ldrb	r3, [r2, #28]
 8001f0e:	f361 0303 	bfi	r3, r1, #0, #4
 8001f12:	7713      	strb	r3, [r2, #28]
	writeStoredChopperConfig();
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f000 f9b8 	bl	800228a <_ZN7TMC220924writeStoredChopperConfigEv>
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40010800 	.word	0x40010800
 8001f28:	40010c00 	.word	0x40010c00

08001f2c <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>:
//		++exponent;
//	}
//	setMicrostepsPerStepPowerOfTwo(exponent);
//}
//
void TMC2209::setMicrostepsPerStepPowerOfTwo(uint8_t exponent) {
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	460b      	mov	r3, r1
 8001f36:	70fb      	strb	r3, [r7, #3]
	switch (exponent) {
 8001f38:	78fb      	ldrb	r3, [r7, #3]
 8001f3a:	2b07      	cmp	r3, #7
 8001f3c:	d84a      	bhi.n	8001fd4 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xa8>
 8001f3e:	a201      	add	r2, pc, #4	; (adr r2, 8001f44 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0x18>)
 8001f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f44:	08001f65 	.word	0x08001f65
 8001f48:	08001f73 	.word	0x08001f73
 8001f4c:	08001f81 	.word	0x08001f81
 8001f50:	08001f8f 	.word	0x08001f8f
 8001f54:	08001f9d 	.word	0x08001f9d
 8001f58:	08001fab 	.word	0x08001fab
 8001f5c:	08001fb9 	.word	0x08001fb9
 8001f60:	08001fc7 	.word	0x08001fc7
	case 0: {
		chopper_config_.mres = MRES_001;
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	7fd3      	ldrb	r3, [r2, #31]
 8001f68:	2108      	movs	r1, #8
 8001f6a:	f361 0303 	bfi	r3, r1, #0, #4
 8001f6e:	77d3      	strb	r3, [r2, #31]
		break;
 8001f70:	e036      	b.n	8001fe0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 1: {
		chopper_config_.mres = MRES_002;
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	7fd3      	ldrb	r3, [r2, #31]
 8001f76:	2107      	movs	r1, #7
 8001f78:	f361 0303 	bfi	r3, r1, #0, #4
 8001f7c:	77d3      	strb	r3, [r2, #31]
		break;
 8001f7e:	e02f      	b.n	8001fe0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 2: {
		chopper_config_.mres = MRES_004;
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	7fd3      	ldrb	r3, [r2, #31]
 8001f84:	2106      	movs	r1, #6
 8001f86:	f361 0303 	bfi	r3, r1, #0, #4
 8001f8a:	77d3      	strb	r3, [r2, #31]
		break;
 8001f8c:	e028      	b.n	8001fe0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 3: {
		chopper_config_.mres = MRES_008;
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	7fd3      	ldrb	r3, [r2, #31]
 8001f92:	2105      	movs	r1, #5
 8001f94:	f361 0303 	bfi	r3, r1, #0, #4
 8001f98:	77d3      	strb	r3, [r2, #31]
		break;
 8001f9a:	e021      	b.n	8001fe0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 4: {
		chopper_config_.mres = MRES_016;
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	7fd3      	ldrb	r3, [r2, #31]
 8001fa0:	2104      	movs	r1, #4
 8001fa2:	f361 0303 	bfi	r3, r1, #0, #4
 8001fa6:	77d3      	strb	r3, [r2, #31]
		break;
 8001fa8:	e01a      	b.n	8001fe0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 5: {
		chopper_config_.mres = MRES_032;
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	7fd3      	ldrb	r3, [r2, #31]
 8001fae:	2103      	movs	r1, #3
 8001fb0:	f361 0303 	bfi	r3, r1, #0, #4
 8001fb4:	77d3      	strb	r3, [r2, #31]
		break;
 8001fb6:	e013      	b.n	8001fe0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 6: {
		chopper_config_.mres = MRES_064;
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	7fd3      	ldrb	r3, [r2, #31]
 8001fbc:	2102      	movs	r1, #2
 8001fbe:	f361 0303 	bfi	r3, r1, #0, #4
 8001fc2:	77d3      	strb	r3, [r2, #31]
		break;
 8001fc4:	e00c      	b.n	8001fe0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 7: {
		chopper_config_.mres = MRES_128;
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	7fd3      	ldrb	r3, [r2, #31]
 8001fca:	2101      	movs	r1, #1
 8001fcc:	f361 0303 	bfi	r3, r1, #0, #4
 8001fd0:	77d3      	strb	r3, [r2, #31]
		break;
 8001fd2:	e005      	b.n	8001fe0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 8:
	default: {
		chopper_config_.mres = MRES_256;
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	7fd3      	ldrb	r3, [r2, #31]
 8001fd8:	f36f 0303 	bfc	r3, #0, #4
 8001fdc:	77d3      	strb	r3, [r2, #31]
		break;
 8001fde:	bf00      	nop
	}
	}
	writeStoredChopperConfig();
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f952 	bl	800228a <_ZN7TMC220924writeStoredChopperConfigEv>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop

08001ff0 <_ZN7TMC220927enableInverseMotorDirectionEv>:
//	driver_current_.ihold = hold_current;
//	driver_current_.iholddelay = hold_delay;
//	writeStoredDriverCurrent();
//}
//
void TMC2209::enableInverseMotorDirection() {
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	global_config_.shaft = 1;
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	7b13      	ldrb	r3, [r2, #12]
 8001ffc:	f043 0308 	orr.w	r3, r3, #8
 8002000:	7313      	strb	r3, [r2, #12]
	writeStoredGlobalConfig();
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 f932 	bl	800226c <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <_ZN7TMC220928disableInverseMotorDirectionEv>:

void TMC2209::disableInverseMotorDirection() {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	global_config_.shaft = 0;
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	7b13      	ldrb	r3, [r2, #12]
 800201c:	f36f 03c3 	bfc	r3, #3, #1
 8002020:	7313      	strb	r3, [r2, #12]
	writeStoredGlobalConfig();
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f922 	bl	800226c <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 8002028:	bf00      	nop
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <_ZN7TMC220910initializeElNS_13SerialAddressE>:
//	return read(ADDRESS_MSCNT);
//}
//
//// private
///* EDITED */
void TMC2209::initialize(long serial_baud_rate, SerialAddress serial_address) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	4613      	mov	r3, r2
 800203c:	71fb      	strb	r3, [r7, #7]
	serial_baud_rate_ = serial_baud_rate;
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	601a      	str	r2, [r3, #0]

	setOperationModeToSerial(serial_address);
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	4619      	mov	r1, r3
 8002048:	68f8      	ldr	r0, [r7, #12]
 800204a:	f000 f807 	bl	800205c <_ZN7TMC220924setOperationModeToSerialENS_13SerialAddressE>
	setRegistersToDefaults();
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 f82c 	bl	80020ac <_ZN7TMC220922setRegistersToDefaultsEv>
	//minimizeMotorCurrent();
//	setRunCurrent(100);
//	disable();
//	disableAutomaticCurrentScaling();
//	disableAutomaticGradientAdaptation();
}
 8002054:	bf00      	nop
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <_ZN7TMC220924setOperationModeToSerialENS_13SerialAddressE>:
//
////	  tmcuart->RxXferCount = 0;
//
//}
//
void TMC2209::setOperationModeToSerial(SerialAddress serial_address) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	70fb      	strb	r3, [r7, #3]
	serial_address_ = serial_address;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	78fa      	ldrb	r2, [r7, #3]
 800206c:	711a      	strb	r2, [r3, #4]

	global_config_.bytes = 0;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	60da      	str	r2, [r3, #12]
	global_config_.i_scale_analog = 0;
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	7b13      	ldrb	r3, [r2, #12]
 8002078:	f36f 0300 	bfc	r3, #0, #1
 800207c:	7313      	strb	r3, [r2, #12]
	global_config_.pdn_disable = 1;
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	7b13      	ldrb	r3, [r2, #12]
 8002082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002086:	7313      	strb	r3, [r2, #12]
	global_config_.mstep_reg_select = 1;
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	7b13      	ldrb	r3, [r2, #12]
 800208c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002090:	7313      	strb	r3, [r2, #12]
	global_config_.multistep_filt = 1;
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	7b53      	ldrb	r3, [r2, #13]
 8002096:	f043 0301 	orr.w	r3, r3, #1
 800209a:	7353      	strb	r3, [r2, #13]

	writeStoredGlobalConfig();
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f8e5 	bl	800226c <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 80020a2:	bf00      	nop
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
	...

080020ac <_ZN7TMC220922setRegistersToDefaultsEv>:

void TMC2209::setRegistersToDefaults() {
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
	driver_current_.bytes = 0;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	611a      	str	r2, [r3, #16]
	driver_current_.ihold = IHOLD_DEFAULT;
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	7c13      	ldrb	r3, [r2, #16]
 80020be:	2110      	movs	r1, #16
 80020c0:	f361 0304 	bfi	r3, r1, #0, #5
 80020c4:	7413      	strb	r3, [r2, #16]
	driver_current_.irun = IRUN_DEFAULT;
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	7c53      	ldrb	r3, [r2, #17]
 80020ca:	f043 031f 	orr.w	r3, r3, #31
 80020ce:	7453      	strb	r3, [r2, #17]
	driver_current_.iholddelay = IHOLDDELAY_DEFAULT;
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	7c93      	ldrb	r3, [r2, #18]
 80020d4:	2101      	movs	r1, #1
 80020d6:	f361 0303 	bfi	r3, r1, #0, #4
 80020da:	7493      	strb	r3, [r2, #18]
	write(ADDRESS_IHOLD_IRUN, driver_current_.bytes);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	461a      	mov	r2, r3
 80020e2:	2110      	movs	r1, #16
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 f885 	bl	80021f4 <_ZN7TMC22095writeEhm>

	chopper_config_.bytes = CHOPPER_CONFIG_DEFAULT;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a2a      	ldr	r2, [pc, #168]	; (8002198 <_ZN7TMC220922setRegistersToDefaultsEv+0xec>)
 80020ee:	61da      	str	r2, [r3, #28]
	chopper_config_.tbl = TBL_DEFAULT;
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	69d3      	ldr	r3, [r2, #28]
 80020f4:	2102      	movs	r1, #2
 80020f6:	f361 33d0 	bfi	r3, r1, #15, #2
 80020fa:	61d3      	str	r3, [r2, #28]
	chopper_config_.hend = HEND_DEFAULT;
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	8b93      	ldrh	r3, [r2, #28]
 8002100:	f36f 13ca 	bfc	r3, #7, #4
 8002104:	8393      	strh	r3, [r2, #28]
	chopper_config_.hstart = HSTART_DEFAULT;
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	7f13      	ldrb	r3, [r2, #28]
 800210a:	2105      	movs	r1, #5
 800210c:	f361 1306 	bfi	r3, r1, #4, #3
 8002110:	7713      	strb	r3, [r2, #28]
	chopper_config_.toff = TOFF_DEFAULT;
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	7f13      	ldrb	r3, [r2, #28]
 8002116:	2103      	movs	r1, #3
 8002118:	f361 0303 	bfi	r3, r1, #0, #4
 800211c:	7713      	strb	r3, [r2, #28]
	write(ADDRESS_CHOPCONF, chopper_config_.bytes);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	461a      	mov	r2, r3
 8002124:	216c      	movs	r1, #108	; 0x6c
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f864 	bl	80021f4 <_ZN7TMC22095writeEhm>

	pwm_config_.bytes = PWM_CONFIG_DEFAULT;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a1b      	ldr	r2, [pc, #108]	; (800219c <_ZN7TMC220922setRegistersToDefaultsEv+0xf0>)
 8002130:	625a      	str	r2, [r3, #36]	; 0x24
	write(ADDRESS_PWMCONF, pwm_config_.bytes);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002136:	461a      	mov	r2, r3
 8002138:	2170      	movs	r1, #112	; 0x70
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 f85a 	bl	80021f4 <_ZN7TMC22095writeEhm>

	cool_config_.bytes = COOLCONF_DEFAULT;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	615a      	str	r2, [r3, #20]
	write(ADDRESS_COOLCONF, cool_config_.bytes);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	461a      	mov	r2, r3
 800214c:	2142      	movs	r1, #66	; 0x42
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f850 	bl	80021f4 <_ZN7TMC22095writeEhm>

	write(ADDRESS_TPOWERDOWN, TPOWERDOWN_DEFAULT);
 8002154:	2214      	movs	r2, #20
 8002156:	2111      	movs	r1, #17
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 f84b 	bl	80021f4 <_ZN7TMC22095writeEhm>
	write(ADDRESS_TPWMTHRS, TPWMTHRS_DEFAULT);
 800215e:	2200      	movs	r2, #0
 8002160:	2113      	movs	r1, #19
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f846 	bl	80021f4 <_ZN7TMC22095writeEhm>
	write(ADDRESS_VACTUAL, VACTUAL_DEFAULT);
 8002168:	2200      	movs	r2, #0
 800216a:	2122      	movs	r1, #34	; 0x22
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 f841 	bl	80021f4 <_ZN7TMC22095writeEhm>
	write(ADDRESS_TCOOLTHRS, TCOOLTHRS_DEFAULT);
 8002172:	2200      	movs	r2, #0
 8002174:	2114      	movs	r1, #20
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 f83c 	bl	80021f4 <_ZN7TMC22095writeEhm>
	write(ADDRESS_SGTHRS, SGTHRS_DEFAULT);
 800217c:	2200      	movs	r2, #0
 800217e:	2140      	movs	r1, #64	; 0x40
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 f837 	bl	80021f4 <_ZN7TMC22095writeEhm>
	write(ADDRESS_COOLCONF, COOLCONF_DEFAULT);
 8002186:	2200      	movs	r2, #0
 8002188:	2142      	movs	r1, #66	; 0x42
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f832 	bl	80021f4 <_ZN7TMC22095writeEhm>
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	10000053 	.word	0x10000053
 800219c:	c10d0024 	.word	0xc10d0024

080021a0 <_ZN7TMC220911reverseDataEm>:
//	driver_current_.irun = CURRENT_SETTING_MIN;
//	driver_current_.ihold = CURRENT_SETTING_MIN;
//	writeStoredDriverCurrent();
//}
//
uint32_t TMC2209::reverseData(uint32_t data) {
 80021a0:	b480      	push	{r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
	uint32_t reversed_data = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
	uint8_t right_shift;
	uint8_t left_shift;
	for (uint8_t i = 0; i < DATA_SIZE; ++i) {
 80021ae:	2300      	movs	r3, #0
 80021b0:	72fb      	strb	r3, [r7, #11]
 80021b2:	e016      	b.n	80021e2 <_ZN7TMC220911reverseDataEm+0x42>
		right_shift = (DATA_SIZE - i - 1) * BITS_PER_BYTE;
 80021b4:	7afb      	ldrb	r3, [r7, #11]
 80021b6:	f1c3 0303 	rsb	r3, r3, #3
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	72bb      	strb	r3, [r7, #10]
		left_shift = i * BITS_PER_BYTE;
 80021c0:	7afb      	ldrb	r3, [r7, #11]
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	727b      	strb	r3, [r7, #9]
		reversed_data |= ((data >> right_shift) & BYTE_MAX_VALUE) << left_shift;
 80021c6:	7abb      	ldrb	r3, [r7, #10]
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	fa22 f303 	lsr.w	r3, r2, r3
 80021ce:	b2da      	uxtb	r2, r3
 80021d0:	7a7b      	ldrb	r3, [r7, #9]
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	4313      	orrs	r3, r2
 80021da:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < DATA_SIZE; ++i) {
 80021dc:	7afb      	ldrb	r3, [r7, #11]
 80021de:	3301      	adds	r3, #1
 80021e0:	72fb      	strb	r3, [r7, #11]
 80021e2:	7afb      	ldrb	r3, [r7, #11]
 80021e4:	2b03      	cmp	r3, #3
 80021e6:	d9e5      	bls.n	80021b4 <_ZN7TMC220911reverseDataEm+0x14>
	}
	return reversed_data;
 80021e8:	68fb      	ldr	r3, [r7, #12]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr

080021f4 <_ZN7TMC22095writeEhm>:
//	for (uint8_t i = 0; i < datagram_size; ++i) {
//		byte = serialRead();
//	}*/
//}
//
void TMC2209::write(uint8_t register_address, uint32_t data) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	460b      	mov	r3, r1
 80021fe:	607a      	str	r2, [r7, #4]
 8002200:	72fb      	strb	r3, [r7, #11]
	WriteReadReplyDatagram write_datagram;
	write_datagram.bytes = 0;
 8002202:	f04f 0200 	mov.w	r2, #0
 8002206:	f04f 0300 	mov.w	r3, #0
 800220a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	write_datagram.sync = SYNC;
 800220e:	7c3b      	ldrb	r3, [r7, #16]
 8002210:	2205      	movs	r2, #5
 8002212:	f362 0303 	bfi	r3, r2, #0, #4
 8002216:	743b      	strb	r3, [r7, #16]
	write_datagram.serial_address = serial_address_;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	791b      	ldrb	r3, [r3, #4]
 800221c:	747b      	strb	r3, [r7, #17]
	write_datagram.register_address = register_address;
 800221e:	7afb      	ldrb	r3, [r7, #11]
 8002220:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002224:	b2da      	uxtb	r2, r3
 8002226:	7cbb      	ldrb	r3, [r7, #18]
 8002228:	f362 0306 	bfi	r3, r2, #0, #7
 800222c:	74bb      	strb	r3, [r7, #18]
	write_datagram.rw = RW_WRITE;
 800222e:	7cbb      	ldrb	r3, [r7, #18]
 8002230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002234:	74bb      	strb	r3, [r7, #18]
	write_datagram.data = reverseData(data);
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	68f8      	ldr	r0, [r7, #12]
 800223a:	f7ff ffb1 	bl	80021a0 <_ZN7TMC220911reverseDataEm>
 800223e:	4603      	mov	r3, r0
 8002240:	f8c7 3013 	str.w	r3, [r7, #19]
	write_datagram.crc = calculateCrc(write_datagram, WRITE_READ_REPLY_DATAGRAM_SIZE);
 8002244:	f107 0310 	add.w	r3, r7, #16
 8002248:	2208      	movs	r2, #8
 800224a:	4619      	mov	r1, r3
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f000 f82b 	bl	80022a8 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h>
 8002252:	4603      	mov	r3, r0
 8002254:	75fb      	strb	r3, [r7, #23]
	sendDatagramUnidirectional(write_datagram, WRITE_READ_REPLY_DATAGRAM_SIZE);
 8002256:	f107 0310 	add.w	r3, r7, #16
 800225a:	2208      	movs	r2, #8
 800225c:	4619      	mov	r1, r3
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f000 f871 	bl	8002346 <_ZN7TMC220926sendDatagramUnidirectionalINS_22WriteReadReplyDatagramEEEvRT_h>
}
 8002264:	bf00      	nop
 8002266:	3718      	adds	r7, #24
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <_ZN7TMC220923writeStoredGlobalConfigEv>:
//uint8_t TMC2209::holdDelaySettingToPercent(uint8_t hold_delay_setting) {
//	uint8_t percent = map(hold_delay_setting, HOLD_DELAY_MIN, HOLD_DELAY_MAX, PERCENT_MIN, PERCENT_MAX);
//	return percent;
//}
//
void TMC2209::writeStoredGlobalConfig() {
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
	write(ADDRESS_GCONF, global_config_.bytes);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	461a      	mov	r2, r3
 800227a:	2100      	movs	r1, #0
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f7ff ffb9 	bl	80021f4 <_ZN7TMC22095writeEhm>
}
 8002282:	bf00      	nop
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <_ZN7TMC220924writeStoredChopperConfigEv>:
//	if (cool_step_enabled_) {
//		write(ADDRESS_COOLCONF, cool_config_.bytes);
//	}
//}
//
void TMC2209::writeStoredChopperConfig() {
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
	write(ADDRESS_CHOPCONF, chopper_config_.bytes);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	461a      	mov	r2, r3
 8002298:	216c      	movs	r1, #108	; 0x6c
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff ffaa 	bl	80021f4 <_ZN7TMC22095writeEhm>
}
 80022a0:	bf00      	nop
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h>:
uint8_t TMC2209::calculateCrc(Datagram &datagram, uint8_t datagram_size) {
 80022a8:	b4f0      	push	{r4, r5, r6, r7}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	4613      	mov	r3, r2
 80022b4:	71fb      	strb	r3, [r7, #7]
	uint8_t crc = 0;
 80022b6:	2300      	movs	r3, #0
 80022b8:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < (datagram_size - 1); ++i) {
 80022ba:	2300      	movs	r3, #0
 80022bc:	757b      	strb	r3, [r7, #21]
 80022be:	e037      	b.n	8002330 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x88>
		byte = (datagram.bytes >> (i * BITS_PER_BYTE)) & BYTE_MAX_VALUE;
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c6:	7d79      	ldrb	r1, [r7, #21]
 80022c8:	00c9      	lsls	r1, r1, #3
 80022ca:	f1c1 0620 	rsb	r6, r1, #32
 80022ce:	f1a1 0020 	sub.w	r0, r1, #32
 80022d2:	fa22 f401 	lsr.w	r4, r2, r1
 80022d6:	fa03 f606 	lsl.w	r6, r3, r6
 80022da:	4334      	orrs	r4, r6
 80022dc:	fa23 f000 	lsr.w	r0, r3, r0
 80022e0:	4304      	orrs	r4, r0
 80022e2:	fa23 f501 	lsr.w	r5, r3, r1
 80022e6:	4623      	mov	r3, r4
 80022e8:	75bb      	strb	r3, [r7, #22]
		for (uint8_t j = 0; j < BITS_PER_BYTE; ++j) {
 80022ea:	2300      	movs	r3, #0
 80022ec:	753b      	strb	r3, [r7, #20]
 80022ee:	e019      	b.n	8002324 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x7c>
			if ((crc >> 7) ^ (byte & 0x01)) {
 80022f0:	7dfb      	ldrb	r3, [r7, #23]
 80022f2:	09db      	lsrs	r3, r3, #7
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	7dbb      	ldrb	r3, [r7, #22]
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	429a      	cmp	r2, r3
 8002300:	d007      	beq.n	8002312 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x6a>
				crc = (crc << 1) ^ 0x07;
 8002302:	7dfb      	ldrb	r3, [r7, #23]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	b25b      	sxtb	r3, r3
 8002308:	f083 0307 	eor.w	r3, r3, #7
 800230c:	b25b      	sxtb	r3, r3
 800230e:	75fb      	strb	r3, [r7, #23]
 8002310:	e002      	b.n	8002318 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x70>
				crc = crc << 1;
 8002312:	7dfb      	ldrb	r3, [r7, #23]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	75fb      	strb	r3, [r7, #23]
			byte = byte >> 1;
 8002318:	7dbb      	ldrb	r3, [r7, #22]
 800231a:	085b      	lsrs	r3, r3, #1
 800231c:	75bb      	strb	r3, [r7, #22]
		for (uint8_t j = 0; j < BITS_PER_BYTE; ++j) {
 800231e:	7d3b      	ldrb	r3, [r7, #20]
 8002320:	3301      	adds	r3, #1
 8002322:	753b      	strb	r3, [r7, #20]
 8002324:	7d3b      	ldrb	r3, [r7, #20]
 8002326:	2b07      	cmp	r3, #7
 8002328:	d9e2      	bls.n	80022f0 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x48>
	for (uint8_t i = 0; i < (datagram_size - 1); ++i) {
 800232a:	7d7b      	ldrb	r3, [r7, #21]
 800232c:	3301      	adds	r3, #1
 800232e:	757b      	strb	r3, [r7, #21]
 8002330:	7d7a      	ldrb	r2, [r7, #21]
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	3b01      	subs	r3, #1
 8002336:	429a      	cmp	r2, r3
 8002338:	dbc2      	blt.n	80022c0 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x18>
	return crc;
 800233a:	7dfb      	ldrb	r3, [r7, #23]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3718      	adds	r7, #24
 8002340:	46bd      	mov	sp, r7
 8002342:	bcf0      	pop	{r4, r5, r6, r7}
 8002344:	4770      	bx	lr

08002346 <_ZN7TMC220926sendDatagramUnidirectionalINS_22WriteReadReplyDatagramEEEvRT_h>:
void TMC2209::sendDatagramUnidirectional(Datagram &datagram, uint8_t datagram_size) {
 8002346:	b580      	push	{r7, lr}
 8002348:	b084      	sub	sp, #16
 800234a:	af00      	add	r7, sp, #0
 800234c:	60f8      	str	r0, [r7, #12]
 800234e:	60b9      	str	r1, [r7, #8]
 8002350:	4613      	mov	r3, r2
 8002352:	71fb      	strb	r3, [r7, #7]
	HAL_HalfDuplex_EnableTransmitter(tmcuart);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	4618      	mov	r0, r3
 800235a:	f003 ff7b 	bl	8006254 <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(tmcuart, (uint8_t *)(&datagram), datagram_size, HAL_MAX_DELAY);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6898      	ldr	r0, [r3, #8]
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	b29a      	uxth	r2, r3
 8002366:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800236a:	68b9      	ldr	r1, [r7, #8]
 800236c:	f003 fc23 	bl	8005bb6 <HAL_UART_Transmit>
}
 8002370:	bf00      	nop
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b092      	sub	sp, #72	; 0x48
 800237c:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800237e:	f001 f8a5 	bl	80034cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002382:	f000 f965 	bl	8002650 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002386:	f000 fbb5 	bl	8002af4 <_ZL12MX_GPIO_Initv>
  MX_USART1_UART_Init();
 800238a:	f000 fb57 	bl	8002a3c <_ZL19MX_USART1_UART_Initv>
  MX_TIM1_Init();
 800238e:	f000 f9ed 	bl	800276c <_ZL12MX_TIM1_Initv>
  MX_TIM2_Init();
 8002392:	f000 fa83 	bl	800289c <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 8002396:	f000 fae9 	bl	800296c <_ZL12MX_TIM3_Initv>
  MX_USART2_UART_Init();
 800239a:	f000 fb7d 	bl	8002a98 <_ZL19MX_USART2_UART_Initv>
  MX_SPI1_Init();
 800239e:	f000 f9a9 	bl	80026f4 <_ZL12MX_SPI1_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim1);
 80023a2:	4895      	ldr	r0, [pc, #596]	; (80025f8 <main+0x280>)
 80023a4:	f002 fc90 	bl	8004cc8 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Init(&htim2);
 80023a8:	4894      	ldr	r0, [pc, #592]	; (80025fc <main+0x284>)
 80023aa:	f002 fc8d 	bl	8004cc8 <HAL_TIM_Base_Init>

  arm.SetSettMotors(huart2,htim1, htim2, htim3, Dir1_GPIO_Port, Dir1_Pin,
 80023ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023b2:	930e      	str	r3, [sp, #56]	; 0x38
 80023b4:	4b92      	ldr	r3, [pc, #584]	; (8002600 <main+0x288>)
 80023b6:	930d      	str	r3, [sp, #52]	; 0x34
 80023b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023bc:	930c      	str	r3, [sp, #48]	; 0x30
 80023be:	4b91      	ldr	r3, [pc, #580]	; (8002604 <main+0x28c>)
 80023c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80023c2:	2301      	movs	r3, #1
 80023c4:	930a      	str	r3, [sp, #40]	; 0x28
 80023c6:	4b8e      	ldr	r3, [pc, #568]	; (8002600 <main+0x288>)
 80023c8:	9309      	str	r3, [sp, #36]	; 0x24
 80023ca:	2320      	movs	r3, #32
 80023cc:	9308      	str	r3, [sp, #32]
 80023ce:	4b8c      	ldr	r3, [pc, #560]	; (8002600 <main+0x288>)
 80023d0:	9307      	str	r3, [sp, #28]
 80023d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023d6:	9306      	str	r3, [sp, #24]
 80023d8:	4b8a      	ldr	r3, [pc, #552]	; (8002604 <main+0x28c>)
 80023da:	9305      	str	r3, [sp, #20]
 80023dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023e0:	9304      	str	r3, [sp, #16]
 80023e2:	4b88      	ldr	r3, [pc, #544]	; (8002604 <main+0x28c>)
 80023e4:	9303      	str	r3, [sp, #12]
 80023e6:	2340      	movs	r3, #64	; 0x40
 80023e8:	9302      	str	r3, [sp, #8]
 80023ea:	4b85      	ldr	r3, [pc, #532]	; (8002600 <main+0x288>)
 80023ec:	9301      	str	r3, [sp, #4]
 80023ee:	4b86      	ldr	r3, [pc, #536]	; (8002608 <main+0x290>)
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	4b82      	ldr	r3, [pc, #520]	; (80025fc <main+0x284>)
 80023f4:	4a80      	ldr	r2, [pc, #512]	; (80025f8 <main+0x280>)
 80023f6:	4985      	ldr	r1, [pc, #532]	; (800260c <main+0x294>)
 80023f8:	4885      	ldr	r0, [pc, #532]	; (8002610 <main+0x298>)
 80023fa:	f7ff fc65 	bl	8001cc8 <_ZN7RoboArm13SetSettMotorsER20__UART_HandleTypeDefR17TIM_HandleTypeDefS3_S3_P12GPIO_TypeDeftS5_tS5_tS5_tS5_tS5_tS5_t>
		  Dir2_GPIO_Port, Dir2_Pin, Dir3_GPIO_Port, Dir3_Pin, En1_GPIO_Port,
		  En1_Pin, En2_GPIO_Port, En2_Pin, En3_GPIO_Port, En3_Pin,
		  Buser_GPIO_Port, Buser_Pin);

  arm.SetSettEncoders(hspi1, CS1_GPIO_Port, CS1_Pin, CS2_GPIO_Port, CS2_Pin,
 80023fe:	230e      	movs	r3, #14
 8002400:	9302      	str	r3, [sp, #8]
 8002402:	2302      	movs	r3, #2
 8002404:	9301      	str	r3, [sp, #4]
 8002406:	4b7f      	ldr	r3, [pc, #508]	; (8002604 <main+0x28c>)
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	2301      	movs	r3, #1
 800240c:	4a7d      	ldr	r2, [pc, #500]	; (8002604 <main+0x28c>)
 800240e:	4981      	ldr	r1, [pc, #516]	; (8002614 <main+0x29c>)
 8002410:	487f      	ldr	r0, [pc, #508]	; (8002610 <main+0x298>)
 8002412:	f7ff faf8 	bl	8001a06 <_ZN7RoboArm15SetSettEncodersER19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>
		  14);
  un_now.params.hold = 0;
 8002416:	4b80      	ldr	r3, [pc, #512]	; (8002618 <main+0x2a0>)
 8002418:	2200      	movs	r2, #0
 800241a:	609a      	str	r2, [r3, #8]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  HAL_UART_Receive_IT (&huart1, str, 1);
  HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 800241c:	220c      	movs	r2, #12
 800241e:	497f      	ldr	r1, [pc, #508]	; (800261c <main+0x2a4>)
 8002420:	487f      	ldr	r0, [pc, #508]	; (8002620 <main+0x2a8>)
 8002422:	f003 fc4b 	bl	8005cbc <HAL_UART_Receive_IT>
  arm.setPrintState(true);
 8002426:	2101      	movs	r1, #1
 8002428:	4879      	ldr	r0, [pc, #484]	; (8002610 <main+0x298>)
 800242a:	f7ff faa3 	bl	8001974 <_ZN7RoboArm13setPrintStateEb>

  arm.SetBuserState(8);
 800242e:	2108      	movs	r1, #8
 8002430:	4877      	ldr	r0, [pc, #476]	; (8002610 <main+0x298>)
 8002432:	f7ff f9f3 	bl	800181c <_ZN7RoboArm13SetBuserStateEi>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(Led1_GPIO_Port, Led1_Pin);
 8002436:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800243a:	4872      	ldr	r0, [pc, #456]	; (8002604 <main+0x28c>)
 800243c:	f001 fc20 	bl	8003c80 <HAL_GPIO_TogglePin>
			  HAL_GPIO_TogglePin(Buser_GPIO_Port, Buser_Pin);
			  HAL_Delay(1);
	      }
	  }

	  HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 8002440:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002444:	4877      	ldr	r0, [pc, #476]	; (8002624 <main+0x2ac>)
 8002446:	f001 fc1b 	bl	8003c80 <HAL_GPIO_TogglePin>

	  if (startFirstMove) {
 800244a:	4b77      	ldr	r3, [pc, #476]	; (8002628 <main+0x2b0>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d024      	beq.n	800249c <main+0x124>
		  startFirstMove = false;
 8002452:	4b75      	ldr	r3, [pc, #468]	; (8002628 <main+0x2b0>)
 8002454:	2200      	movs	r2, #0
 8002456:	701a      	strb	r2, [r3, #0]

		  if (un_now.params.hold != 0){
 8002458:	4b6f      	ldr	r3, [pc, #444]	; (8002618 <main+0x2a0>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d009      	beq.n	8002474 <main+0xfc>
			  allowMove = false;
 8002460:	4b72      	ldr	r3, [pc, #456]	; (800262c <main+0x2b4>)
 8002462:	2200      	movs	r2, #0
 8002464:	701a      	strb	r2, [r3, #0]
			  un_now.params.hold = 0;
 8002466:	4b6c      	ldr	r3, [pc, #432]	; (8002618 <main+0x2a0>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
			  arm.SetGripper(0);
 800246c:	2100      	movs	r1, #0
 800246e:	4868      	ldr	r0, [pc, #416]	; (8002610 <main+0x298>)
 8002470:	f7ff fa06 	bl	8001880 <_ZN7RoboArm10SetGripperEi>
		  }
		  while (!allowMove) {}
 8002474:	bf00      	nop
 8002476:	4b6d      	ldr	r3, [pc, #436]	; (800262c <main+0x2b4>)
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	f083 0301 	eor.w	r3, r3, #1
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b00      	cmp	r3, #0
 8002482:	d1f8      	bne.n	8002476 <main+0xfe>
		  if (allowMove) {
 8002484:	4b69      	ldr	r3, [pc, #420]	; (800262c <main+0x2b4>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d007      	beq.n	800249c <main+0x124>
			  arm.Move2Motors(un_to.params.ang, un_to.params.lin);
 800248c:	4b68      	ldr	r3, [pc, #416]	; (8002630 <main+0x2b8>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	4a67      	ldr	r2, [pc, #412]	; (8002630 <main+0x2b8>)
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	4619      	mov	r1, r3
 8002496:	485e      	ldr	r0, [pc, #376]	; (8002610 <main+0x298>)
 8002498:	f7ff f806 	bl	80014a8 <_ZN7RoboArm11Move2MotorsEff>
//			  }
////			  arm.MoveCorrectPosition(un_to.params.ang, un_to.params.lin);
//		  }
//	  }

	  if (timerFT1 && timerFT2) {
 800249c:	4b65      	ldr	r3, [pc, #404]	; (8002634 <main+0x2bc>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d041      	beq.n	8002528 <main+0x1b0>
 80024a4:	4b64      	ldr	r3, [pc, #400]	; (8002638 <main+0x2c0>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d03d      	beq.n	8002528 <main+0x1b0>
		  timerFT1 = false;
 80024ac:	4b61      	ldr	r3, [pc, #388]	; (8002634 <main+0x2bc>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	701a      	strb	r2, [r3, #0]
		  timerFT2 = false;
 80024b2:	4b61      	ldr	r3, [pc, #388]	; (8002638 <main+0x2c0>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	701a      	strb	r2, [r3, #0]
		  un_now.params.lin = un_to.params.lin;
 80024b8:	4b5d      	ldr	r3, [pc, #372]	; (8002630 <main+0x2b8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a56      	ldr	r2, [pc, #344]	; (8002618 <main+0x2a0>)
 80024be:	6013      	str	r3, [r2, #0]
		  un_now.params.ang = un_to.params.ang;
 80024c0:	4b5b      	ldr	r3, [pc, #364]	; (8002630 <main+0x2b8>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	4a54      	ldr	r2, [pc, #336]	; (8002618 <main+0x2a0>)
 80024c6:	6053      	str	r3, [r2, #4]

		  //    
		  if (un_now.params.hold != un_to.params.hold) {
 80024c8:	4b53      	ldr	r3, [pc, #332]	; (8002618 <main+0x2a0>)
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	4b58      	ldr	r3, [pc, #352]	; (8002630 <main+0x2b8>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d00c      	beq.n	80024ee <main+0x176>
			  gripperMoveFinished = false;
 80024d4:	4b59      	ldr	r3, [pc, #356]	; (800263c <main+0x2c4>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	701a      	strb	r2, [r3, #0]
			  un_now.params.hold = un_to.params.hold;
 80024da:	4b55      	ldr	r3, [pc, #340]	; (8002630 <main+0x2b8>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	4a4e      	ldr	r2, [pc, #312]	; (8002618 <main+0x2a0>)
 80024e0:	6093      	str	r3, [r2, #8]
			  arm.SetGripper(un_to.params.hold);
 80024e2:	4b53      	ldr	r3, [pc, #332]	; (8002630 <main+0x2b8>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	4619      	mov	r1, r3
 80024e8:	4849      	ldr	r0, [pc, #292]	; (8002610 <main+0x298>)
 80024ea:	f7ff f9c9 	bl	8001880 <_ZN7RoboArm10SetGripperEi>
		  }
		  while (!gripperMoveFinished) {}
 80024ee:	bf00      	nop
 80024f0:	4b52      	ldr	r3, [pc, #328]	; (800263c <main+0x2c4>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	f083 0301 	eor.w	r3, r3, #1
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1f8      	bne.n	80024f0 <main+0x178>
		  if (gripperMoveFinished) {
 80024fe:	4b4f      	ldr	r3, [pc, #316]	; (800263c <main+0x2c4>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d010      	beq.n	8002528 <main+0x1b0>
			  un_send.params.lin = 0;
 8002506:	4b4e      	ldr	r3, [pc, #312]	; (8002640 <main+0x2c8>)
 8002508:	f04f 0200 	mov.w	r2, #0
 800250c:	601a      	str	r2, [r3, #0]
			  un_send.params.ang = 0;
 800250e:	4b4c      	ldr	r3, [pc, #304]	; (8002640 <main+0x2c8>)
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	605a      	str	r2, [r3, #4]
			  un_send.params.hold = 10;
 8002516:	4b4a      	ldr	r3, [pc, #296]	; (8002640 <main+0x2c8>)
 8002518:	220a      	movs	r2, #10
 800251a:	609a      	str	r2, [r3, #8]
			  HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 800251c:	230c      	movs	r3, #12
 800251e:	220c      	movs	r2, #12
 8002520:	4947      	ldr	r1, [pc, #284]	; (8002640 <main+0x2c8>)
 8002522:	483f      	ldr	r0, [pc, #252]	; (8002620 <main+0x2a8>)
 8002524:	f003 fb47 	bl	8005bb6 <HAL_UART_Transmit>
					  12);
		  }

	  }

	  if (arm.getPrintState() && sendDataFlag) {
 8002528:	4839      	ldr	r0, [pc, #228]	; (8002610 <main+0x298>)
 800252a:	f7ff fa3b 	bl	80019a4 <_ZN7RoboArm13getPrintStateEv>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d005      	beq.n	8002540 <main+0x1c8>
 8002534:	4b43      	ldr	r3, [pc, #268]	; (8002644 <main+0x2cc>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <main+0x1c8>
 800253c:	2301      	movs	r3, #1
 800253e:	e000      	b.n	8002542 <main+0x1ca>
 8002540:	2300      	movs	r3, #0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d01d      	beq.n	8002582 <main+0x20a>
		  sendDataFlag = false;
 8002546:	4b3f      	ldr	r3, [pc, #252]	; (8002644 <main+0x2cc>)
 8002548:	2200      	movs	r2, #0
 800254a:	701a      	strb	r2, [r3, #0]

		  float lin = arm.GetLin();
 800254c:	4830      	ldr	r0, [pc, #192]	; (8002610 <main+0x298>)
 800254e:	f7ff faf0 	bl	8001b32 <_ZN7RoboArm6GetLinEv>
 8002552:	6078      	str	r0, [r7, #4]
		  un_send.params.lin = lin;
 8002554:	4a3a      	ldr	r2, [pc, #232]	; (8002640 <main+0x2c8>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6013      	str	r3, [r2, #0]
//		  un_send.params.lin = arm.ShiftZeroLin(lin);
		  HAL_Delay(1);
 800255a:	2001      	movs	r0, #1
 800255c:	f001 f818 	bl	8003590 <HAL_Delay>

		  float ang = arm.GetAng();
 8002560:	482b      	ldr	r0, [pc, #172]	; (8002610 <main+0x298>)
 8002562:	f7ff fb31 	bl	8001bc8 <_ZN7RoboArm6GetAngEv>
 8002566:	6038      	str	r0, [r7, #0]
		  un_send.params.ang = ang;
 8002568:	4a35      	ldr	r2, [pc, #212]	; (8002640 <main+0x2c8>)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	6053      	str	r3, [r2, #4]
//		  un_send.params.ang = arm.ShiftZeroAng(ang);

		  un_send.params.hold = un_now.params.hold;
 800256e:	4b2a      	ldr	r3, [pc, #168]	; (8002618 <main+0x2a0>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	4a33      	ldr	r2, [pc, #204]	; (8002640 <main+0x2c8>)
 8002574:	6093      	str	r3, [r2, #8]

		  HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 8002576:	230c      	movs	r3, #12
 8002578:	220c      	movs	r2, #12
 800257a:	4931      	ldr	r1, [pc, #196]	; (8002640 <main+0x2c8>)
 800257c:	4828      	ldr	r0, [pc, #160]	; (8002620 <main+0x2a8>)
 800257e:	f003 fb1a 	bl	8005bb6 <HAL_UART_Transmit>
				  12);

	  }

	  if (stopHand) {
 8002582:	4b31      	ldr	r3, [pc, #196]	; (8002648 <main+0x2d0>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d016      	beq.n	80025b8 <main+0x240>
		  stopHand = false;
 800258a:	4b2f      	ldr	r3, [pc, #188]	; (8002648 <main+0x2d0>)
 800258c:	2200      	movs	r2, #0
 800258e:	701a      	strb	r2, [r3, #0]
		  arm.EmergencyStop();
 8002590:	481f      	ldr	r0, [pc, #124]	; (8002610 <main+0x298>)
 8002592:	f7fe ff45 	bl	8001420 <_ZN7RoboArm13EmergencyStopEv>
		  un_send.params.lin = 0;
 8002596:	4b2a      	ldr	r3, [pc, #168]	; (8002640 <main+0x2c8>)
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
		  un_send.params.ang = 0;
 800259e:	4b28      	ldr	r3, [pc, #160]	; (8002640 <main+0x2c8>)
 80025a0:	f04f 0200 	mov.w	r2, #0
 80025a4:	605a      	str	r2, [r3, #4]
		  un_send.params.hold = 10;
 80025a6:	4b26      	ldr	r3, [pc, #152]	; (8002640 <main+0x2c8>)
 80025a8:	220a      	movs	r2, #10
 80025aa:	609a      	str	r2, [r3, #8]
		  HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 80025ac:	230c      	movs	r3, #12
 80025ae:	220c      	movs	r2, #12
 80025b0:	4923      	ldr	r1, [pc, #140]	; (8002640 <main+0x2c8>)
 80025b2:	481b      	ldr	r0, [pc, #108]	; (8002620 <main+0x2a8>)
 80025b4:	f003 faff 	bl	8005bb6 <HAL_UART_Transmit>
				  12);
	  }

	  if (setZeroFlag) {
 80025b8:	4b24      	ldr	r3, [pc, #144]	; (800264c <main+0x2d4>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d016      	beq.n	80025ee <main+0x276>
		  setZeroFlag = false;
 80025c0:	4b22      	ldr	r3, [pc, #136]	; (800264c <main+0x2d4>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	701a      	strb	r2, [r3, #0]
		  arm.SetZeroEncoders();
 80025c6:	4812      	ldr	r0, [pc, #72]	; (8002610 <main+0x298>)
 80025c8:	f7ff fb42 	bl	8001c50 <_ZN7RoboArm15SetZeroEncodersEv>
//		  arm.SetSoftwareZero();
		  un_send.params.lin = 0;
 80025cc:	4b1c      	ldr	r3, [pc, #112]	; (8002640 <main+0x2c8>)
 80025ce:	f04f 0200 	mov.w	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
		  un_send.params.ang = 0;
 80025d4:	4b1a      	ldr	r3, [pc, #104]	; (8002640 <main+0x2c8>)
 80025d6:	f04f 0200 	mov.w	r2, #0
 80025da:	605a      	str	r2, [r3, #4]
		  un_send.params.hold = 10;
 80025dc:	4b18      	ldr	r3, [pc, #96]	; (8002640 <main+0x2c8>)
 80025de:	220a      	movs	r2, #10
 80025e0:	609a      	str	r2, [r3, #8]
		  HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 80025e2:	230c      	movs	r3, #12
 80025e4:	220c      	movs	r2, #12
 80025e6:	4916      	ldr	r1, [pc, #88]	; (8002640 <main+0x2c8>)
 80025e8:	480d      	ldr	r0, [pc, #52]	; (8002620 <main+0x2a8>)
 80025ea:	f003 fae4 	bl	8005bb6 <HAL_UART_Transmit>
				  12);
	  }

	  HAL_Delay(10);
 80025ee:	200a      	movs	r0, #10
 80025f0:	f000 ffce 	bl	8003590 <HAL_Delay>
  }
 80025f4:	e71f      	b.n	8002436 <main+0xbe>
 80025f6:	bf00      	nop
 80025f8:	20000084 	.word	0x20000084
 80025fc:	200000cc 	.word	0x200000cc
 8002600:	40010800 	.word	0x40010800
 8002604:	40010c00 	.word	0x40010c00
 8002608:	20000114 	.word	0x20000114
 800260c:	200001a4 	.word	0x200001a4
 8002610:	20000238 	.word	0x20000238
 8002614:	2000002c 	.word	0x2000002c
 8002618:	20000224 	.word	0x20000224
 800261c:	200001ec 	.word	0x200001ec
 8002620:	2000015c 	.word	0x2000015c
 8002624:	40011000 	.word	0x40011000
 8002628:	200001f8 	.word	0x200001f8
 800262c:	20000000 	.word	0x20000000
 8002630:	20000218 	.word	0x20000218
 8002634:	200001fc 	.word	0x200001fc
 8002638:	200001fd 	.word	0x200001fd
 800263c:	20000001 	.word	0x20000001
 8002640:	2000020c 	.word	0x2000020c
 8002644:	200001f9 	.word	0x200001f9
 8002648:	200001fa 	.word	0x200001fa
 800264c:	200001fb 	.word	0x200001fb

08002650 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b090      	sub	sp, #64	; 0x40
 8002654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002656:	f107 0318 	add.w	r3, r7, #24
 800265a:	2228      	movs	r2, #40	; 0x28
 800265c:	2100      	movs	r1, #0
 800265e:	4618      	mov	r0, r3
 8002660:	f004 f93c 	bl	80068dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002664:	1d3b      	adds	r3, r7, #4
 8002666:	2200      	movs	r2, #0
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	605a      	str	r2, [r3, #4]
 800266c:	609a      	str	r2, [r3, #8]
 800266e:	60da      	str	r2, [r3, #12]
 8002670:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002672:	2301      	movs	r3, #1
 8002674:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002676:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800267a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800267c:	2300      	movs	r3, #0
 800267e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002680:	2301      	movs	r3, #1
 8002682:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002684:	2302      	movs	r3, #2
 8002686:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002688:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800268c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800268e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002692:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002694:	f107 0318 	add.w	r3, r7, #24
 8002698:	4618      	mov	r0, r3
 800269a:	f001 fb23 	bl	8003ce4 <HAL_RCC_OscConfig>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf14      	ite	ne
 80026a4:	2301      	movne	r3, #1
 80026a6:	2300      	moveq	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 80026ae:	f000 fc47 	bl	8002f40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026b2:	230f      	movs	r3, #15
 80026b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026b6:	2302      	movs	r3, #2
 80026b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	2102      	movs	r1, #2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f001 fd8b 	bl	80041e8 <HAL_RCC_ClockConfig>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	bf14      	ite	ne
 80026d8:	2301      	movne	r3, #1
 80026da:	2300      	moveq	r3, #0
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80026e2:	f000 fc2d 	bl	8002f40 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80026e6:	f001 fe69 	bl	80043bc <HAL_RCC_EnableCSS>
}
 80026ea:	bf00      	nop
 80026ec:	3740      	adds	r7, #64	; 0x40
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <_ZL12MX_SPI1_Initv>:
  * @param None HAL_Delay(1);
	      }
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80026f8:	4b1a      	ldr	r3, [pc, #104]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 80026fa:	4a1b      	ldr	r2, [pc, #108]	; (8002768 <_ZL12MX_SPI1_Initv+0x74>)
 80026fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026fe:	4b19      	ldr	r3, [pc, #100]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 8002700:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002704:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002706:	4b17      	ldr	r3, [pc, #92]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 8002708:	2200      	movs	r2, #0
 800270a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800270c:	4b15      	ldr	r3, [pc, #84]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 800270e:	2200      	movs	r2, #0
 8002710:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002712:	4b14      	ldr	r3, [pc, #80]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 8002714:	2200      	movs	r2, #0
 8002716:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002718:	4b12      	ldr	r3, [pc, #72]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 800271a:	2200      	movs	r2, #0
 800271c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800271e:	4b11      	ldr	r3, [pc, #68]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 8002720:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002724:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002726:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 8002728:	2218      	movs	r2, #24
 800272a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800272c:	4b0d      	ldr	r3, [pc, #52]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 800272e:	2200      	movs	r2, #0
 8002730:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002732:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 8002734:	2200      	movs	r2, #0
 8002736:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002738:	4b0a      	ldr	r3, [pc, #40]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 800273a:	2200      	movs	r2, #0
 800273c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800273e:	4b09      	ldr	r3, [pc, #36]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 8002740:	220a      	movs	r2, #10
 8002742:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002744:	4807      	ldr	r0, [pc, #28]	; (8002764 <_ZL12MX_SPI1_Initv+0x70>)
 8002746:	f001 fee9 	bl	800451c <HAL_SPI_Init>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	bf14      	ite	ne
 8002750:	2301      	movne	r3, #1
 8002752:	2300      	moveq	r3, #0
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 800275a:	f000 fbf1 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	2000002c 	.word	0x2000002c
 8002768:	40013000 	.word	0x40013000

0800276c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b092      	sub	sp, #72	; 0x48
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002772:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800277c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
 800278a:	611a      	str	r2, [r3, #16]
 800278c:	615a      	str	r2, [r3, #20]
 800278e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002790:	1d3b      	adds	r3, r7, #4
 8002792:	2220      	movs	r2, #32
 8002794:	2100      	movs	r1, #0
 8002796:	4618      	mov	r0, r3
 8002798:	f004 f8a0 	bl	80068dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800279c:	4b3d      	ldr	r3, [pc, #244]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 800279e:	4a3e      	ldr	r2, [pc, #248]	; (8002898 <_ZL12MX_TIM1_Initv+0x12c>)
 80027a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 80027a2:	4b3c      	ldr	r3, [pc, #240]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 80027a4:	2248      	movs	r2, #72	; 0x48
 80027a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027a8:	4b3a      	ldr	r3, [pc, #232]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80027ae:	4b39      	ldr	r3, [pc, #228]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 80027b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80027b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027b6:	4b37      	ldr	r3, [pc, #220]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027bc:	4b35      	ldr	r3, [pc, #212]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 80027be:	2200      	movs	r2, #0
 80027c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027c2:	4b34      	ldr	r3, [pc, #208]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80027c8:	4832      	ldr	r0, [pc, #200]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 80027ca:	f002 fb4f 	bl	8004e6c <HAL_TIM_PWM_Init>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf14      	ite	ne
 80027d4:	2301      	movne	r3, #1
 80027d6:	2300      	moveq	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 80027de:	f000 fbaf 	bl	8002f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027e2:	2300      	movs	r3, #0
 80027e4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027e6:	2300      	movs	r3, #0
 80027e8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027ee:	4619      	mov	r1, r3
 80027f0:	4828      	ldr	r0, [pc, #160]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 80027f2:	f003 f87d 	bl	80058f0 <HAL_TIMEx_MasterConfigSynchronization>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	bf14      	ite	ne
 80027fc:	2301      	movne	r3, #1
 80027fe:	2300      	moveq	r3, #0
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8002806:	f000 fb9b 	bl	8002f40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800280a:	2360      	movs	r3, #96	; 0x60
 800280c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800280e:	2300      	movs	r3, #0
 8002810:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002812:	2300      	movs	r3, #0
 8002814:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002816:	2300      	movs	r3, #0
 8002818:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800281a:	2300      	movs	r3, #0
 800281c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800281e:	2300      	movs	r3, #0
 8002820:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002822:	2300      	movs	r3, #0
 8002824:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002826:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800282a:	2200      	movs	r2, #0
 800282c:	4619      	mov	r1, r3
 800282e:	4819      	ldr	r0, [pc, #100]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 8002830:	f002 fd74 	bl	800531c <HAL_TIM_PWM_ConfigChannel>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	bf14      	ite	ne
 800283a:	2301      	movne	r3, #1
 800283c:	2300      	moveq	r3, #0
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8002844:	f000 fb7c 	bl	8002f40 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002848:	2300      	movs	r3, #0
 800284a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800284c:	2300      	movs	r3, #0
 800284e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002854:	2300      	movs	r3, #0
 8002856:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800285c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002860:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002862:	2300      	movs	r3, #0
 8002864:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002866:	1d3b      	adds	r3, r7, #4
 8002868:	4619      	mov	r1, r3
 800286a:	480a      	ldr	r0, [pc, #40]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 800286c:	f003 f898 	bl	80059a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	bf14      	ite	ne
 8002876:	2301      	movne	r3, #1
 8002878:	2300      	moveq	r3, #0
 800287a:	b2db      	uxtb	r3, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <_ZL12MX_TIM1_Initv+0x118>
  {
    Error_Handler();
 8002880:	f000 fb5e 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002884:	4803      	ldr	r0, [pc, #12]	; (8002894 <_ZL12MX_TIM1_Initv+0x128>)
 8002886:	f000 fc79 	bl	800317c <HAL_TIM_MspPostInit>

}
 800288a:	bf00      	nop
 800288c:	3748      	adds	r7, #72	; 0x48
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000084 	.word	0x20000084
 8002898:	40012c00 	.word	0x40012c00

0800289c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	; 0x28
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028a2:	f107 0320 	add.w	r3, r7, #32
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028ac:	1d3b      	adds	r3, r7, #4
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	605a      	str	r2, [r3, #4]
 80028b4:	609a      	str	r2, [r3, #8]
 80028b6:	60da      	str	r2, [r3, #12]
 80028b8:	611a      	str	r2, [r3, #16]
 80028ba:	615a      	str	r2, [r3, #20]
 80028bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028be:	4b2a      	ldr	r3, [pc, #168]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 80028c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 80028c6:	4b28      	ldr	r3, [pc, #160]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 80028c8:	2248      	movs	r2, #72	; 0x48
 80028ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028cc:	4b26      	ldr	r3, [pc, #152]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80028d2:	4b25      	ldr	r3, [pc, #148]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 80028d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80028d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028da:	4b23      	ldr	r3, [pc, #140]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 80028dc:	2200      	movs	r2, #0
 80028de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e0:	4b21      	ldr	r3, [pc, #132]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80028e6:	4820      	ldr	r0, [pc, #128]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 80028e8:	f002 fac0 	bl	8004e6c <HAL_TIM_PWM_Init>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	bf14      	ite	ne
 80028f2:	2301      	movne	r3, #1
 80028f4:	2300      	moveq	r3, #0
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <_ZL12MX_TIM2_Initv+0x64>
  {
    Error_Handler();
 80028fc:	f000 fb20 	bl	8002f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002900:	2300      	movs	r3, #0
 8002902:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002904:	2300      	movs	r3, #0
 8002906:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002908:	f107 0320 	add.w	r3, r7, #32
 800290c:	4619      	mov	r1, r3
 800290e:	4816      	ldr	r0, [pc, #88]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 8002910:	f002 ffee 	bl	80058f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	bf14      	ite	ne
 800291a:	2301      	movne	r3, #1
 800291c:	2300      	moveq	r3, #0
 800291e:	b2db      	uxtb	r3, r3
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <_ZL12MX_TIM2_Initv+0x8c>
  {
    Error_Handler();
 8002924:	f000 fb0c 	bl	8002f40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002928:	2360      	movs	r3, #96	; 0x60
 800292a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002930:	2300      	movs	r3, #0
 8002932:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002934:	2300      	movs	r3, #0
 8002936:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002938:	1d3b      	adds	r3, r7, #4
 800293a:	2204      	movs	r2, #4
 800293c:	4619      	mov	r1, r3
 800293e:	480a      	ldr	r0, [pc, #40]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 8002940:	f002 fcec 	bl	800531c <HAL_TIM_PWM_ConfigChannel>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	bf14      	ite	ne
 800294a:	2301      	movne	r3, #1
 800294c:	2300      	moveq	r3, #0
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <_ZL12MX_TIM2_Initv+0xbc>
  {
    Error_Handler();
 8002954:	f000 faf4 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002958:	4803      	ldr	r0, [pc, #12]	; (8002968 <_ZL12MX_TIM2_Initv+0xcc>)
 800295a:	f000 fc0f 	bl	800317c <HAL_TIM_MspPostInit>

}
 800295e:	bf00      	nop
 8002960:	3728      	adds	r7, #40	; 0x28
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	200000cc 	.word	0x200000cc

0800296c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08a      	sub	sp, #40	; 0x28
 8002970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002972:	f107 0320 	add.w	r3, r7, #32
 8002976:	2200      	movs	r2, #0
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800297c:	1d3b      	adds	r3, r7, #4
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	605a      	str	r2, [r3, #4]
 8002984:	609a      	str	r2, [r3, #8]
 8002986:	60da      	str	r2, [r3, #12]
 8002988:	611a      	str	r2, [r3, #16]
 800298a:	615a      	str	r2, [r3, #20]
 800298c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800298e:	4b29      	ldr	r3, [pc, #164]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 8002990:	4a29      	ldr	r2, [pc, #164]	; (8002a38 <_ZL12MX_TIM3_Initv+0xcc>)
 8002992:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8002994:	4b27      	ldr	r3, [pc, #156]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 8002996:	2248      	movs	r2, #72	; 0x48
 8002998:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800299a:	4b26      	ldr	r3, [pc, #152]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 800299c:	2200      	movs	r2, #0
 800299e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80029a0:	4b24      	ldr	r3, [pc, #144]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 80029a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a8:	4b22      	ldr	r3, [pc, #136]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ae:	4b21      	ldr	r3, [pc, #132]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80029b4:	481f      	ldr	r0, [pc, #124]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 80029b6:	f002 fa59 	bl	8004e6c <HAL_TIM_PWM_Init>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	bf14      	ite	ne
 80029c0:	2301      	movne	r3, #1
 80029c2:	2300      	moveq	r3, #0
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <_ZL12MX_TIM3_Initv+0x62>
  {
    Error_Handler();
 80029ca:	f000 fab9 	bl	8002f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ce:	2300      	movs	r3, #0
 80029d0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029d2:	2300      	movs	r3, #0
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029d6:	f107 0320 	add.w	r3, r7, #32
 80029da:	4619      	mov	r1, r3
 80029dc:	4815      	ldr	r0, [pc, #84]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 80029de:	f002 ff87 	bl	80058f0 <HAL_TIMEx_MasterConfigSynchronization>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	bf14      	ite	ne
 80029e8:	2301      	movne	r3, #1
 80029ea:	2300      	moveq	r3, #0
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <_ZL12MX_TIM3_Initv+0x8a>
  {
    Error_Handler();
 80029f2:	f000 faa5 	bl	8002f40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029f6:	2360      	movs	r3, #96	; 0x60
 80029f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80029fa:	2300      	movs	r3, #0
 80029fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a06:	1d3b      	adds	r3, r7, #4
 8002a08:	2204      	movs	r2, #4
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4809      	ldr	r0, [pc, #36]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 8002a0e:	f002 fc85 	bl	800531c <HAL_TIM_PWM_ConfigChannel>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	bf14      	ite	ne
 8002a18:	2301      	movne	r3, #1
 8002a1a:	2300      	moveq	r3, #0
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <_ZL12MX_TIM3_Initv+0xba>
  {
    Error_Handler();
 8002a22:	f000 fa8d 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002a26:	4803      	ldr	r0, [pc, #12]	; (8002a34 <_ZL12MX_TIM3_Initv+0xc8>)
 8002a28:	f000 fba8 	bl	800317c <HAL_TIM_MspPostInit>

}
 8002a2c:	bf00      	nop
 8002a2e:	3728      	adds	r7, #40	; 0x28
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	20000114 	.word	0x20000114
 8002a38:	40000400 	.word	0x40000400

08002a3c <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a40:	4b13      	ldr	r3, [pc, #76]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a42:	4a14      	ldr	r2, [pc, #80]	; (8002a94 <_ZL19MX_USART1_UART_Initv+0x58>)
 8002a44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a46:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a4e:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a54:	4b0e      	ldr	r3, [pc, #56]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a60:	4b0b      	ldr	r3, [pc, #44]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a62:	220c      	movs	r2, #12
 8002a64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a6c:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a72:	4807      	ldr	r0, [pc, #28]	; (8002a90 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002a74:	f002 fff7 	bl	8005a66 <HAL_UART_Init>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	bf14      	ite	ne
 8002a7e:	2301      	movne	r3, #1
 8002a80:	2300      	moveq	r3, #0
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8002a88:	f000 fa5a 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a8c:	bf00      	nop
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	2000015c 	.word	0x2000015c
 8002a94:	40013800 	.word	0x40013800

08002a98 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
//
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a9c:	4b13      	ldr	r3, [pc, #76]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002a9e:	4a14      	ldr	r2, [pc, #80]	; (8002af0 <_ZL19MX_USART2_UART_Initv+0x58>)
 8002aa0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002aa2:	4b12      	ldr	r3, [pc, #72]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002aa4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002aa8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002aaa:	4b10      	ldr	r3, [pc, #64]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ab0:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ab6:	4b0d      	ldr	r3, [pc, #52]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002abc:	4b0b      	ldr	r3, [pc, #44]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002abe:	220c      	movs	r2, #12
 8002ac0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ac8:	4b08      	ldr	r3, [pc, #32]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8002ace:	4807      	ldr	r0, [pc, #28]	; (8002aec <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ad0:	f003 f819 	bl	8005b06 <HAL_HalfDuplex_Init>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	bf14      	ite	ne
 8002ada:	2301      	movne	r3, #1
 8002adc:	2300      	moveq	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8002ae4:	f000 fa2c 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
//
  /* USER CODE END USART2_Init 2 */

}
 8002ae8:	bf00      	nop
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	200001a4 	.word	0x200001a4
 8002af0:	40004400 	.word	0x40004400

08002af4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b088      	sub	sp, #32
 8002af8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002afa:	f107 0310 	add.w	r3, r7, #16
 8002afe:	2200      	movs	r2, #0
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	605a      	str	r2, [r3, #4]
 8002b04:	609a      	str	r2, [r3, #8]
 8002b06:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b08:	4b4e      	ldr	r3, [pc, #312]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	4a4d      	ldr	r2, [pc, #308]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b0e:	f043 0310 	orr.w	r3, r3, #16
 8002b12:	6193      	str	r3, [r2, #24]
 8002b14:	4b4b      	ldr	r3, [pc, #300]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	f003 0310 	and.w	r3, r3, #16
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b20:	4b48      	ldr	r3, [pc, #288]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	4a47      	ldr	r2, [pc, #284]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b26:	f043 0320 	orr.w	r3, r3, #32
 8002b2a:	6193      	str	r3, [r2, #24]
 8002b2c:	4b45      	ldr	r3, [pc, #276]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	f003 0320 	and.w	r3, r3, #32
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b38:	4b42      	ldr	r3, [pc, #264]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	4a41      	ldr	r2, [pc, #260]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b3e:	f043 0304 	orr.w	r3, r3, #4
 8002b42:	6193      	str	r3, [r2, #24]
 8002b44:	4b3f      	ldr	r3, [pc, #252]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	f003 0304 	and.w	r3, r3, #4
 8002b4c:	607b      	str	r3, [r7, #4]
 8002b4e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b50:	4b3c      	ldr	r3, [pc, #240]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	4a3b      	ldr	r2, [pc, #236]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b56:	f043 0308 	orr.w	r3, r3, #8
 8002b5a:	6193      	str	r3, [r2, #24]
 8002b5c:	4b39      	ldr	r3, [pc, #228]	; (8002c44 <_ZL12MX_GPIO_Initv+0x150>)
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	f003 0308 	and.w	r3, r3, #8
 8002b64:	603b      	str	r3, [r7, #0]
 8002b66:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b6e:	4836      	ldr	r0, [pc, #216]	; (8002c48 <_ZL12MX_GPIO_Initv+0x154>)
 8002b70:	f001 f86e 	bl	8003c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, En2_Pin|Button_Pin|En1_Pin|Dir1_Pin
 8002b74:	2200      	movs	r2, #0
 8002b76:	f241 0171 	movw	r1, #4209	; 0x1071
 8002b7a:	4834      	ldr	r0, [pc, #208]	; (8002c4c <_ZL12MX_GPIO_Initv+0x158>)
 8002b7c:	f001 f868 	bl	8003c50 <HAL_GPIO_WritePin>
                          |Buser_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS1_Pin|CS2_Pin|Dir2_Pin|Led1_Pin
 8002b80:	2200      	movs	r2, #0
 8002b82:	f648 7143 	movw	r1, #36675	; 0x8f43
 8002b86:	4832      	ldr	r0, [pc, #200]	; (8002c50 <_ZL12MX_GPIO_Initv+0x15c>)
 8002b88:	f001 f862 	bl	8003c50 <HAL_GPIO_WritePin>
                          |S1_Pin|S2_Pin|En3_Pin|Dir3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8002b8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b92:	2301      	movs	r3, #1
 8002b94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8002b9e:	f107 0310 	add.w	r3, r7, #16
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4828      	ldr	r0, [pc, #160]	; (8002c48 <_ZL12MX_GPIO_Initv+0x154>)
 8002ba6:	f000 fed7 	bl	8003958 <HAL_GPIO_Init>

  /*Configure GPIO pins : En2_Pin Button_Pin En1_Pin Dir1_Pin
                           Buser_Pin */
  GPIO_InitStruct.Pin = En2_Pin|Button_Pin|En1_Pin|Dir1_Pin
 8002baa:	f241 0371 	movw	r3, #4209	; 0x1071
 8002bae:	613b      	str	r3, [r7, #16]
                          |Buser_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bbc:	f107 0310 	add.w	r3, r7, #16
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4822      	ldr	r0, [pc, #136]	; (8002c4c <_ZL12MX_GPIO_Initv+0x158>)
 8002bc4:	f000 fec8 	bl	8003958 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin CS2_Pin Dir2_Pin Led1_Pin
                           S1_Pin S2_Pin En3_Pin Dir3_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|CS2_Pin|Dir2_Pin|Led1_Pin
 8002bc8:	f648 7343 	movw	r3, #36675	; 0x8f43
 8002bcc:	613b      	str	r3, [r7, #16]
                          |S1_Pin|S2_Pin|En3_Pin|Dir3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bda:	f107 0310 	add.w	r3, r7, #16
 8002bde:	4619      	mov	r1, r3
 8002be0:	481b      	ldr	r0, [pc, #108]	; (8002c50 <_ZL12MX_GPIO_Initv+0x15c>)
 8002be2:	f000 feb9 	bl	8003958 <HAL_GPIO_Init>

  /*Configure GPIO pins : EndCap1_Pin EndCap2_Pin EndCap3_Pin */
  GPIO_InitStruct.Pin = EndCap1_Pin|EndCap2_Pin|EndCap3_Pin;
 8002be6:	f44f 43a1 	mov.w	r3, #20608	; 0x5080
 8002bea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002bec:	4b19      	ldr	r3, [pc, #100]	; (8002c54 <_ZL12MX_GPIO_Initv+0x160>)
 8002bee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bf4:	f107 0310 	add.w	r3, r7, #16
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	4815      	ldr	r0, [pc, #84]	; (8002c50 <_ZL12MX_GPIO_Initv+0x15c>)
 8002bfc:	f000 feac 	bl	8003958 <HAL_GPIO_Init>

  /*Configure GPIO pin : EndCap4_Pin */
  GPIO_InitStruct.Pin = EndCap4_Pin;
 8002c00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c06:	4b13      	ldr	r3, [pc, #76]	; (8002c54 <_ZL12MX_GPIO_Initv+0x160>)
 8002c08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EndCap4_GPIO_Port, &GPIO_InitStruct);
 8002c0e:	f107 0310 	add.w	r3, r7, #16
 8002c12:	4619      	mov	r1, r3
 8002c14:	480d      	ldr	r0, [pc, #52]	; (8002c4c <_ZL12MX_GPIO_Initv+0x158>)
 8002c16:	f000 fe9f 	bl	8003958 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	2105      	movs	r1, #5
 8002c1e:	2017      	movs	r0, #23
 8002c20:	f000 fdb1 	bl	8003786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002c24:	2017      	movs	r0, #23
 8002c26:	f000 fdca 	bl	80037be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	2105      	movs	r1, #5
 8002c2e:	2028      	movs	r0, #40	; 0x28
 8002c30:	f000 fda9 	bl	8003786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002c34:	2028      	movs	r0, #40	; 0x28
 8002c36:	f000 fdc2 	bl	80037be <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c3a:	bf00      	nop
 8002c3c:	3720      	adds	r7, #32
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40011000 	.word	0x40011000
 8002c4c:	40010800 	.word	0x40010800
 8002c50:	40010c00 	.word	0x40010c00
 8002c54:	10110000 	.word	0x10110000

08002c58 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
	//UNUSED(huart);
	if (huart == &huart1) {
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	4a24      	ldr	r2, [pc, #144]	; (8002cf4 <HAL_UART_RxCpltCallback+0x9c>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d13c      	bne.n	8002ce2 <HAL_UART_RxCpltCallback+0x8a>
//		if(!strcmp(rx_buffer,"TEXT")) {
//		}

//		uint8_t data[] = { '\\', 0x8f, 0xf8, 'B', 'q', '}', 0x16, 'C', 1, 1, 0, 0 };
		memcpy(un_get.bytes, rx_buffer, sizeof(rx_buffer));
 8002c68:	4b23      	ldr	r3, [pc, #140]	; (8002cf8 <HAL_UART_RxCpltCallback+0xa0>)
 8002c6a:	4a24      	ldr	r2, [pc, #144]	; (8002cfc <HAL_UART_RxCpltCallback+0xa4>)
 8002c6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		switch (un_get.params.hold) {
 8002c72:	4b21      	ldr	r3, [pc, #132]	; (8002cf8 <HAL_UART_RxCpltCallback+0xa0>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	2b4b      	cmp	r3, #75	; 0x4b
 8002c78:	d025      	beq.n	8002cc6 <HAL_UART_RxCpltCallback+0x6e>
 8002c7a:	2b4b      	cmp	r3, #75	; 0x4b
 8002c7c:	dc27      	bgt.n	8002cce <HAL_UART_RxCpltCallback+0x76>
 8002c7e:	2b32      	cmp	r3, #50	; 0x32
 8002c80:	d01d      	beq.n	8002cbe <HAL_UART_RxCpltCallback+0x66>
 8002c82:	2b32      	cmp	r3, #50	; 0x32
 8002c84:	dc23      	bgt.n	8002cce <HAL_UART_RxCpltCallback+0x76>
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	dc02      	bgt.n	8002c90 <HAL_UART_RxCpltCallback+0x38>
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	da03      	bge.n	8002c96 <HAL_UART_RxCpltCallback+0x3e>
 8002c8e:	e01e      	b.n	8002cce <HAL_UART_RxCpltCallback+0x76>
 8002c90:	2b19      	cmp	r3, #25
 8002c92:	d010      	beq.n	8002cb6 <HAL_UART_RxCpltCallback+0x5e>
 8002c94:	e01b      	b.n	8002cce <HAL_UART_RxCpltCallback+0x76>
		case 0:
		case 1:
			startFirstMove = true;
 8002c96:	4b1a      	ldr	r3, [pc, #104]	; (8002d00 <HAL_UART_RxCpltCallback+0xa8>)
 8002c98:	2201      	movs	r2, #1
 8002c9a:	701a      	strb	r2, [r3, #0]
			un_to.params.lin = un_get.params.lin;
 8002c9c:	4b16      	ldr	r3, [pc, #88]	; (8002cf8 <HAL_UART_RxCpltCallback+0xa0>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a18      	ldr	r2, [pc, #96]	; (8002d04 <HAL_UART_RxCpltCallback+0xac>)
 8002ca2:	6013      	str	r3, [r2, #0]
			un_to.params.ang = un_get.params.ang;
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <HAL_UART_RxCpltCallback+0xa0>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	4a16      	ldr	r2, [pc, #88]	; (8002d04 <HAL_UART_RxCpltCallback+0xac>)
 8002caa:	6053      	str	r3, [r2, #4]
			un_to.params.hold = un_get.params.hold;
 8002cac:	4b12      	ldr	r3, [pc, #72]	; (8002cf8 <HAL_UART_RxCpltCallback+0xa0>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	4a14      	ldr	r2, [pc, #80]	; (8002d04 <HAL_UART_RxCpltCallback+0xac>)
 8002cb2:	6093      	str	r3, [r2, #8]
//			arm.moveGripper = un_get.params.hold;
			break;
 8002cb4:	e00b      	b.n	8002cce <HAL_UART_RxCpltCallback+0x76>
		case 25:
			stopHand = true;
 8002cb6:	4b14      	ldr	r3, [pc, #80]	; (8002d08 <HAL_UART_RxCpltCallback+0xb0>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	701a      	strb	r2, [r3, #0]
			break;
 8002cbc:	e007      	b.n	8002cce <HAL_UART_RxCpltCallback+0x76>
		case 50:
			sendDataFlag = true;
 8002cbe:	4b13      	ldr	r3, [pc, #76]	; (8002d0c <HAL_UART_RxCpltCallback+0xb4>)
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	701a      	strb	r2, [r3, #0]
			break;
 8002cc4:	e003      	b.n	8002cce <HAL_UART_RxCpltCallback+0x76>
		case 75:
			setZeroFlag = true;
 8002cc6:	4b12      	ldr	r3, [pc, #72]	; (8002d10 <HAL_UART_RxCpltCallback+0xb8>)
 8002cc8:	2201      	movs	r2, #1
 8002cca:	701a      	strb	r2, [r3, #0]
			break;
 8002ccc:	bf00      	nop
		}
		memset(rx_buffer, 0, sizeof(rx_buffer));
 8002cce:	220c      	movs	r2, #12
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	480a      	ldr	r0, [pc, #40]	; (8002cfc <HAL_UART_RxCpltCallback+0xa4>)
 8002cd4:	f003 fe02 	bl	80068dc <memset>
		HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 8002cd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cdc:	480d      	ldr	r0, [pc, #52]	; (8002d14 <HAL_UART_RxCpltCallback+0xbc>)
 8002cde:	f000 ffcf 	bl	8003c80 <HAL_GPIO_TogglePin>
	}
	HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 8002ce2:	220c      	movs	r2, #12
 8002ce4:	4905      	ldr	r1, [pc, #20]	; (8002cfc <HAL_UART_RxCpltCallback+0xa4>)
 8002ce6:	4803      	ldr	r0, [pc, #12]	; (8002cf4 <HAL_UART_RxCpltCallback+0x9c>)
 8002ce8:	f002 ffe8 	bl	8005cbc <HAL_UART_Receive_IT>
}
 8002cec:	bf00      	nop
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	2000015c 	.word	0x2000015c
 8002cf8:	20000200 	.word	0x20000200
 8002cfc:	200001ec 	.word	0x200001ec
 8002d00:	200001f8 	.word	0x200001f8
 8002d04:	20000218 	.word	0x20000218
 8002d08:	200001fa 	.word	0x200001fa
 8002d0c:	200001f9 	.word	0x200001f9
 8002d10:	200001fb 	.word	0x200001fb
 8002d14:	40011000 	.word	0x40011000

08002d18 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == EndCap1_Pin) {
 8002d22:	88fb      	ldrh	r3, [r7, #6]
 8002d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d28:	d10d      	bne.n	8002d46 <HAL_GPIO_EXTI_Callback+0x2e>
	    //gripper is fully opened, no move allowed
		allowMove = false;
 8002d2a:	4b1f      	ldr	r3, [pc, #124]	; (8002da8 <HAL_GPIO_EXTI_Callback+0x90>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	701a      	strb	r2, [r3, #0]
		gripperMoveFinished = true;
 8002d30:	4b1e      	ldr	r3, [pc, #120]	; (8002dac <HAL_GPIO_EXTI_Callback+0x94>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	701a      	strb	r2, [r3, #0]

		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8002d36:	2104      	movs	r1, #4
 8002d38:	481d      	ldr	r0, [pc, #116]	; (8002db0 <HAL_GPIO_EXTI_Callback+0x98>)
 8002d3a:	f002 f983 	bl	8005044 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop_IT(&htim3);
 8002d3e:	481c      	ldr	r0, [pc, #112]	; (8002db0 <HAL_GPIO_EXTI_Callback+0x98>)
 8002d40:	f002 f866 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
		  arm.stateMoveM2 = false;
		  timerFT2 = true;
	  } else {
	      __NOP();
	  }
}
 8002d44:	e02b      	b.n	8002d9e <HAL_GPIO_EXTI_Callback+0x86>
	  } else if (GPIO_Pin == EndCap2_Pin) {
 8002d46:	88fb      	ldrh	r3, [r7, #6]
 8002d48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d4c:	d10d      	bne.n	8002d6a <HAL_GPIO_EXTI_Callback+0x52>
		allowMove = true;
 8002d4e:	4b16      	ldr	r3, [pc, #88]	; (8002da8 <HAL_GPIO_EXTI_Callback+0x90>)
 8002d50:	2201      	movs	r2, #1
 8002d52:	701a      	strb	r2, [r3, #0]
		gripperMoveFinished = true;
 8002d54:	4b15      	ldr	r3, [pc, #84]	; (8002dac <HAL_GPIO_EXTI_Callback+0x94>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	701a      	strb	r2, [r3, #0]
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8002d5a:	2104      	movs	r1, #4
 8002d5c:	4814      	ldr	r0, [pc, #80]	; (8002db0 <HAL_GPIO_EXTI_Callback+0x98>)
 8002d5e:	f002 f971 	bl	8005044 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop_IT(&htim3);
 8002d62:	4813      	ldr	r0, [pc, #76]	; (8002db0 <HAL_GPIO_EXTI_Callback+0x98>)
 8002d64:	f002 f854 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
}
 8002d68:	e019      	b.n	8002d9e <HAL_GPIO_EXTI_Callback+0x86>
	  } else if (GPIO_Pin == EndCap3_Pin || GPIO_Pin == EndCap4_Pin) {
 8002d6a:	88fb      	ldrh	r3, [r7, #6]
 8002d6c:	2b80      	cmp	r3, #128	; 0x80
 8002d6e:	d003      	beq.n	8002d78 <HAL_GPIO_EXTI_Callback+0x60>
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d76:	d111      	bne.n	8002d9c <HAL_GPIO_EXTI_Callback+0x84>
		  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002d78:	2104      	movs	r1, #4
 8002d7a:	480e      	ldr	r0, [pc, #56]	; (8002db4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002d7c:	f002 f962 	bl	8005044 <HAL_TIM_PWM_Stop>
		  HAL_TIM_Base_Stop_IT(&htim2);
 8002d80:	480c      	ldr	r0, [pc, #48]	; (8002db4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002d82:	f002 f845 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
		  cntImpulse2 = 0;
 8002d86:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <HAL_GPIO_EXTI_Callback+0xa0>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
		  arm.stateMoveM2 = false;
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <HAL_GPIO_EXTI_Callback+0xa4>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
		  timerFT2 = true;
 8002d94:	4b0a      	ldr	r3, [pc, #40]	; (8002dc0 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002d96:	2201      	movs	r2, #1
 8002d98:	701a      	strb	r2, [r3, #0]
}
 8002d9a:	e000      	b.n	8002d9e <HAL_GPIO_EXTI_Callback+0x86>
	      __NOP();
 8002d9c:	bf00      	nop
}
 8002d9e:	bf00      	nop
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000000 	.word	0x20000000
 8002dac:	20000001 	.word	0x20000001
 8002db0:	20000114 	.word	0x20000114
 8002db4:	200000cc 	.word	0x200000cc
 8002db8:	20000234 	.word	0x20000234
 8002dbc:	20000238 	.word	0x20000238
 8002dc0:	200001fd 	.word	0x200001fd

08002dc4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a1d      	ldr	r2, [pc, #116]	; (8002e48 <HAL_UART_ErrorCallback+0x84>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d133      	bne.n	8002e3e <HAL_UART_ErrorCallback+0x7a>
    {
        if (huart->ErrorCode == HAL_UART_ERROR_ORE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dda:	2b08      	cmp	r3, #8
 8002ddc:	bf0c      	ite	eq
 8002dde:	2301      	moveq	r3, #1
 8002de0:	2300      	movne	r3, #0
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_UART_ErrorCallback+0x2c>
        {
            // 
            arm.SetBuserState(2);
 8002de8:	2102      	movs	r1, #2
 8002dea:	4818      	ldr	r0, [pc, #96]	; (8002e4c <HAL_UART_ErrorCallback+0x88>)
 8002dec:	f7fe fd16 	bl	800181c <_ZN7RoboArm13SetBuserStateEi>
        }
        if (huart->ErrorCode == HAL_UART_ERROR_PE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	bf0c      	ite	eq
 8002df8:	2301      	moveq	r3, #1
 8002dfa:	2300      	movne	r3, #0
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <HAL_UART_ErrorCallback+0x46>
        {
            //  
        	arm.SetBuserState(3);
 8002e02:	2103      	movs	r1, #3
 8002e04:	4811      	ldr	r0, [pc, #68]	; (8002e4c <HAL_UART_ErrorCallback+0x88>)
 8002e06:	f7fe fd09 	bl	800181c <_ZN7RoboArm13SetBuserStateEi>
        }
        if (huart->ErrorCode == HAL_UART_ERROR_NE)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	bf0c      	ite	eq
 8002e12:	2301      	moveq	r3, #1
 8002e14:	2300      	movne	r3, #0
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d003      	beq.n	8002e24 <HAL_UART_ErrorCallback+0x60>
        {
            //  
        	arm.SetBuserState(4);
 8002e1c:	2104      	movs	r1, #4
 8002e1e:	480b      	ldr	r0, [pc, #44]	; (8002e4c <HAL_UART_ErrorCallback+0x88>)
 8002e20:	f7fe fcfc 	bl	800181c <_ZN7RoboArm13SetBuserStateEi>
        }
        if (huart->ErrorCode == HAL_UART_ERROR_FE)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e28:	2b04      	cmp	r3, #4
 8002e2a:	bf0c      	ite	eq
 8002e2c:	2301      	moveq	r3, #1
 8002e2e:	2300      	movne	r3, #0
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_UART_ErrorCallback+0x7a>
        {
            //  
        	arm.SetBuserState(5);
 8002e36:	2105      	movs	r1, #5
 8002e38:	4804      	ldr	r0, [pc, #16]	; (8002e4c <HAL_UART_ErrorCallback+0x88>)
 8002e3a:	f7fe fcef 	bl	800181c <_ZN7RoboArm13SetBuserStateEi>
        }
    }
}
 8002e3e:	bf00      	nop
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40013800 	.word	0x40013800
 8002e4c:	20000238 	.word	0x20000238

08002e50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	if (htim->Instance == TIM1)/*     CallBack    */
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a2e      	ldr	r2, [pc, #184]	; (8002f18 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d128      	bne.n	8002eb4 <HAL_TIM_PeriodElapsedCallback+0x64>
	{
		cntImpulse1++;
 8002e62:	4b2e      	ldr	r3, [pc, #184]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	3301      	adds	r3, #1
 8002e68:	4a2c      	ldr	r2, [pc, #176]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002e6a:	6013      	str	r3, [r2, #0]
		if (cntImpulse1 >= arm.anglePsteps) {
 8002e6c:	4b2c      	ldr	r3, [pc, #176]	; (8002f20 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002e6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e70:	4b2a      	ldr	r3, [pc, #168]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d84a      	bhi.n	8002f0e <HAL_TIM_PeriodElapsedCallback+0xbe>

			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002e78:	2100      	movs	r1, #0
 8002e7a:	482a      	ldr	r0, [pc, #168]	; (8002f24 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002e7c:	f002 f8e2 	bl	8005044 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002e80:	4828      	ldr	r0, [pc, #160]	; (8002f24 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002e82:	f001 ffc5 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
			arm.SetEnable(1, false);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2101      	movs	r1, #1
 8002e8a:	4825      	ldr	r0, [pc, #148]	; (8002f20 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002e8c:	f7fe ffb4 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
			cntImpulse1 = 0;
 8002e90:	4b22      	ldr	r3, [pc, #136]	; (8002f1c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]
			arm.stateMoveM1 = false;
 8002e96:	4b22      	ldr	r3, [pc, #136]	; (8002f20 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
			timerFT1 = true;
 8002e9e:	4b22      	ldr	r3, [pc, #136]	; (8002f28 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	701a      	strb	r2, [r3, #0]
			if (startCorrectPos) {posCorrected = true;}
 8002ea4:	4b21      	ldr	r3, [pc, #132]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d030      	beq.n	8002f0e <HAL_TIM_PeriodElapsedCallback+0xbe>
 8002eac:	4b20      	ldr	r3, [pc, #128]	; (8002f30 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	701a      	strb	r2, [r3, #0]
//    HAL_IncTick();
//  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002eb2:	e02c      	b.n	8002f0e <HAL_TIM_PeriodElapsedCallback+0xbe>
	} else if (htim->Instance == TIM2) {
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ebc:	d127      	bne.n	8002f0e <HAL_TIM_PeriodElapsedCallback+0xbe>
		cntImpulse2++;
 8002ebe:	4b1d      	ldr	r3, [pc, #116]	; (8002f34 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	4a1b      	ldr	r2, [pc, #108]	; (8002f34 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002ec6:	6013      	str	r3, [r2, #0]
		if (cntImpulse2 >= arm.distPsteps) {
 8002ec8:	4b15      	ldr	r3, [pc, #84]	; (8002f20 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002eca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ecc:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d81c      	bhi.n	8002f0e <HAL_TIM_PeriodElapsedCallback+0xbe>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002ed4:	2104      	movs	r1, #4
 8002ed6:	4818      	ldr	r0, [pc, #96]	; (8002f38 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002ed8:	f002 f8b4 	bl	8005044 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002edc:	4816      	ldr	r0, [pc, #88]	; (8002f38 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002ede:	f001 ff97 	bl	8004e10 <HAL_TIM_Base_Stop_IT>
			arm.SetEnable(2, false);
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	2102      	movs	r1, #2
 8002ee6:	480e      	ldr	r0, [pc, #56]	; (8002f20 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002ee8:	f7fe ff86 	bl	8001df8 <_ZN7RoboArm9SetEnableEtb>
			cntImpulse2 = 0;
 8002eec:	4b11      	ldr	r3, [pc, #68]	; (8002f34 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
			arm.stateMoveM2 = false;
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
			timerFT2 = true;
 8002efa:	4b10      	ldr	r3, [pc, #64]	; (8002f3c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002efc:	2201      	movs	r2, #1
 8002efe:	701a      	strb	r2, [r3, #0]
			if (startCorrectPos) {posCorrected = true;}
 8002f00:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <HAL_TIM_PeriodElapsedCallback+0xbe>
 8002f08:	4b09      	ldr	r3, [pc, #36]	; (8002f30 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	701a      	strb	r2, [r3, #0]
}
 8002f0e:	bf00      	nop
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	40012c00 	.word	0x40012c00
 8002f1c:	20000230 	.word	0x20000230
 8002f20:	20000238 	.word	0x20000238
 8002f24:	20000084 	.word	0x20000084
 8002f28:	200001fc 	.word	0x200001fc
 8002f2c:	200001fe 	.word	0x200001fe
 8002f30:	200001ff 	.word	0x200001ff
 8002f34:	20000234 	.word	0x20000234
 8002f38:	200000cc 	.word	0x200000cc
 8002f3c:	200001fd 	.word	0x200001fd

08002f40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f44:	b672      	cpsid	i
}
 8002f46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002f48:	e7fe      	b.n	8002f48 <Error_Handler+0x8>
	...

08002f4c <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d109      	bne.n	8002f70 <_Z41__static_initialization_and_destruction_0ii+0x24>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d104      	bne.n	8002f70 <_Z41__static_initialization_and_destruction_0ii+0x24>
RoboArm arm(0, 124);
 8002f66:	227c      	movs	r2, #124	; 0x7c
 8002f68:	2100      	movs	r1, #0
 8002f6a:	4803      	ldr	r0, [pc, #12]	; (8002f78 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8002f6c:	f7fe f9da 	bl	8001324 <_ZN7RoboArmC1Ehh>
}
 8002f70:	bf00      	nop
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	20000238 	.word	0x20000238

08002f7c <_GLOBAL__sub_I_hspi1>:
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002f84:	2001      	movs	r0, #1
 8002f86:	f7ff ffe1 	bl	8002f4c <_Z41__static_initialization_and_destruction_0ii>
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002f92:	4b19      	ldr	r3, [pc, #100]	; (8002ff8 <HAL_MspInit+0x6c>)
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	4a18      	ldr	r2, [pc, #96]	; (8002ff8 <HAL_MspInit+0x6c>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6193      	str	r3, [r2, #24]
 8002f9e:	4b16      	ldr	r3, [pc, #88]	; (8002ff8 <HAL_MspInit+0x6c>)
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	60bb      	str	r3, [r7, #8]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002faa:	4b13      	ldr	r3, [pc, #76]	; (8002ff8 <HAL_MspInit+0x6c>)
 8002fac:	69db      	ldr	r3, [r3, #28]
 8002fae:	4a12      	ldr	r2, [pc, #72]	; (8002ff8 <HAL_MspInit+0x6c>)
 8002fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fb4:	61d3      	str	r3, [r2, #28]
 8002fb6:	4b10      	ldr	r3, [pc, #64]	; (8002ff8 <HAL_MspInit+0x6c>)
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fbe:	607b      	str	r3, [r7, #4]
 8002fc0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	2105      	movs	r1, #5
 8002fc6:	2005      	movs	r0, #5
 8002fc8:	f000 fbdd 	bl	8003786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002fcc:	2005      	movs	r0, #5
 8002fce:	f000 fbf6 	bl	80037be <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002fd2:	4b0a      	ldr	r3, [pc, #40]	; (8002ffc <HAL_MspInit+0x70>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	60fb      	str	r3, [r7, #12]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	4a04      	ldr	r2, [pc, #16]	; (8002ffc <HAL_MspInit+0x70>)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fee:	bf00      	nop
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	40010000 	.word	0x40010000

08003000 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08a      	sub	sp, #40	; 0x28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003008:	f107 0314 	add.w	r3, r7, #20
 800300c:	2200      	movs	r2, #0
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	609a      	str	r2, [r3, #8]
 8003014:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a26      	ldr	r2, [pc, #152]	; (80030b4 <HAL_SPI_MspInit+0xb4>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d145      	bne.n	80030ac <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003020:	4b25      	ldr	r3, [pc, #148]	; (80030b8 <HAL_SPI_MspInit+0xb8>)
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	4a24      	ldr	r2, [pc, #144]	; (80030b8 <HAL_SPI_MspInit+0xb8>)
 8003026:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800302a:	6193      	str	r3, [r2, #24]
 800302c:	4b22      	ldr	r3, [pc, #136]	; (80030b8 <HAL_SPI_MspInit+0xb8>)
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003034:	613b      	str	r3, [r7, #16]
 8003036:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003038:	4b1f      	ldr	r3, [pc, #124]	; (80030b8 <HAL_SPI_MspInit+0xb8>)
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	4a1e      	ldr	r2, [pc, #120]	; (80030b8 <HAL_SPI_MspInit+0xb8>)
 800303e:	f043 0308 	orr.w	r3, r3, #8
 8003042:	6193      	str	r3, [r2, #24]
 8003044:	4b1c      	ldr	r3, [pc, #112]	; (80030b8 <HAL_SPI_MspInit+0xb8>)
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	f003 0308 	and.w	r3, r3, #8
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8003050:	2328      	movs	r3, #40	; 0x28
 8003052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003054:	2302      	movs	r3, #2
 8003056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003058:	2303      	movs	r3, #3
 800305a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	4619      	mov	r1, r3
 8003062:	4816      	ldr	r0, [pc, #88]	; (80030bc <HAL_SPI_MspInit+0xbc>)
 8003064:	f000 fc78 	bl	8003958 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003068:	2310      	movs	r3, #16
 800306a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800306c:	2300      	movs	r3, #0
 800306e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003070:	2300      	movs	r3, #0
 8003072:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003074:	f107 0314 	add.w	r3, r7, #20
 8003078:	4619      	mov	r1, r3
 800307a:	4810      	ldr	r0, [pc, #64]	; (80030bc <HAL_SPI_MspInit+0xbc>)
 800307c:	f000 fc6c 	bl	8003958 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8003080:	4b0f      	ldr	r3, [pc, #60]	; (80030c0 <HAL_SPI_MspInit+0xc0>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	627b      	str	r3, [r7, #36]	; 0x24
 8003086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003088:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800308c:	627b      	str	r3, [r7, #36]	; 0x24
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	f043 0301 	orr.w	r3, r3, #1
 8003094:	627b      	str	r3, [r7, #36]	; 0x24
 8003096:	4a0a      	ldr	r2, [pc, #40]	; (80030c0 <HAL_SPI_MspInit+0xc0>)
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	6053      	str	r3, [r2, #4]

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 800309c:	2200      	movs	r2, #0
 800309e:	2105      	movs	r1, #5
 80030a0:	2023      	movs	r0, #35	; 0x23
 80030a2:	f000 fb70 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80030a6:	2023      	movs	r0, #35	; 0x23
 80030a8:	f000 fb89 	bl	80037be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80030ac:	bf00      	nop
 80030ae:	3728      	adds	r7, #40	; 0x28
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40013000 	.word	0x40013000
 80030b8:	40021000 	.word	0x40021000
 80030bc:	40010c00 	.word	0x40010c00
 80030c0:	40010000 	.word	0x40010000

080030c4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b086      	sub	sp, #24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a27      	ldr	r2, [pc, #156]	; (8003170 <HAL_TIM_PWM_MspInit+0xac>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d114      	bne.n	8003100 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030d6:	4b27      	ldr	r3, [pc, #156]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	4a26      	ldr	r2, [pc, #152]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 80030dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030e0:	6193      	str	r3, [r2, #24]
 80030e2:	4b24      	ldr	r3, [pc, #144]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030ea:	617b      	str	r3, [r7, #20]
 80030ec:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 80030ee:	2200      	movs	r2, #0
 80030f0:	2105      	movs	r1, #5
 80030f2:	2019      	movs	r0, #25
 80030f4:	f000 fb47 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80030f8:	2019      	movs	r0, #25
 80030fa:	f000 fb60 	bl	80037be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80030fe:	e032      	b.n	8003166 <HAL_TIM_PWM_MspInit+0xa2>
  else if(htim_pwm->Instance==TIM2)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003108:	d114      	bne.n	8003134 <HAL_TIM_PWM_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800310a:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 800310c:	69db      	ldr	r3, [r3, #28]
 800310e:	4a19      	ldr	r2, [pc, #100]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	61d3      	str	r3, [r2, #28]
 8003116:	4b17      	ldr	r3, [pc, #92]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003122:	2200      	movs	r2, #0
 8003124:	2105      	movs	r1, #5
 8003126:	201c      	movs	r0, #28
 8003128:	f000 fb2d 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800312c:	201c      	movs	r0, #28
 800312e:	f000 fb46 	bl	80037be <HAL_NVIC_EnableIRQ>
}
 8003132:	e018      	b.n	8003166 <HAL_TIM_PWM_MspInit+0xa2>
  else if(htim_pwm->Instance==TIM3)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a0f      	ldr	r2, [pc, #60]	; (8003178 <HAL_TIM_PWM_MspInit+0xb4>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d113      	bne.n	8003166 <HAL_TIM_PWM_MspInit+0xa2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800313e:	4b0d      	ldr	r3, [pc, #52]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	4a0c      	ldr	r2, [pc, #48]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 8003144:	f043 0302 	orr.w	r3, r3, #2
 8003148:	61d3      	str	r3, [r2, #28]
 800314a:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <HAL_TIM_PWM_MspInit+0xb0>)
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003156:	2200      	movs	r2, #0
 8003158:	2105      	movs	r1, #5
 800315a:	201d      	movs	r0, #29
 800315c:	f000 fb13 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003160:	201d      	movs	r0, #29
 8003162:	f000 fb2c 	bl	80037be <HAL_NVIC_EnableIRQ>
}
 8003166:	bf00      	nop
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40012c00 	.word	0x40012c00
 8003174:	40021000 	.word	0x40021000
 8003178:	40000400 	.word	0x40000400

0800317c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08a      	sub	sp, #40	; 0x28
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003184:	f107 0318 	add.w	r3, r7, #24
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	609a      	str	r2, [r3, #8]
 8003190:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a2e      	ldr	r2, [pc, #184]	; (8003250 <HAL_TIM_MspPostInit+0xd4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d119      	bne.n	80031d0 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800319c:	4b2d      	ldr	r3, [pc, #180]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	4a2c      	ldr	r2, [pc, #176]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 80031a2:	f043 0304 	orr.w	r3, r3, #4
 80031a6:	6193      	str	r3, [r2, #24]
 80031a8:	4b2a      	ldr	r3, [pc, #168]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80031b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ba:	2302      	movs	r3, #2
 80031bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031be:	2302      	movs	r3, #2
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031c2:	f107 0318 	add.w	r3, r7, #24
 80031c6:	4619      	mov	r1, r3
 80031c8:	4823      	ldr	r0, [pc, #140]	; (8003258 <HAL_TIM_MspPostInit+0xdc>)
 80031ca:	f000 fbc5 	bl	8003958 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80031ce:	e03a      	b.n	8003246 <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031d8:	d118      	bne.n	800320c <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031da:	4b1e      	ldr	r3, [pc, #120]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	4a1d      	ldr	r2, [pc, #116]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 80031e0:	f043 0304 	orr.w	r3, r3, #4
 80031e4:	6193      	str	r3, [r2, #24]
 80031e6:	4b1b      	ldr	r3, [pc, #108]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	f003 0304 	and.w	r3, r3, #4
 80031ee:	613b      	str	r3, [r7, #16]
 80031f0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80031f2:	2302      	movs	r3, #2
 80031f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f6:	2302      	movs	r3, #2
 80031f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031fa:	2302      	movs	r3, #2
 80031fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031fe:	f107 0318 	add.w	r3, r7, #24
 8003202:	4619      	mov	r1, r3
 8003204:	4814      	ldr	r0, [pc, #80]	; (8003258 <HAL_TIM_MspPostInit+0xdc>)
 8003206:	f000 fba7 	bl	8003958 <HAL_GPIO_Init>
}
 800320a:	e01c      	b.n	8003246 <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM3)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a12      	ldr	r2, [pc, #72]	; (800325c <HAL_TIM_MspPostInit+0xe0>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d117      	bne.n	8003246 <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003216:	4b0f      	ldr	r3, [pc, #60]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	4a0e      	ldr	r2, [pc, #56]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 800321c:	f043 0304 	orr.w	r3, r3, #4
 8003220:	6193      	str	r3, [r2, #24]
 8003222:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <HAL_TIM_MspPostInit+0xd8>)
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800322e:	2380      	movs	r3, #128	; 0x80
 8003230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003232:	2302      	movs	r3, #2
 8003234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003236:	2302      	movs	r3, #2
 8003238:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323a:	f107 0318 	add.w	r3, r7, #24
 800323e:	4619      	mov	r1, r3
 8003240:	4805      	ldr	r0, [pc, #20]	; (8003258 <HAL_TIM_MspPostInit+0xdc>)
 8003242:	f000 fb89 	bl	8003958 <HAL_GPIO_Init>
}
 8003246:	bf00      	nop
 8003248:	3728      	adds	r7, #40	; 0x28
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40012c00 	.word	0x40012c00
 8003254:	40021000 	.word	0x40021000
 8003258:	40010800 	.word	0x40010800
 800325c:	40000400 	.word	0x40000400

08003260 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b08a      	sub	sp, #40	; 0x28
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003268:	f107 0318 	add.w	r3, r7, #24
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	605a      	str	r2, [r3, #4]
 8003272:	609a      	str	r2, [r3, #8]
 8003274:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a3a      	ldr	r2, [pc, #232]	; (8003364 <HAL_UART_MspInit+0x104>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d13a      	bne.n	80032f6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003280:	4b39      	ldr	r3, [pc, #228]	; (8003368 <HAL_UART_MspInit+0x108>)
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	4a38      	ldr	r2, [pc, #224]	; (8003368 <HAL_UART_MspInit+0x108>)
 8003286:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800328a:	6193      	str	r3, [r2, #24]
 800328c:	4b36      	ldr	r3, [pc, #216]	; (8003368 <HAL_UART_MspInit+0x108>)
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003294:	617b      	str	r3, [r7, #20]
 8003296:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003298:	4b33      	ldr	r3, [pc, #204]	; (8003368 <HAL_UART_MspInit+0x108>)
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	4a32      	ldr	r2, [pc, #200]	; (8003368 <HAL_UART_MspInit+0x108>)
 800329e:	f043 0304 	orr.w	r3, r3, #4
 80032a2:	6193      	str	r3, [r2, #24]
 80032a4:	4b30      	ldr	r3, [pc, #192]	; (8003368 <HAL_UART_MspInit+0x108>)
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	613b      	str	r3, [r7, #16]
 80032ae:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80032b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b6:	2302      	movs	r3, #2
 80032b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032ba:	2303      	movs	r3, #3
 80032bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032be:	f107 0318 	add.w	r3, r7, #24
 80032c2:	4619      	mov	r1, r3
 80032c4:	4829      	ldr	r0, [pc, #164]	; (800336c <HAL_UART_MspInit+0x10c>)
 80032c6:	f000 fb47 	bl	8003958 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80032ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032d0:	2300      	movs	r3, #0
 80032d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032d4:	2301      	movs	r3, #1
 80032d6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d8:	f107 0318 	add.w	r3, r7, #24
 80032dc:	4619      	mov	r1, r3
 80032de:	4823      	ldr	r0, [pc, #140]	; (800336c <HAL_UART_MspInit+0x10c>)
 80032e0:	f000 fb3a 	bl	8003958 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80032e4:	2200      	movs	r2, #0
 80032e6:	2105      	movs	r1, #5
 80032e8:	2025      	movs	r0, #37	; 0x25
 80032ea:	f000 fa4c 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032ee:	2025      	movs	r0, #37	; 0x25
 80032f0:	f000 fa65 	bl	80037be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80032f4:	e032      	b.n	800335c <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a1d      	ldr	r2, [pc, #116]	; (8003370 <HAL_UART_MspInit+0x110>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d12d      	bne.n	800335c <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003300:	4b19      	ldr	r3, [pc, #100]	; (8003368 <HAL_UART_MspInit+0x108>)
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	4a18      	ldr	r2, [pc, #96]	; (8003368 <HAL_UART_MspInit+0x108>)
 8003306:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800330a:	61d3      	str	r3, [r2, #28]
 800330c:	4b16      	ldr	r3, [pc, #88]	; (8003368 <HAL_UART_MspInit+0x108>)
 800330e:	69db      	ldr	r3, [r3, #28]
 8003310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003318:	4b13      	ldr	r3, [pc, #76]	; (8003368 <HAL_UART_MspInit+0x108>)
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	4a12      	ldr	r2, [pc, #72]	; (8003368 <HAL_UART_MspInit+0x108>)
 800331e:	f043 0304 	orr.w	r3, r3, #4
 8003322:	6193      	str	r3, [r2, #24]
 8003324:	4b10      	ldr	r3, [pc, #64]	; (8003368 <HAL_UART_MspInit+0x108>)
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003330:	2304      	movs	r3, #4
 8003332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003334:	2312      	movs	r3, #18
 8003336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003338:	2301      	movs	r3, #1
 800333a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800333c:	2303      	movs	r3, #3
 800333e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003340:	f107 0318 	add.w	r3, r7, #24
 8003344:	4619      	mov	r1, r3
 8003346:	4809      	ldr	r0, [pc, #36]	; (800336c <HAL_UART_MspInit+0x10c>)
 8003348:	f000 fb06 	bl	8003958 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800334c:	2200      	movs	r2, #0
 800334e:	2105      	movs	r1, #5
 8003350:	2026      	movs	r0, #38	; 0x26
 8003352:	f000 fa18 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003356:	2026      	movs	r0, #38	; 0x26
 8003358:	f000 fa31 	bl	80037be <HAL_NVIC_EnableIRQ>
}
 800335c:	bf00      	nop
 800335e:	3728      	adds	r7, #40	; 0x28
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40013800 	.word	0x40013800
 8003368:	40021000 	.word	0x40021000
 800336c:	40010800 	.word	0x40010800
 8003370:	40004400 	.word	0x40004400

08003374 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003378:	e7fe      	b.n	8003378 <NMI_Handler+0x4>

0800337a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800337a:	b480      	push	{r7}
 800337c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800337e:	e7fe      	b.n	800337e <HardFault_Handler+0x4>

08003380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003384:	e7fe      	b.n	8003384 <MemManage_Handler+0x4>

08003386 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003386:	b480      	push	{r7}
 8003388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800338a:	e7fe      	b.n	800338a <BusFault_Handler+0x4>

0800338c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003390:	e7fe      	b.n	8003390 <UsageFault_Handler+0x4>

08003392 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003392:	b480      	push	{r7}
 8003394:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003396:	bf00      	nop
 8003398:	46bd      	mov	sp, r7
 800339a:	bc80      	pop	{r7}
 800339c:	4770      	bx	lr

0800339e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800339e:	b480      	push	{r7}
 80033a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr

080033aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033aa:	b480      	push	{r7}
 80033ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033ae:	bf00      	nop
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bc80      	pop	{r7}
 80033b4:	4770      	bx	lr

080033b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033ba:	f000 f8cd 	bl	8003558 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033be:	bf00      	nop
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80033c2:	b480      	push	{r7}
 80033c4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80033c6:	bf00      	nop
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr

080033ce <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EndCap3_Pin);
 80033d2:	2080      	movs	r0, #128	; 0x80
 80033d4:	f000 fc6e 	bl	8003cb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80033d8:	bf00      	nop
 80033da:	bd80      	pop	{r7, pc}

080033dc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033e0:	4802      	ldr	r0, [pc, #8]	; (80033ec <TIM1_UP_IRQHandler+0x10>)
 80033e2:	f001 fe93 	bl	800510c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80033e6:	bf00      	nop
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	20000084 	.word	0x20000084

080033f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033f4:	4802      	ldr	r0, [pc, #8]	; (8003400 <TIM2_IRQHandler+0x10>)
 80033f6:	f001 fe89 	bl	800510c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80033fa:	bf00      	nop
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	200000cc 	.word	0x200000cc

08003404 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003408:	4802      	ldr	r0, [pc, #8]	; (8003414 <TIM3_IRQHandler+0x10>)
 800340a:	f001 fe7f 	bl	800510c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800340e:	bf00      	nop
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	20000114 	.word	0x20000114

08003418 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800341c:	4802      	ldr	r0, [pc, #8]	; (8003428 <SPI1_IRQHandler+0x10>)
 800341e:	f001 fab1 	bl	8004984 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003422:	bf00      	nop
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	2000002c 	.word	0x2000002c

0800342c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003430:	4802      	ldr	r0, [pc, #8]	; (800343c <USART1_IRQHandler+0x10>)
 8003432:	f002 fc69 	bl	8005d08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003436:	bf00      	nop
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	2000015c 	.word	0x2000015c

08003440 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003444:	4802      	ldr	r0, [pc, #8]	; (8003450 <USART2_IRQHandler+0x10>)
 8003446:	f002 fc5f 	bl	8005d08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800344a:	bf00      	nop
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	200001a4 	.word	0x200001a4

08003454 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EndCap4_Pin);
 8003458:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800345c:	f000 fc2a 	bl	8003cb4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EndCap1_Pin);
 8003460:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003464:	f000 fc26 	bl	8003cb4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EndCap2_Pin);
 8003468:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800346c:	f000 fc22 	bl	8003cb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003470:	bf00      	nop
 8003472:	bd80      	pop	{r7, pc}

08003474 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003478:	bf00      	nop
 800347a:	46bd      	mov	sp, r7
 800347c:	bc80      	pop	{r7}
 800347e:	4770      	bx	lr

08003480 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003480:	f7ff fff8 	bl	8003474 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003484:	480b      	ldr	r0, [pc, #44]	; (80034b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003486:	490c      	ldr	r1, [pc, #48]	; (80034b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003488:	4a0c      	ldr	r2, [pc, #48]	; (80034bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800348a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800348c:	e002      	b.n	8003494 <LoopCopyDataInit>

0800348e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800348e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003492:	3304      	adds	r3, #4

08003494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003498:	d3f9      	bcc.n	800348e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800349a:	4a09      	ldr	r2, [pc, #36]	; (80034c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800349c:	4c09      	ldr	r4, [pc, #36]	; (80034c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800349e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034a0:	e001      	b.n	80034a6 <LoopFillZerobss>

080034a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034a4:	3204      	adds	r2, #4

080034a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034a8:	d3fb      	bcc.n	80034a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034aa:	f003 fa1f 	bl	80068ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80034ae:	f7fe ff63 	bl	8002378 <main>
  bx lr
 80034b2:	4770      	bx	lr
  ldr r0, =_sdata
 80034b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034b8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80034bc:	08006984 	.word	0x08006984
  ldr r2, =_sbss
 80034c0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80034c4:	20000368 	.word	0x20000368

080034c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034c8:	e7fe      	b.n	80034c8 <ADC1_2_IRQHandler>
	...

080034cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034d0:	4b08      	ldr	r3, [pc, #32]	; (80034f4 <HAL_Init+0x28>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a07      	ldr	r2, [pc, #28]	; (80034f4 <HAL_Init+0x28>)
 80034d6:	f043 0310 	orr.w	r3, r3, #16
 80034da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034dc:	2003      	movs	r0, #3
 80034de:	f000 f947 	bl	8003770 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034e2:	200f      	movs	r0, #15
 80034e4:	f000 f808 	bl	80034f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034e8:	f7ff fd50 	bl	8002f8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	40022000 	.word	0x40022000

080034f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003500:	4b12      	ldr	r3, [pc, #72]	; (800354c <HAL_InitTick+0x54>)
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	4b12      	ldr	r3, [pc, #72]	; (8003550 <HAL_InitTick+0x58>)
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	4619      	mov	r1, r3
 800350a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800350e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003512:	fbb2 f3f3 	udiv	r3, r2, r3
 8003516:	4618      	mov	r0, r3
 8003518:	f000 f95f 	bl	80037da <HAL_SYSTICK_Config>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e00e      	b.n	8003544 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b0f      	cmp	r3, #15
 800352a:	d80a      	bhi.n	8003542 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800352c:	2200      	movs	r2, #0
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003534:	f000 f927 	bl	8003786 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003538:	4a06      	ldr	r2, [pc, #24]	; (8003554 <HAL_InitTick+0x5c>)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800353e:	2300      	movs	r3, #0
 8003540:	e000      	b.n	8003544 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
}
 8003544:	4618      	mov	r0, r3
 8003546:	3708      	adds	r7, #8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	20000004 	.word	0x20000004
 8003550:	2000000c 	.word	0x2000000c
 8003554:	20000008 	.word	0x20000008

08003558 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800355c:	4b05      	ldr	r3, [pc, #20]	; (8003574 <HAL_IncTick+0x1c>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	461a      	mov	r2, r3
 8003562:	4b05      	ldr	r3, [pc, #20]	; (8003578 <HAL_IncTick+0x20>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4413      	add	r3, r2
 8003568:	4a03      	ldr	r2, [pc, #12]	; (8003578 <HAL_IncTick+0x20>)
 800356a:	6013      	str	r3, [r2, #0]
}
 800356c:	bf00      	nop
 800356e:	46bd      	mov	sp, r7
 8003570:	bc80      	pop	{r7}
 8003572:	4770      	bx	lr
 8003574:	2000000c 	.word	0x2000000c
 8003578:	20000364 	.word	0x20000364

0800357c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return uwTick;
 8003580:	4b02      	ldr	r3, [pc, #8]	; (800358c <HAL_GetTick+0x10>)
 8003582:	681b      	ldr	r3, [r3, #0]
}
 8003584:	4618      	mov	r0, r3
 8003586:	46bd      	mov	sp, r7
 8003588:	bc80      	pop	{r7}
 800358a:	4770      	bx	lr
 800358c:	20000364 	.word	0x20000364

08003590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003598:	f7ff fff0 	bl	800357c <HAL_GetTick>
 800359c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035a8:	d005      	beq.n	80035b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035aa:	4b0a      	ldr	r3, [pc, #40]	; (80035d4 <HAL_Delay+0x44>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	461a      	mov	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4413      	add	r3, r2
 80035b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80035b6:	bf00      	nop
 80035b8:	f7ff ffe0 	bl	800357c <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d8f7      	bhi.n	80035b8 <HAL_Delay+0x28>
  {
  }
}
 80035c8:	bf00      	nop
 80035ca:	bf00      	nop
 80035cc:	3710      	adds	r7, #16
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	2000000c 	.word	0x2000000c

080035d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035e8:	4b0c      	ldr	r3, [pc, #48]	; (800361c <__NVIC_SetPriorityGrouping+0x44>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035ee:	68ba      	ldr	r2, [r7, #8]
 80035f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035f4:	4013      	ands	r3, r2
 80035f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800360a:	4a04      	ldr	r2, [pc, #16]	; (800361c <__NVIC_SetPriorityGrouping+0x44>)
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	60d3      	str	r3, [r2, #12]
}
 8003610:	bf00      	nop
 8003612:	3714      	adds	r7, #20
 8003614:	46bd      	mov	sp, r7
 8003616:	bc80      	pop	{r7}
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	e000ed00 	.word	0xe000ed00

08003620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003624:	4b04      	ldr	r3, [pc, #16]	; (8003638 <__NVIC_GetPriorityGrouping+0x18>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	0a1b      	lsrs	r3, r3, #8
 800362a:	f003 0307 	and.w	r3, r3, #7
}
 800362e:	4618      	mov	r0, r3
 8003630:	46bd      	mov	sp, r7
 8003632:	bc80      	pop	{r7}
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	e000ed00 	.word	0xe000ed00

0800363c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	4603      	mov	r3, r0
 8003644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364a:	2b00      	cmp	r3, #0
 800364c:	db0b      	blt.n	8003666 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	f003 021f 	and.w	r2, r3, #31
 8003654:	4906      	ldr	r1, [pc, #24]	; (8003670 <__NVIC_EnableIRQ+0x34>)
 8003656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800365a:	095b      	lsrs	r3, r3, #5
 800365c:	2001      	movs	r0, #1
 800365e:	fa00 f202 	lsl.w	r2, r0, r2
 8003662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr
 8003670:	e000e100 	.word	0xe000e100

08003674 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	6039      	str	r1, [r7, #0]
 800367e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003684:	2b00      	cmp	r3, #0
 8003686:	db0a      	blt.n	800369e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	b2da      	uxtb	r2, r3
 800368c:	490c      	ldr	r1, [pc, #48]	; (80036c0 <__NVIC_SetPriority+0x4c>)
 800368e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003692:	0112      	lsls	r2, r2, #4
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	440b      	add	r3, r1
 8003698:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800369c:	e00a      	b.n	80036b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	4908      	ldr	r1, [pc, #32]	; (80036c4 <__NVIC_SetPriority+0x50>)
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	f003 030f 	and.w	r3, r3, #15
 80036aa:	3b04      	subs	r3, #4
 80036ac:	0112      	lsls	r2, r2, #4
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	440b      	add	r3, r1
 80036b2:	761a      	strb	r2, [r3, #24]
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bc80      	pop	{r7}
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	e000e100 	.word	0xe000e100
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b089      	sub	sp, #36	; 0x24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	f1c3 0307 	rsb	r3, r3, #7
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	bf28      	it	cs
 80036e6:	2304      	movcs	r3, #4
 80036e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3304      	adds	r3, #4
 80036ee:	2b06      	cmp	r3, #6
 80036f0:	d902      	bls.n	80036f8 <NVIC_EncodePriority+0x30>
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	3b03      	subs	r3, #3
 80036f6:	e000      	b.n	80036fa <NVIC_EncodePriority+0x32>
 80036f8:	2300      	movs	r3, #0
 80036fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	43da      	mvns	r2, r3
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	401a      	ands	r2, r3
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003710:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	fa01 f303 	lsl.w	r3, r1, r3
 800371a:	43d9      	mvns	r1, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003720:	4313      	orrs	r3, r2
         );
}
 8003722:	4618      	mov	r0, r3
 8003724:	3724      	adds	r7, #36	; 0x24
 8003726:	46bd      	mov	sp, r7
 8003728:	bc80      	pop	{r7}
 800372a:	4770      	bx	lr

0800372c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3b01      	subs	r3, #1
 8003738:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800373c:	d301      	bcc.n	8003742 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800373e:	2301      	movs	r3, #1
 8003740:	e00f      	b.n	8003762 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003742:	4a0a      	ldr	r2, [pc, #40]	; (800376c <SysTick_Config+0x40>)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	3b01      	subs	r3, #1
 8003748:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800374a:	210f      	movs	r1, #15
 800374c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003750:	f7ff ff90 	bl	8003674 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003754:	4b05      	ldr	r3, [pc, #20]	; (800376c <SysTick_Config+0x40>)
 8003756:	2200      	movs	r2, #0
 8003758:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800375a:	4b04      	ldr	r3, [pc, #16]	; (800376c <SysTick_Config+0x40>)
 800375c:	2207      	movs	r2, #7
 800375e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	e000e010 	.word	0xe000e010

08003770 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff ff2d 	bl	80035d8 <__NVIC_SetPriorityGrouping>
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003786:	b580      	push	{r7, lr}
 8003788:	b086      	sub	sp, #24
 800378a:	af00      	add	r7, sp, #0
 800378c:	4603      	mov	r3, r0
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	607a      	str	r2, [r7, #4]
 8003792:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003794:	2300      	movs	r3, #0
 8003796:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003798:	f7ff ff42 	bl	8003620 <__NVIC_GetPriorityGrouping>
 800379c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	68b9      	ldr	r1, [r7, #8]
 80037a2:	6978      	ldr	r0, [r7, #20]
 80037a4:	f7ff ff90 	bl	80036c8 <NVIC_EncodePriority>
 80037a8:	4602      	mov	r2, r0
 80037aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ae:	4611      	mov	r1, r2
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff ff5f 	bl	8003674 <__NVIC_SetPriority>
}
 80037b6:	bf00      	nop
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	4603      	mov	r3, r0
 80037c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff ff35 	bl	800363c <__NVIC_EnableIRQ>
}
 80037d2:	bf00      	nop
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b082      	sub	sp, #8
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7ff ffa2 	bl	800372c <SysTick_Config>
 80037e8:	4603      	mov	r3, r0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b085      	sub	sp, #20
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b02      	cmp	r3, #2
 8003808:	d008      	beq.n	800381c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2204      	movs	r2, #4
 800380e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e020      	b.n	800385e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 020e 	bic.w	r2, r2, #14
 800382a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0201 	bic.w	r2, r2, #1
 800383a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003844:	2101      	movs	r1, #1
 8003846:	fa01 f202 	lsl.w	r2, r1, r2
 800384a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800385c:	7bfb      	ldrb	r3, [r7, #15]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr

08003868 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003870:	2300      	movs	r3, #0
 8003872:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d005      	beq.n	800388c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2204      	movs	r2, #4
 8003884:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
 800388a:	e051      	b.n	8003930 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 020e 	bic.w	r2, r2, #14
 800389a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f022 0201 	bic.w	r2, r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a22      	ldr	r2, [pc, #136]	; (800393c <HAL_DMA_Abort_IT+0xd4>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d029      	beq.n	800390a <HAL_DMA_Abort_IT+0xa2>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a21      	ldr	r2, [pc, #132]	; (8003940 <HAL_DMA_Abort_IT+0xd8>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d022      	beq.n	8003906 <HAL_DMA_Abort_IT+0x9e>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a1f      	ldr	r2, [pc, #124]	; (8003944 <HAL_DMA_Abort_IT+0xdc>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d01a      	beq.n	8003900 <HAL_DMA_Abort_IT+0x98>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a1e      	ldr	r2, [pc, #120]	; (8003948 <HAL_DMA_Abort_IT+0xe0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d012      	beq.n	80038fa <HAL_DMA_Abort_IT+0x92>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a1c      	ldr	r2, [pc, #112]	; (800394c <HAL_DMA_Abort_IT+0xe4>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d00a      	beq.n	80038f4 <HAL_DMA_Abort_IT+0x8c>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a1b      	ldr	r2, [pc, #108]	; (8003950 <HAL_DMA_Abort_IT+0xe8>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d102      	bne.n	80038ee <HAL_DMA_Abort_IT+0x86>
 80038e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038ec:	e00e      	b.n	800390c <HAL_DMA_Abort_IT+0xa4>
 80038ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038f2:	e00b      	b.n	800390c <HAL_DMA_Abort_IT+0xa4>
 80038f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038f8:	e008      	b.n	800390c <HAL_DMA_Abort_IT+0xa4>
 80038fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038fe:	e005      	b.n	800390c <HAL_DMA_Abort_IT+0xa4>
 8003900:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003904:	e002      	b.n	800390c <HAL_DMA_Abort_IT+0xa4>
 8003906:	2310      	movs	r3, #16
 8003908:	e000      	b.n	800390c <HAL_DMA_Abort_IT+0xa4>
 800390a:	2301      	movs	r3, #1
 800390c:	4a11      	ldr	r2, [pc, #68]	; (8003954 <HAL_DMA_Abort_IT+0xec>)
 800390e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003924:	2b00      	cmp	r3, #0
 8003926:	d003      	beq.n	8003930 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	4798      	blx	r3
    } 
  }
  return status;
 8003930:	7bfb      	ldrb	r3, [r7, #15]
}
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	40020008 	.word	0x40020008
 8003940:	4002001c 	.word	0x4002001c
 8003944:	40020030 	.word	0x40020030
 8003948:	40020044 	.word	0x40020044
 800394c:	40020058 	.word	0x40020058
 8003950:	4002006c 	.word	0x4002006c
 8003954:	40020000 	.word	0x40020000

08003958 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003958:	b480      	push	{r7}
 800395a:	b08b      	sub	sp, #44	; 0x2c
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003962:	2300      	movs	r3, #0
 8003964:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003966:	2300      	movs	r3, #0
 8003968:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800396a:	e161      	b.n	8003c30 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800396c:	2201      	movs	r2, #1
 800396e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	69fa      	ldr	r2, [r7, #28]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	429a      	cmp	r2, r3
 8003986:	f040 8150 	bne.w	8003c2a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	4a97      	ldr	r2, [pc, #604]	; (8003bec <HAL_GPIO_Init+0x294>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d05e      	beq.n	8003a52 <HAL_GPIO_Init+0xfa>
 8003994:	4a95      	ldr	r2, [pc, #596]	; (8003bec <HAL_GPIO_Init+0x294>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d875      	bhi.n	8003a86 <HAL_GPIO_Init+0x12e>
 800399a:	4a95      	ldr	r2, [pc, #596]	; (8003bf0 <HAL_GPIO_Init+0x298>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d058      	beq.n	8003a52 <HAL_GPIO_Init+0xfa>
 80039a0:	4a93      	ldr	r2, [pc, #588]	; (8003bf0 <HAL_GPIO_Init+0x298>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d86f      	bhi.n	8003a86 <HAL_GPIO_Init+0x12e>
 80039a6:	4a93      	ldr	r2, [pc, #588]	; (8003bf4 <HAL_GPIO_Init+0x29c>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d052      	beq.n	8003a52 <HAL_GPIO_Init+0xfa>
 80039ac:	4a91      	ldr	r2, [pc, #580]	; (8003bf4 <HAL_GPIO_Init+0x29c>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d869      	bhi.n	8003a86 <HAL_GPIO_Init+0x12e>
 80039b2:	4a91      	ldr	r2, [pc, #580]	; (8003bf8 <HAL_GPIO_Init+0x2a0>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d04c      	beq.n	8003a52 <HAL_GPIO_Init+0xfa>
 80039b8:	4a8f      	ldr	r2, [pc, #572]	; (8003bf8 <HAL_GPIO_Init+0x2a0>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d863      	bhi.n	8003a86 <HAL_GPIO_Init+0x12e>
 80039be:	4a8f      	ldr	r2, [pc, #572]	; (8003bfc <HAL_GPIO_Init+0x2a4>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d046      	beq.n	8003a52 <HAL_GPIO_Init+0xfa>
 80039c4:	4a8d      	ldr	r2, [pc, #564]	; (8003bfc <HAL_GPIO_Init+0x2a4>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d85d      	bhi.n	8003a86 <HAL_GPIO_Init+0x12e>
 80039ca:	2b12      	cmp	r3, #18
 80039cc:	d82a      	bhi.n	8003a24 <HAL_GPIO_Init+0xcc>
 80039ce:	2b12      	cmp	r3, #18
 80039d0:	d859      	bhi.n	8003a86 <HAL_GPIO_Init+0x12e>
 80039d2:	a201      	add	r2, pc, #4	; (adr r2, 80039d8 <HAL_GPIO_Init+0x80>)
 80039d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d8:	08003a53 	.word	0x08003a53
 80039dc:	08003a2d 	.word	0x08003a2d
 80039e0:	08003a3f 	.word	0x08003a3f
 80039e4:	08003a81 	.word	0x08003a81
 80039e8:	08003a87 	.word	0x08003a87
 80039ec:	08003a87 	.word	0x08003a87
 80039f0:	08003a87 	.word	0x08003a87
 80039f4:	08003a87 	.word	0x08003a87
 80039f8:	08003a87 	.word	0x08003a87
 80039fc:	08003a87 	.word	0x08003a87
 8003a00:	08003a87 	.word	0x08003a87
 8003a04:	08003a87 	.word	0x08003a87
 8003a08:	08003a87 	.word	0x08003a87
 8003a0c:	08003a87 	.word	0x08003a87
 8003a10:	08003a87 	.word	0x08003a87
 8003a14:	08003a87 	.word	0x08003a87
 8003a18:	08003a87 	.word	0x08003a87
 8003a1c:	08003a35 	.word	0x08003a35
 8003a20:	08003a49 	.word	0x08003a49
 8003a24:	4a76      	ldr	r2, [pc, #472]	; (8003c00 <HAL_GPIO_Init+0x2a8>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d013      	beq.n	8003a52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003a2a:	e02c      	b.n	8003a86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	623b      	str	r3, [r7, #32]
          break;
 8003a32:	e029      	b.n	8003a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	3304      	adds	r3, #4
 8003a3a:	623b      	str	r3, [r7, #32]
          break;
 8003a3c:	e024      	b.n	8003a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	3308      	adds	r3, #8
 8003a44:	623b      	str	r3, [r7, #32]
          break;
 8003a46:	e01f      	b.n	8003a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	330c      	adds	r3, #12
 8003a4e:	623b      	str	r3, [r7, #32]
          break;
 8003a50:	e01a      	b.n	8003a88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d102      	bne.n	8003a60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a5a:	2304      	movs	r3, #4
 8003a5c:	623b      	str	r3, [r7, #32]
          break;
 8003a5e:	e013      	b.n	8003a88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d105      	bne.n	8003a74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a68:	2308      	movs	r3, #8
 8003a6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	69fa      	ldr	r2, [r7, #28]
 8003a70:	611a      	str	r2, [r3, #16]
          break;
 8003a72:	e009      	b.n	8003a88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a74:	2308      	movs	r3, #8
 8003a76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	69fa      	ldr	r2, [r7, #28]
 8003a7c:	615a      	str	r2, [r3, #20]
          break;
 8003a7e:	e003      	b.n	8003a88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a80:	2300      	movs	r3, #0
 8003a82:	623b      	str	r3, [r7, #32]
          break;
 8003a84:	e000      	b.n	8003a88 <HAL_GPIO_Init+0x130>
          break;
 8003a86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	2bff      	cmp	r3, #255	; 0xff
 8003a8c:	d801      	bhi.n	8003a92 <HAL_GPIO_Init+0x13a>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	e001      	b.n	8003a96 <HAL_GPIO_Init+0x13e>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	3304      	adds	r3, #4
 8003a96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	2bff      	cmp	r3, #255	; 0xff
 8003a9c:	d802      	bhi.n	8003aa4 <HAL_GPIO_Init+0x14c>
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	e002      	b.n	8003aaa <HAL_GPIO_Init+0x152>
 8003aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa6:	3b08      	subs	r3, #8
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	210f      	movs	r1, #15
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	401a      	ands	r2, r3
 8003abc:	6a39      	ldr	r1, [r7, #32]
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 80a9 	beq.w	8003c2a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ad8:	4b4a      	ldr	r3, [pc, #296]	; (8003c04 <HAL_GPIO_Init+0x2ac>)
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	4a49      	ldr	r2, [pc, #292]	; (8003c04 <HAL_GPIO_Init+0x2ac>)
 8003ade:	f043 0301 	orr.w	r3, r3, #1
 8003ae2:	6193      	str	r3, [r2, #24]
 8003ae4:	4b47      	ldr	r3, [pc, #284]	; (8003c04 <HAL_GPIO_Init+0x2ac>)
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	60bb      	str	r3, [r7, #8]
 8003aee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003af0:	4a45      	ldr	r2, [pc, #276]	; (8003c08 <HAL_GPIO_Init+0x2b0>)
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	089b      	lsrs	r3, r3, #2
 8003af6:	3302      	adds	r3, #2
 8003af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003afc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	f003 0303 	and.w	r3, r3, #3
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	220f      	movs	r2, #15
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	4013      	ands	r3, r2
 8003b12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a3d      	ldr	r2, [pc, #244]	; (8003c0c <HAL_GPIO_Init+0x2b4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d00d      	beq.n	8003b38 <HAL_GPIO_Init+0x1e0>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a3c      	ldr	r2, [pc, #240]	; (8003c10 <HAL_GPIO_Init+0x2b8>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d007      	beq.n	8003b34 <HAL_GPIO_Init+0x1dc>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a3b      	ldr	r2, [pc, #236]	; (8003c14 <HAL_GPIO_Init+0x2bc>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d101      	bne.n	8003b30 <HAL_GPIO_Init+0x1d8>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e004      	b.n	8003b3a <HAL_GPIO_Init+0x1e2>
 8003b30:	2303      	movs	r3, #3
 8003b32:	e002      	b.n	8003b3a <HAL_GPIO_Init+0x1e2>
 8003b34:	2301      	movs	r3, #1
 8003b36:	e000      	b.n	8003b3a <HAL_GPIO_Init+0x1e2>
 8003b38:	2300      	movs	r3, #0
 8003b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b3c:	f002 0203 	and.w	r2, r2, #3
 8003b40:	0092      	lsls	r2, r2, #2
 8003b42:	4093      	lsls	r3, r2
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b4a:	492f      	ldr	r1, [pc, #188]	; (8003c08 <HAL_GPIO_Init+0x2b0>)
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4e:	089b      	lsrs	r3, r3, #2
 8003b50:	3302      	adds	r3, #2
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d006      	beq.n	8003b72 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b64:	4b2c      	ldr	r3, [pc, #176]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003b66:	689a      	ldr	r2, [r3, #8]
 8003b68:	492b      	ldr	r1, [pc, #172]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	608b      	str	r3, [r1, #8]
 8003b70:	e006      	b.n	8003b80 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b72:	4b29      	ldr	r3, [pc, #164]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003b74:	689a      	ldr	r2, [r3, #8]
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	4927      	ldr	r1, [pc, #156]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d006      	beq.n	8003b9a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b8c:	4b22      	ldr	r3, [pc, #136]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	4921      	ldr	r1, [pc, #132]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	60cb      	str	r3, [r1, #12]
 8003b98:	e006      	b.n	8003ba8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b9a:	4b1f      	ldr	r3, [pc, #124]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003b9c:	68da      	ldr	r2, [r3, #12]
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	43db      	mvns	r3, r3
 8003ba2:	491d      	ldr	r1, [pc, #116]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d006      	beq.n	8003bc2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003bb4:	4b18      	ldr	r3, [pc, #96]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003bb6:	685a      	ldr	r2, [r3, #4]
 8003bb8:	4917      	ldr	r1, [pc, #92]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	604b      	str	r3, [r1, #4]
 8003bc0:	e006      	b.n	8003bd0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003bc2:	4b15      	ldr	r3, [pc, #84]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003bc4:	685a      	ldr	r2, [r3, #4]
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	4913      	ldr	r1, [pc, #76]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003bcc:	4013      	ands	r3, r2
 8003bce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d01f      	beq.n	8003c1c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003bdc:	4b0e      	ldr	r3, [pc, #56]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	490d      	ldr	r1, [pc, #52]	; (8003c18 <HAL_GPIO_Init+0x2c0>)
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	600b      	str	r3, [r1, #0]
 8003be8:	e01f      	b.n	8003c2a <HAL_GPIO_Init+0x2d2>
 8003bea:	bf00      	nop
 8003bec:	10320000 	.word	0x10320000
 8003bf0:	10310000 	.word	0x10310000
 8003bf4:	10220000 	.word	0x10220000
 8003bf8:	10210000 	.word	0x10210000
 8003bfc:	10120000 	.word	0x10120000
 8003c00:	10110000 	.word	0x10110000
 8003c04:	40021000 	.word	0x40021000
 8003c08:	40010000 	.word	0x40010000
 8003c0c:	40010800 	.word	0x40010800
 8003c10:	40010c00 	.word	0x40010c00
 8003c14:	40011000 	.word	0x40011000
 8003c18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c1c:	4b0b      	ldr	r3, [pc, #44]	; (8003c4c <HAL_GPIO_Init+0x2f4>)
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	43db      	mvns	r3, r3
 8003c24:	4909      	ldr	r1, [pc, #36]	; (8003c4c <HAL_GPIO_Init+0x2f4>)
 8003c26:	4013      	ands	r3, r2
 8003c28:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c36:	fa22 f303 	lsr.w	r3, r2, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	f47f ae96 	bne.w	800396c <HAL_GPIO_Init+0x14>
  }
}
 8003c40:	bf00      	nop
 8003c42:	bf00      	nop
 8003c44:	372c      	adds	r7, #44	; 0x2c
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bc80      	pop	{r7}
 8003c4a:	4770      	bx	lr
 8003c4c:	40010400 	.word	0x40010400

08003c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	807b      	strh	r3, [r7, #2]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c60:	787b      	ldrb	r3, [r7, #1]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c66:	887a      	ldrh	r2, [r7, #2]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c6c:	e003      	b.n	8003c76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c6e:	887b      	ldrh	r3, [r7, #2]
 8003c70:	041a      	lsls	r2, r3, #16
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	611a      	str	r2, [r3, #16]
}
 8003c76:	bf00      	nop
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr

08003c80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	460b      	mov	r3, r1
 8003c8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c92:	887a      	ldrh	r2, [r7, #2]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4013      	ands	r3, r2
 8003c98:	041a      	lsls	r2, r3, #16
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	43d9      	mvns	r1, r3
 8003c9e:	887b      	ldrh	r3, [r7, #2]
 8003ca0:	400b      	ands	r3, r1
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	611a      	str	r2, [r3, #16]
}
 8003ca8:	bf00      	nop
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr
	...

08003cb4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003cbe:	4b08      	ldr	r3, [pc, #32]	; (8003ce0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cc0:	695a      	ldr	r2, [r3, #20]
 8003cc2:	88fb      	ldrh	r3, [r7, #6]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d006      	beq.n	8003cd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cca:	4a05      	ldr	r2, [pc, #20]	; (8003ce0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ccc:	88fb      	ldrh	r3, [r7, #6]
 8003cce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cd0:	88fb      	ldrh	r3, [r7, #6]
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7ff f820 	bl	8002d18 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cd8:	bf00      	nop
 8003cda:	3708      	adds	r7, #8
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	40010400 	.word	0x40010400

08003ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d101      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e272      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 8087 	beq.w	8003e12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d04:	4b92      	ldr	r3, [pc, #584]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f003 030c 	and.w	r3, r3, #12
 8003d0c:	2b04      	cmp	r3, #4
 8003d0e:	d00c      	beq.n	8003d2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d10:	4b8f      	ldr	r3, [pc, #572]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f003 030c 	and.w	r3, r3, #12
 8003d18:	2b08      	cmp	r3, #8
 8003d1a:	d112      	bne.n	8003d42 <HAL_RCC_OscConfig+0x5e>
 8003d1c:	4b8c      	ldr	r3, [pc, #560]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d28:	d10b      	bne.n	8003d42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d2a:	4b89      	ldr	r3, [pc, #548]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d06c      	beq.n	8003e10 <HAL_RCC_OscConfig+0x12c>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d168      	bne.n	8003e10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e24c      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d4a:	d106      	bne.n	8003d5a <HAL_RCC_OscConfig+0x76>
 8003d4c:	4b80      	ldr	r3, [pc, #512]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a7f      	ldr	r2, [pc, #508]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d56:	6013      	str	r3, [r2, #0]
 8003d58:	e02e      	b.n	8003db8 <HAL_RCC_OscConfig+0xd4>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10c      	bne.n	8003d7c <HAL_RCC_OscConfig+0x98>
 8003d62:	4b7b      	ldr	r3, [pc, #492]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a7a      	ldr	r2, [pc, #488]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d6c:	6013      	str	r3, [r2, #0]
 8003d6e:	4b78      	ldr	r3, [pc, #480]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a77      	ldr	r2, [pc, #476]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d78:	6013      	str	r3, [r2, #0]
 8003d7a:	e01d      	b.n	8003db8 <HAL_RCC_OscConfig+0xd4>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d84:	d10c      	bne.n	8003da0 <HAL_RCC_OscConfig+0xbc>
 8003d86:	4b72      	ldr	r3, [pc, #456]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a71      	ldr	r2, [pc, #452]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d90:	6013      	str	r3, [r2, #0]
 8003d92:	4b6f      	ldr	r3, [pc, #444]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a6e      	ldr	r2, [pc, #440]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d9c:	6013      	str	r3, [r2, #0]
 8003d9e:	e00b      	b.n	8003db8 <HAL_RCC_OscConfig+0xd4>
 8003da0:	4b6b      	ldr	r3, [pc, #428]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a6a      	ldr	r2, [pc, #424]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003daa:	6013      	str	r3, [r2, #0]
 8003dac:	4b68      	ldr	r3, [pc, #416]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a67      	ldr	r2, [pc, #412]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003db6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d013      	beq.n	8003de8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7ff fbdc 	bl	800357c <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dc8:	f7ff fbd8 	bl	800357c <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b64      	cmp	r3, #100	; 0x64
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e200      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dda:	4b5d      	ldr	r3, [pc, #372]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0f0      	beq.n	8003dc8 <HAL_RCC_OscConfig+0xe4>
 8003de6:	e014      	b.n	8003e12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de8:	f7ff fbc8 	bl	800357c <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df0:	f7ff fbc4 	bl	800357c <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b64      	cmp	r3, #100	; 0x64
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e1ec      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e02:	4b53      	ldr	r3, [pc, #332]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_OscConfig+0x10c>
 8003e0e:	e000      	b.n	8003e12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d063      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e1e:	4b4c      	ldr	r3, [pc, #304]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f003 030c 	and.w	r3, r3, #12
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00b      	beq.n	8003e42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e2a:	4b49      	ldr	r3, [pc, #292]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f003 030c 	and.w	r3, r3, #12
 8003e32:	2b08      	cmp	r3, #8
 8003e34:	d11c      	bne.n	8003e70 <HAL_RCC_OscConfig+0x18c>
 8003e36:	4b46      	ldr	r3, [pc, #280]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d116      	bne.n	8003e70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e42:	4b43      	ldr	r3, [pc, #268]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d005      	beq.n	8003e5a <HAL_RCC_OscConfig+0x176>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d001      	beq.n	8003e5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e1c0      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e5a:	4b3d      	ldr	r3, [pc, #244]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	4939      	ldr	r1, [pc, #228]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e6e:	e03a      	b.n	8003ee6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d020      	beq.n	8003eba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e78:	4b36      	ldr	r3, [pc, #216]	; (8003f54 <HAL_RCC_OscConfig+0x270>)
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7e:	f7ff fb7d 	bl	800357c <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e84:	e008      	b.n	8003e98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e86:	f7ff fb79 	bl	800357c <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e1a1      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e98:	4b2d      	ldr	r3, [pc, #180]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d0f0      	beq.n	8003e86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea4:	4b2a      	ldr	r3, [pc, #168]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	00db      	lsls	r3, r3, #3
 8003eb2:	4927      	ldr	r1, [pc, #156]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	600b      	str	r3, [r1, #0]
 8003eb8:	e015      	b.n	8003ee6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003eba:	4b26      	ldr	r3, [pc, #152]	; (8003f54 <HAL_RCC_OscConfig+0x270>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec0:	f7ff fb5c 	bl	800357c <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ec8:	f7ff fb58 	bl	800357c <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e180      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eda:	4b1d      	ldr	r3, [pc, #116]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1f0      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0308 	and.w	r3, r3, #8
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d03a      	beq.n	8003f68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d019      	beq.n	8003f2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003efa:	4b17      	ldr	r3, [pc, #92]	; (8003f58 <HAL_RCC_OscConfig+0x274>)
 8003efc:	2201      	movs	r2, #1
 8003efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f00:	f7ff fb3c 	bl	800357c <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f08:	f7ff fb38 	bl	800357c <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e160      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f1a:	4b0d      	ldr	r3, [pc, #52]	; (8003f50 <HAL_RCC_OscConfig+0x26c>)
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f0      	beq.n	8003f08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f26:	2001      	movs	r0, #1
 8003f28:	f000 fada 	bl	80044e0 <RCC_Delay>
 8003f2c:	e01c      	b.n	8003f68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f2e:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <HAL_RCC_OscConfig+0x274>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f34:	f7ff fb22 	bl	800357c <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f3a:	e00f      	b.n	8003f5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f3c:	f7ff fb1e 	bl	800357c <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d908      	bls.n	8003f5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e146      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
 8003f4e:	bf00      	nop
 8003f50:	40021000 	.word	0x40021000
 8003f54:	42420000 	.word	0x42420000
 8003f58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f5c:	4b92      	ldr	r3, [pc, #584]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1e9      	bne.n	8003f3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f000 80a6 	beq.w	80040c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f76:	2300      	movs	r3, #0
 8003f78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f7a:	4b8b      	ldr	r3, [pc, #556]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10d      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f86:	4b88      	ldr	r3, [pc, #544]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	4a87      	ldr	r2, [pc, #540]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f90:	61d3      	str	r3, [r2, #28]
 8003f92:	4b85      	ldr	r3, [pc, #532]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f9a:	60bb      	str	r3, [r7, #8]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa2:	4b82      	ldr	r3, [pc, #520]	; (80041ac <HAL_RCC_OscConfig+0x4c8>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d118      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fae:	4b7f      	ldr	r3, [pc, #508]	; (80041ac <HAL_RCC_OscConfig+0x4c8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a7e      	ldr	r2, [pc, #504]	; (80041ac <HAL_RCC_OscConfig+0x4c8>)
 8003fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fba:	f7ff fadf 	bl	800357c <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fc2:	f7ff fadb 	bl	800357c <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b64      	cmp	r3, #100	; 0x64
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e103      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd4:	4b75      	ldr	r3, [pc, #468]	; (80041ac <HAL_RCC_OscConfig+0x4c8>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0f0      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d106      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x312>
 8003fe8:	4b6f      	ldr	r3, [pc, #444]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8003fea:	6a1b      	ldr	r3, [r3, #32]
 8003fec:	4a6e      	ldr	r2, [pc, #440]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8003fee:	f043 0301 	orr.w	r3, r3, #1
 8003ff2:	6213      	str	r3, [r2, #32]
 8003ff4:	e02d      	b.n	8004052 <HAL_RCC_OscConfig+0x36e>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10c      	bne.n	8004018 <HAL_RCC_OscConfig+0x334>
 8003ffe:	4b6a      	ldr	r3, [pc, #424]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004000:	6a1b      	ldr	r3, [r3, #32]
 8004002:	4a69      	ldr	r2, [pc, #420]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004004:	f023 0301 	bic.w	r3, r3, #1
 8004008:	6213      	str	r3, [r2, #32]
 800400a:	4b67      	ldr	r3, [pc, #412]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	4a66      	ldr	r2, [pc, #408]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004010:	f023 0304 	bic.w	r3, r3, #4
 8004014:	6213      	str	r3, [r2, #32]
 8004016:	e01c      	b.n	8004052 <HAL_RCC_OscConfig+0x36e>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	2b05      	cmp	r3, #5
 800401e:	d10c      	bne.n	800403a <HAL_RCC_OscConfig+0x356>
 8004020:	4b61      	ldr	r3, [pc, #388]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	4a60      	ldr	r2, [pc, #384]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004026:	f043 0304 	orr.w	r3, r3, #4
 800402a:	6213      	str	r3, [r2, #32]
 800402c:	4b5e      	ldr	r3, [pc, #376]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 800402e:	6a1b      	ldr	r3, [r3, #32]
 8004030:	4a5d      	ldr	r2, [pc, #372]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004032:	f043 0301 	orr.w	r3, r3, #1
 8004036:	6213      	str	r3, [r2, #32]
 8004038:	e00b      	b.n	8004052 <HAL_RCC_OscConfig+0x36e>
 800403a:	4b5b      	ldr	r3, [pc, #364]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	4a5a      	ldr	r2, [pc, #360]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004040:	f023 0301 	bic.w	r3, r3, #1
 8004044:	6213      	str	r3, [r2, #32]
 8004046:	4b58      	ldr	r3, [pc, #352]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	4a57      	ldr	r2, [pc, #348]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 800404c:	f023 0304 	bic.w	r3, r3, #4
 8004050:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d015      	beq.n	8004086 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800405a:	f7ff fa8f 	bl	800357c <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004060:	e00a      	b.n	8004078 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004062:	f7ff fa8b 	bl	800357c <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004070:	4293      	cmp	r3, r2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e0b1      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004078:	4b4b      	ldr	r3, [pc, #300]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d0ee      	beq.n	8004062 <HAL_RCC_OscConfig+0x37e>
 8004084:	e014      	b.n	80040b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004086:	f7ff fa79 	bl	800357c <HAL_GetTick>
 800408a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800408c:	e00a      	b.n	80040a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800408e:	f7ff fa75 	bl	800357c <HAL_GetTick>
 8004092:	4602      	mov	r2, r0
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	f241 3288 	movw	r2, #5000	; 0x1388
 800409c:	4293      	cmp	r3, r2
 800409e:	d901      	bls.n	80040a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e09b      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a4:	4b40      	ldr	r3, [pc, #256]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1ee      	bne.n	800408e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80040b0:	7dfb      	ldrb	r3, [r7, #23]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d105      	bne.n	80040c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040b6:	4b3c      	ldr	r3, [pc, #240]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	4a3b      	ldr	r2, [pc, #236]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 80040bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	69db      	ldr	r3, [r3, #28]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	f000 8087 	beq.w	80041da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040cc:	4b36      	ldr	r3, [pc, #216]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f003 030c 	and.w	r3, r3, #12
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d061      	beq.n	800419c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d146      	bne.n	800416e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e0:	4b33      	ldr	r3, [pc, #204]	; (80041b0 <HAL_RCC_OscConfig+0x4cc>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e6:	f7ff fa49 	bl	800357c <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ee:	f7ff fa45 	bl	800357c <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e06d      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004100:	4b29      	ldr	r3, [pc, #164]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1f0      	bne.n	80040ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004114:	d108      	bne.n	8004128 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004116:	4b24      	ldr	r3, [pc, #144]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	4921      	ldr	r1, [pc, #132]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004124:	4313      	orrs	r3, r2
 8004126:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004128:	4b1f      	ldr	r3, [pc, #124]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a19      	ldr	r1, [r3, #32]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004138:	430b      	orrs	r3, r1
 800413a:	491b      	ldr	r1, [pc, #108]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 800413c:	4313      	orrs	r3, r2
 800413e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004140:	4b1b      	ldr	r3, [pc, #108]	; (80041b0 <HAL_RCC_OscConfig+0x4cc>)
 8004142:	2201      	movs	r2, #1
 8004144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004146:	f7ff fa19 	bl	800357c <HAL_GetTick>
 800414a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800414c:	e008      	b.n	8004160 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800414e:	f7ff fa15 	bl	800357c <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	2b02      	cmp	r3, #2
 800415a:	d901      	bls.n	8004160 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e03d      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004160:	4b11      	ldr	r3, [pc, #68]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d0f0      	beq.n	800414e <HAL_RCC_OscConfig+0x46a>
 800416c:	e035      	b.n	80041da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800416e:	4b10      	ldr	r3, [pc, #64]	; (80041b0 <HAL_RCC_OscConfig+0x4cc>)
 8004170:	2200      	movs	r2, #0
 8004172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004174:	f7ff fa02 	bl	800357c <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800417a:	e008      	b.n	800418e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800417c:	f7ff f9fe 	bl	800357c <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b02      	cmp	r3, #2
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e026      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800418e:	4b06      	ldr	r3, [pc, #24]	; (80041a8 <HAL_RCC_OscConfig+0x4c4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1f0      	bne.n	800417c <HAL_RCC_OscConfig+0x498>
 800419a:	e01e      	b.n	80041da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	69db      	ldr	r3, [r3, #28]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d107      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e019      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
 80041a8:	40021000 	.word	0x40021000
 80041ac:	40007000 	.word	0x40007000
 80041b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041b4:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <HAL_RCC_OscConfig+0x500>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d106      	bne.n	80041d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d001      	beq.n	80041da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e000      	b.n	80041dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3718      	adds	r7, #24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40021000 	.word	0x40021000

080041e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e0d0      	b.n	800439e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041fc:	4b6a      	ldr	r3, [pc, #424]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d910      	bls.n	800422c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420a:	4b67      	ldr	r3, [pc, #412]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f023 0207 	bic.w	r2, r3, #7
 8004212:	4965      	ldr	r1, [pc, #404]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	4313      	orrs	r3, r2
 8004218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800421a:	4b63      	ldr	r3, [pc, #396]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	429a      	cmp	r2, r3
 8004226:	d001      	beq.n	800422c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e0b8      	b.n	800439e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d020      	beq.n	800427a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0304 	and.w	r3, r3, #4
 8004240:	2b00      	cmp	r3, #0
 8004242:	d005      	beq.n	8004250 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004244:	4b59      	ldr	r3, [pc, #356]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	4a58      	ldr	r2, [pc, #352]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 800424a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800424e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0308 	and.w	r3, r3, #8
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800425c:	4b53      	ldr	r3, [pc, #332]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	4a52      	ldr	r2, [pc, #328]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004262:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004266:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004268:	4b50      	ldr	r3, [pc, #320]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	494d      	ldr	r1, [pc, #308]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004276:	4313      	orrs	r3, r2
 8004278:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	d040      	beq.n	8004308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d107      	bne.n	800429e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800428e:	4b47      	ldr	r3, [pc, #284]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d115      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e07f      	b.n	800439e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d107      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042a6:	4b41      	ldr	r3, [pc, #260]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d109      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e073      	b.n	800439e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b6:	4b3d      	ldr	r3, [pc, #244]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e06b      	b.n	800439e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042c6:	4b39      	ldr	r3, [pc, #228]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f023 0203 	bic.w	r2, r3, #3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	4936      	ldr	r1, [pc, #216]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042d8:	f7ff f950 	bl	800357c <HAL_GetTick>
 80042dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042de:	e00a      	b.n	80042f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e0:	f7ff f94c 	bl	800357c <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e053      	b.n	800439e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f6:	4b2d      	ldr	r3, [pc, #180]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f003 020c 	and.w	r2, r3, #12
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	429a      	cmp	r2, r3
 8004306:	d1eb      	bne.n	80042e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004308:	4b27      	ldr	r3, [pc, #156]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	429a      	cmp	r2, r3
 8004314:	d210      	bcs.n	8004338 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004316:	4b24      	ldr	r3, [pc, #144]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f023 0207 	bic.w	r2, r3, #7
 800431e:	4922      	ldr	r1, [pc, #136]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	4313      	orrs	r3, r2
 8004324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004326:	4b20      	ldr	r3, [pc, #128]	; (80043a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	429a      	cmp	r2, r3
 8004332:	d001      	beq.n	8004338 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e032      	b.n	800439e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	2b00      	cmp	r3, #0
 8004342:	d008      	beq.n	8004356 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004344:	4b19      	ldr	r3, [pc, #100]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	4916      	ldr	r1, [pc, #88]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004352:	4313      	orrs	r3, r2
 8004354:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b00      	cmp	r3, #0
 8004360:	d009      	beq.n	8004376 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004362:	4b12      	ldr	r3, [pc, #72]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	00db      	lsls	r3, r3, #3
 8004370:	490e      	ldr	r1, [pc, #56]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 8004372:	4313      	orrs	r3, r2
 8004374:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004376:	f000 f82d 	bl	80043d4 <HAL_RCC_GetSysClockFreq>
 800437a:	4602      	mov	r2, r0
 800437c:	4b0b      	ldr	r3, [pc, #44]	; (80043ac <HAL_RCC_ClockConfig+0x1c4>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	091b      	lsrs	r3, r3, #4
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	490a      	ldr	r1, [pc, #40]	; (80043b0 <HAL_RCC_ClockConfig+0x1c8>)
 8004388:	5ccb      	ldrb	r3, [r1, r3]
 800438a:	fa22 f303 	lsr.w	r3, r2, r3
 800438e:	4a09      	ldr	r2, [pc, #36]	; (80043b4 <HAL_RCC_ClockConfig+0x1cc>)
 8004390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004392:	4b09      	ldr	r3, [pc, #36]	; (80043b8 <HAL_RCC_ClockConfig+0x1d0>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	f7ff f8ae 	bl	80034f8 <HAL_InitTick>

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	40022000 	.word	0x40022000
 80043ac:	40021000 	.word	0x40021000
 80043b0:	0800694c 	.word	0x0800694c
 80043b4:	20000004 	.word	0x20000004
 80043b8:	20000008 	.word	0x20000008

080043bc <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80043c0:	4b03      	ldr	r3, [pc, #12]	; (80043d0 <HAL_RCC_EnableCSS+0x14>)
 80043c2:	2201      	movs	r2, #1
 80043c4:	601a      	str	r2, [r3, #0]
}
 80043c6:	bf00      	nop
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	4242004c 	.word	0x4242004c

080043d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b087      	sub	sp, #28
 80043d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	2300      	movs	r3, #0
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	2300      	movs	r3, #0
 80043e4:	617b      	str	r3, [r7, #20]
 80043e6:	2300      	movs	r3, #0
 80043e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043ee:	4b1e      	ldr	r3, [pc, #120]	; (8004468 <HAL_RCC_GetSysClockFreq+0x94>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f003 030c 	and.w	r3, r3, #12
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d002      	beq.n	8004404 <HAL_RCC_GetSysClockFreq+0x30>
 80043fe:	2b08      	cmp	r3, #8
 8004400:	d003      	beq.n	800440a <HAL_RCC_GetSysClockFreq+0x36>
 8004402:	e027      	b.n	8004454 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004404:	4b19      	ldr	r3, [pc, #100]	; (800446c <HAL_RCC_GetSysClockFreq+0x98>)
 8004406:	613b      	str	r3, [r7, #16]
      break;
 8004408:	e027      	b.n	800445a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	0c9b      	lsrs	r3, r3, #18
 800440e:	f003 030f 	and.w	r3, r3, #15
 8004412:	4a17      	ldr	r2, [pc, #92]	; (8004470 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004414:	5cd3      	ldrb	r3, [r2, r3]
 8004416:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d010      	beq.n	8004444 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004422:	4b11      	ldr	r3, [pc, #68]	; (8004468 <HAL_RCC_GetSysClockFreq+0x94>)
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	0c5b      	lsrs	r3, r3, #17
 8004428:	f003 0301 	and.w	r3, r3, #1
 800442c:	4a11      	ldr	r2, [pc, #68]	; (8004474 <HAL_RCC_GetSysClockFreq+0xa0>)
 800442e:	5cd3      	ldrb	r3, [r2, r3]
 8004430:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a0d      	ldr	r2, [pc, #52]	; (800446c <HAL_RCC_GetSysClockFreq+0x98>)
 8004436:	fb03 f202 	mul.w	r2, r3, r2
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004440:	617b      	str	r3, [r7, #20]
 8004442:	e004      	b.n	800444e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a0c      	ldr	r2, [pc, #48]	; (8004478 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004448:	fb02 f303 	mul.w	r3, r2, r3
 800444c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	613b      	str	r3, [r7, #16]
      break;
 8004452:	e002      	b.n	800445a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004454:	4b05      	ldr	r3, [pc, #20]	; (800446c <HAL_RCC_GetSysClockFreq+0x98>)
 8004456:	613b      	str	r3, [r7, #16]
      break;
 8004458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800445a:	693b      	ldr	r3, [r7, #16]
}
 800445c:	4618      	mov	r0, r3
 800445e:	371c      	adds	r7, #28
 8004460:	46bd      	mov	sp, r7
 8004462:	bc80      	pop	{r7}
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40021000 	.word	0x40021000
 800446c:	007a1200 	.word	0x007a1200
 8004470:	08006964 	.word	0x08006964
 8004474:	08006974 	.word	0x08006974
 8004478:	003d0900 	.word	0x003d0900

0800447c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800447c:	b480      	push	{r7}
 800447e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004480:	4b02      	ldr	r3, [pc, #8]	; (800448c <HAL_RCC_GetHCLKFreq+0x10>)
 8004482:	681b      	ldr	r3, [r3, #0]
}
 8004484:	4618      	mov	r0, r3
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr
 800448c:	20000004 	.word	0x20000004

08004490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004494:	f7ff fff2 	bl	800447c <HAL_RCC_GetHCLKFreq>
 8004498:	4602      	mov	r2, r0
 800449a:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	0a1b      	lsrs	r3, r3, #8
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	4903      	ldr	r1, [pc, #12]	; (80044b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044a6:	5ccb      	ldrb	r3, [r1, r3]
 80044a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	40021000 	.word	0x40021000
 80044b4:	0800695c 	.word	0x0800695c

080044b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044bc:	f7ff ffde 	bl	800447c <HAL_RCC_GetHCLKFreq>
 80044c0:	4602      	mov	r2, r0
 80044c2:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	0adb      	lsrs	r3, r3, #11
 80044c8:	f003 0307 	and.w	r3, r3, #7
 80044cc:	4903      	ldr	r1, [pc, #12]	; (80044dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80044ce:	5ccb      	ldrb	r3, [r1, r3]
 80044d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	40021000 	.word	0x40021000
 80044dc:	0800695c 	.word	0x0800695c

080044e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80044e8:	4b0a      	ldr	r3, [pc, #40]	; (8004514 <RCC_Delay+0x34>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a0a      	ldr	r2, [pc, #40]	; (8004518 <RCC_Delay+0x38>)
 80044ee:	fba2 2303 	umull	r2, r3, r2, r3
 80044f2:	0a5b      	lsrs	r3, r3, #9
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	fb02 f303 	mul.w	r3, r2, r3
 80044fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80044fc:	bf00      	nop
  }
  while (Delay --);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	1e5a      	subs	r2, r3, #1
 8004502:	60fa      	str	r2, [r7, #12]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1f9      	bne.n	80044fc <RCC_Delay+0x1c>
}
 8004508:	bf00      	nop
 800450a:	bf00      	nop
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	bc80      	pop	{r7}
 8004512:	4770      	bx	lr
 8004514:	20000004 	.word	0x20000004
 8004518:	10624dd3 	.word	0x10624dd3

0800451c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e076      	b.n	800461c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	2b00      	cmp	r3, #0
 8004534:	d108      	bne.n	8004548 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800453e:	d009      	beq.n	8004554 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	61da      	str	r2, [r3, #28]
 8004546:	e005      	b.n	8004554 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d106      	bne.n	8004574 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fe fd46 	bl	8003000 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2202      	movs	r2, #2
 8004578:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800458a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800459c:	431a      	orrs	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045a6:	431a      	orrs	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	431a      	orrs	r2, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	431a      	orrs	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045c4:	431a      	orrs	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045ce:	431a      	orrs	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045d8:	ea42 0103 	orr.w	r1, r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	430a      	orrs	r2, r1
 80045ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	699b      	ldr	r3, [r3, #24]
 80045f0:	0c1a      	lsrs	r2, r3, #16
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f002 0204 	and.w	r2, r2, #4
 80045fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	69da      	ldr	r2, [r3, #28]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800460a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2201      	movs	r2, #1
 8004616:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3708      	adds	r7, #8
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b08c      	sub	sp, #48	; 0x30
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004632:	2301      	movs	r3, #1
 8004634:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004636:	2300      	movs	r3, #0
 8004638:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <HAL_SPI_TransmitReceive+0x26>
 8004646:	2302      	movs	r3, #2
 8004648:	e198      	b.n	800497c <HAL_SPI_TransmitReceive+0x358>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004652:	f7fe ff93 	bl	800357c <HAL_GetTick>
 8004656:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800465e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004668:	887b      	ldrh	r3, [r7, #2]
 800466a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800466c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004670:	2b01      	cmp	r3, #1
 8004672:	d00f      	beq.n	8004694 <HAL_SPI_TransmitReceive+0x70>
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800467a:	d107      	bne.n	800468c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d103      	bne.n	800468c <HAL_SPI_TransmitReceive+0x68>
 8004684:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004688:	2b04      	cmp	r3, #4
 800468a:	d003      	beq.n	8004694 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800468c:	2302      	movs	r3, #2
 800468e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004692:	e16d      	b.n	8004970 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d005      	beq.n	80046a6 <HAL_SPI_TransmitReceive+0x82>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d002      	beq.n	80046a6 <HAL_SPI_TransmitReceive+0x82>
 80046a0:	887b      	ldrh	r3, [r7, #2]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d103      	bne.n	80046ae <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80046ac:	e160      	b.n	8004970 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d003      	beq.n	80046c2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2205      	movs	r2, #5
 80046be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	887a      	ldrh	r2, [r7, #2]
 80046d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	887a      	ldrh	r2, [r7, #2]
 80046d8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	887a      	ldrh	r2, [r7, #2]
 80046e4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	887a      	ldrh	r2, [r7, #2]
 80046ea:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004702:	2b40      	cmp	r3, #64	; 0x40
 8004704:	d007      	beq.n	8004716 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004714:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800471e:	d17c      	bne.n	800481a <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <HAL_SPI_TransmitReceive+0x10a>
 8004728:	8b7b      	ldrh	r3, [r7, #26]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d16a      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	881a      	ldrh	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473e:	1c9a      	adds	r2, r3, #2
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004748:	b29b      	uxth	r3, r3
 800474a:	3b01      	subs	r3, #1
 800474c:	b29a      	uxth	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004752:	e057      	b.n	8004804 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f003 0302 	and.w	r3, r3, #2
 800475e:	2b02      	cmp	r3, #2
 8004760:	d11b      	bne.n	800479a <HAL_SPI_TransmitReceive+0x176>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004766:	b29b      	uxth	r3, r3
 8004768:	2b00      	cmp	r3, #0
 800476a:	d016      	beq.n	800479a <HAL_SPI_TransmitReceive+0x176>
 800476c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800476e:	2b01      	cmp	r3, #1
 8004770:	d113      	bne.n	800479a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	881a      	ldrh	r2, [r3, #0]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	1c9a      	adds	r2, r3, #2
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800478c:	b29b      	uxth	r3, r3
 800478e:	3b01      	subs	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d119      	bne.n	80047dc <HAL_SPI_TransmitReceive+0x1b8>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d014      	beq.n	80047dc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68da      	ldr	r2, [r3, #12]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047bc:	b292      	uxth	r2, r2
 80047be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c4:	1c9a      	adds	r2, r3, #2
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	3b01      	subs	r3, #1
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047d8:	2301      	movs	r3, #1
 80047da:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047dc:	f7fe fece 	bl	800357c <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d80b      	bhi.n	8004804 <HAL_SPI_TransmitReceive+0x1e0>
 80047ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047f2:	d007      	beq.n	8004804 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004802:	e0b5      	b.n	8004970 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004808:	b29b      	uxth	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1a2      	bne.n	8004754 <HAL_SPI_TransmitReceive+0x130>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004812:	b29b      	uxth	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	d19d      	bne.n	8004754 <HAL_SPI_TransmitReceive+0x130>
 8004818:	e080      	b.n	800491c <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d002      	beq.n	8004828 <HAL_SPI_TransmitReceive+0x204>
 8004822:	8b7b      	ldrh	r3, [r7, #26]
 8004824:	2b01      	cmp	r3, #1
 8004826:	d16f      	bne.n	8004908 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	330c      	adds	r3, #12
 8004832:	7812      	ldrb	r2, [r2, #0]
 8004834:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483a:	1c5a      	adds	r2, r3, #1
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004844:	b29b      	uxth	r3, r3
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800484e:	e05b      	b.n	8004908 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b02      	cmp	r3, #2
 800485c:	d11c      	bne.n	8004898 <HAL_SPI_TransmitReceive+0x274>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004862:	b29b      	uxth	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d017      	beq.n	8004898 <HAL_SPI_TransmitReceive+0x274>
 8004868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800486a:	2b01      	cmp	r3, #1
 800486c:	d114      	bne.n	8004898 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	330c      	adds	r3, #12
 8004878:	7812      	ldrb	r2, [r2, #0]
 800487a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004880:	1c5a      	adds	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800488a:	b29b      	uxth	r3, r3
 800488c:	3b01      	subs	r3, #1
 800488e:	b29a      	uxth	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004894:	2300      	movs	r3, #0
 8004896:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d119      	bne.n	80048da <HAL_SPI_TransmitReceive+0x2b6>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d014      	beq.n	80048da <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ba:	b2d2      	uxtb	r2, r2
 80048bc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	3b01      	subs	r3, #1
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048d6:	2301      	movs	r3, #1
 80048d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80048da:	f7fe fe4f 	bl	800357c <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d803      	bhi.n	80048f2 <HAL_SPI_TransmitReceive+0x2ce>
 80048ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048f0:	d102      	bne.n	80048f8 <HAL_SPI_TransmitReceive+0x2d4>
 80048f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d107      	bne.n	8004908 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004906:	e033      	b.n	8004970 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800490c:	b29b      	uxth	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d19e      	bne.n	8004850 <HAL_SPI_TransmitReceive+0x22c>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004916:	b29b      	uxth	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d199      	bne.n	8004850 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800491c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800491e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f000 f9b3 	bl	8004c8c <SPI_EndRxTxTransaction>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d006      	beq.n	800493a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2220      	movs	r2, #32
 8004936:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004938:	e01a      	b.n	8004970 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d10a      	bne.n	8004958 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004942:	2300      	movs	r3, #0
 8004944:	617b      	str	r3, [r7, #20]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	617b      	str	r3, [r7, #20]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	617b      	str	r3, [r7, #20]
 8004956:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004966:	e003      	b.n	8004970 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004978:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800497c:	4618      	mov	r0, r3
 800497e:	3730      	adds	r7, #48	; 0x30
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b088      	sub	sp, #32
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10e      	bne.n	80049c4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d009      	beq.n	80049c4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d004      	beq.n	80049c4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	4798      	blx	r3
    return;
 80049c2:	e0b7      	b.n	8004b34 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d009      	beq.n	80049e2 <HAL_SPI_IRQHandler+0x5e>
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d004      	beq.n	80049e2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	4798      	blx	r3
    return;
 80049e0:	e0a8      	b.n	8004b34 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	f003 0320 	and.w	r3, r3, #32
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d105      	bne.n	80049f8 <HAL_SPI_IRQHandler+0x74>
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f000 809e 	beq.w	8004b34 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f003 0320 	and.w	r3, r3, #32
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	f000 8098 	beq.w	8004b34 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d023      	beq.n	8004a56 <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b03      	cmp	r3, #3
 8004a18:	d011      	beq.n	8004a3e <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a1e:	f043 0204 	orr.w	r2, r3, #4
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a26:	2300      	movs	r3, #0
 8004a28:	617b      	str	r3, [r7, #20]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	617b      	str	r3, [r7, #20]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	617b      	str	r3, [r7, #20]
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	e00b      	b.n	8004a56 <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a3e:	2300      	movs	r3, #0
 8004a40:	613b      	str	r3, [r7, #16]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	613b      	str	r3, [r7, #16]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	613b      	str	r3, [r7, #16]
 8004a52:	693b      	ldr	r3, [r7, #16]
        return;
 8004a54:	e06e      	b.n	8004b34 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	f003 0320 	and.w	r3, r3, #32
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d014      	beq.n	8004a8a <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a64:	f043 0201 	orr.w	r2, r3, #1
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	60fb      	str	r3, [r7, #12]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d04f      	beq.n	8004b32 <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004aa0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d104      	bne.n	8004abe <HAL_SPI_IRQHandler+0x13a>
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d034      	beq.n	8004b28 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	685a      	ldr	r2, [r3, #4]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 0203 	bic.w	r2, r2, #3
 8004acc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d011      	beq.n	8004afa <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ada:	4a18      	ldr	r2, [pc, #96]	; (8004b3c <HAL_SPI_IRQHandler+0x1b8>)
 8004adc:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fe fec0 	bl	8003868 <HAL_DMA_Abort_IT>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d005      	beq.n	8004afa <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d016      	beq.n	8004b30 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b06:	4a0d      	ldr	r2, [pc, #52]	; (8004b3c <HAL_SPI_IRQHandler+0x1b8>)
 8004b08:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fe feaa 	bl	8003868 <HAL_DMA_Abort_IT>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00a      	beq.n	8004b30 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b1e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004b26:	e003      	b.n	8004b30 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 f809 	bl	8004b40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004b2e:	e000      	b.n	8004b32 <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8004b30:	bf00      	nop
    return;
 8004b32:	bf00      	nop
  }
}
 8004b34:	3720      	adds	r7, #32
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	08004b53 	.word	0x08004b53

08004b40 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bc80      	pop	{r7}
 8004b50:	4770      	bx	lr

08004b52 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b084      	sub	sp, #16
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f7ff ffe7 	bl	8004b40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b72:	bf00      	nop
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
	...

08004b7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b088      	sub	sp, #32
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	603b      	str	r3, [r7, #0]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b8c:	f7fe fcf6 	bl	800357c <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b94:	1a9b      	subs	r3, r3, r2
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	4413      	add	r3, r2
 8004b9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b9c:	f7fe fcee 	bl	800357c <HAL_GetTick>
 8004ba0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ba2:	4b39      	ldr	r3, [pc, #228]	; (8004c88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	015b      	lsls	r3, r3, #5
 8004ba8:	0d1b      	lsrs	r3, r3, #20
 8004baa:	69fa      	ldr	r2, [r7, #28]
 8004bac:	fb02 f303 	mul.w	r3, r2, r3
 8004bb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bb2:	e054      	b.n	8004c5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bba:	d050      	beq.n	8004c5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bbc:	f7fe fcde 	bl	800357c <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	69fa      	ldr	r2, [r7, #28]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d902      	bls.n	8004bd2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d13d      	bne.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004be0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bea:	d111      	bne.n	8004c10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bf4:	d004      	beq.n	8004c00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bfe:	d107      	bne.n	8004c10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c18:	d10f      	bne.n	8004c3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e017      	b.n	8004c7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	4013      	ands	r3, r2
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	bf0c      	ite	eq
 8004c6e:	2301      	moveq	r3, #1
 8004c70:	2300      	movne	r3, #0
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	461a      	mov	r2, r3
 8004c76:	79fb      	ldrb	r3, [r7, #7]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d19b      	bne.n	8004bb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3720      	adds	r7, #32
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	20000004 	.word	0x20000004

08004c8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af02      	add	r7, sp, #8
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2180      	movs	r1, #128	; 0x80
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f7ff ff6a 	bl	8004b7c <SPI_WaitFlagStateUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d007      	beq.n	8004cbe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb2:	f043 0220 	orr.w	r2, r3, #32
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e000      	b.n	8004cc0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3710      	adds	r7, #16
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e041      	b.n	8004d5e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d106      	bne.n	8004cf4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 f839 	bl	8004d66 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2202      	movs	r2, #2
 8004cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	3304      	adds	r3, #4
 8004d04:	4619      	mov	r1, r3
 8004d06:	4610      	mov	r0, r2
 8004d08:	f000 fbee 	bl	80054e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3708      	adds	r7, #8
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b083      	sub	sp, #12
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004d6e:	bf00      	nop
 8004d70:	370c      	adds	r7, #12
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bc80      	pop	{r7}
 8004d76:	4770      	bx	lr

08004d78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b085      	sub	sp, #20
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d001      	beq.n	8004d90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e035      	b.n	8004dfc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68da      	ldr	r2, [r3, #12]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0201 	orr.w	r2, r2, #1
 8004da6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a16      	ldr	r2, [pc, #88]	; (8004e08 <HAL_TIM_Base_Start_IT+0x90>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d009      	beq.n	8004dc6 <HAL_TIM_Base_Start_IT+0x4e>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dba:	d004      	beq.n	8004dc6 <HAL_TIM_Base_Start_IT+0x4e>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a12      	ldr	r2, [pc, #72]	; (8004e0c <HAL_TIM_Base_Start_IT+0x94>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d111      	bne.n	8004dea <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b06      	cmp	r3, #6
 8004dd6:	d010      	beq.n	8004dfa <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0201 	orr.w	r2, r2, #1
 8004de6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004de8:	e007      	b.n	8004dfa <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 0201 	orr.w	r2, r2, #1
 8004df8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bc80      	pop	{r7}
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40012c00 	.word	0x40012c00
 8004e0c:	40000400 	.word	0x40000400

08004e10 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0201 	bic.w	r2, r2, #1
 8004e26:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	6a1a      	ldr	r2, [r3, #32]
 8004e2e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004e32:	4013      	ands	r3, r2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10f      	bne.n	8004e58 <HAL_TIM_Base_Stop_IT+0x48>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6a1a      	ldr	r2, [r3, #32]
 8004e3e:	f240 4344 	movw	r3, #1092	; 0x444
 8004e42:	4013      	ands	r3, r2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d107      	bne.n	8004e58 <HAL_TIM_Base_Stop_IT+0x48>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f022 0201 	bic.w	r2, r2, #1
 8004e56:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	370c      	adds	r7, #12
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bc80      	pop	{r7}
 8004e6a:	4770      	bx	lr

08004e6c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b082      	sub	sp, #8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e041      	b.n	8004f02 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d106      	bne.n	8004e98 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f7fe f916 	bl	80030c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	3304      	adds	r3, #4
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	4610      	mov	r0, r2
 8004eac:	f000 fb1c 	bl	80054e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d109      	bne.n	8004f30 <HAL_TIM_PWM_Start+0x24>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	bf14      	ite	ne
 8004f28:	2301      	movne	r3, #1
 8004f2a:	2300      	moveq	r3, #0
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	e022      	b.n	8004f76 <HAL_TIM_PWM_Start+0x6a>
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	2b04      	cmp	r3, #4
 8004f34:	d109      	bne.n	8004f4a <HAL_TIM_PWM_Start+0x3e>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	bf14      	ite	ne
 8004f42:	2301      	movne	r3, #1
 8004f44:	2300      	moveq	r3, #0
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	e015      	b.n	8004f76 <HAL_TIM_PWM_Start+0x6a>
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2b08      	cmp	r3, #8
 8004f4e:	d109      	bne.n	8004f64 <HAL_TIM_PWM_Start+0x58>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	bf14      	ite	ne
 8004f5c:	2301      	movne	r3, #1
 8004f5e:	2300      	moveq	r3, #0
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	e008      	b.n	8004f76 <HAL_TIM_PWM_Start+0x6a>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	bf14      	ite	ne
 8004f70:	2301      	movne	r3, #1
 8004f72:	2300      	moveq	r3, #0
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e059      	b.n	8005032 <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d104      	bne.n	8004f8e <HAL_TIM_PWM_Start+0x82>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f8c:	e013      	b.n	8004fb6 <HAL_TIM_PWM_Start+0xaa>
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	2b04      	cmp	r3, #4
 8004f92:	d104      	bne.n	8004f9e <HAL_TIM_PWM_Start+0x92>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f9c:	e00b      	b.n	8004fb6 <HAL_TIM_PWM_Start+0xaa>
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	2b08      	cmp	r3, #8
 8004fa2:	d104      	bne.n	8004fae <HAL_TIM_PWM_Start+0xa2>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fac:	e003      	b.n	8004fb6 <HAL_TIM_PWM_Start+0xaa>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2202      	movs	r2, #2
 8004fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	6839      	ldr	r1, [r7, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 fc72 	bl	80058a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a1c      	ldr	r2, [pc, #112]	; (800503c <HAL_TIM_PWM_Start+0x130>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d107      	bne.n	8004fde <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fdc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a16      	ldr	r2, [pc, #88]	; (800503c <HAL_TIM_PWM_Start+0x130>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d009      	beq.n	8004ffc <HAL_TIM_PWM_Start+0xf0>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ff0:	d004      	beq.n	8004ffc <HAL_TIM_PWM_Start+0xf0>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a12      	ldr	r2, [pc, #72]	; (8005040 <HAL_TIM_PWM_Start+0x134>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d111      	bne.n	8005020 <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2b06      	cmp	r3, #6
 800500c:	d010      	beq.n	8005030 <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0201 	orr.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800501e:	e007      	b.n	8005030 <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f042 0201 	orr.w	r2, r2, #1
 800502e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	40012c00 	.word	0x40012c00
 8005040:	40000400 	.word	0x40000400

08005044 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	2200      	movs	r2, #0
 8005054:	6839      	ldr	r1, [r7, #0]
 8005056:	4618      	mov	r0, r3
 8005058:	f000 fc26 	bl	80058a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a29      	ldr	r2, [pc, #164]	; (8005108 <HAL_TIM_PWM_Stop+0xc4>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d117      	bne.n	8005096 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	6a1a      	ldr	r2, [r3, #32]
 800506c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005070:	4013      	ands	r3, r2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d10f      	bne.n	8005096 <HAL_TIM_PWM_Stop+0x52>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6a1a      	ldr	r2, [r3, #32]
 800507c:	f240 4344 	movw	r3, #1092	; 0x444
 8005080:	4013      	ands	r3, r2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d107      	bne.n	8005096 <HAL_TIM_PWM_Stop+0x52>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005094:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6a1a      	ldr	r2, [r3, #32]
 800509c:	f241 1311 	movw	r3, #4369	; 0x1111
 80050a0:	4013      	ands	r3, r2
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10f      	bne.n	80050c6 <HAL_TIM_PWM_Stop+0x82>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6a1a      	ldr	r2, [r3, #32]
 80050ac:	f240 4344 	movw	r3, #1092	; 0x444
 80050b0:	4013      	ands	r3, r2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d107      	bne.n	80050c6 <HAL_TIM_PWM_Stop+0x82>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f022 0201 	bic.w	r2, r2, #1
 80050c4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d104      	bne.n	80050d6 <HAL_TIM_PWM_Stop+0x92>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050d4:	e013      	b.n	80050fe <HAL_TIM_PWM_Stop+0xba>
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	2b04      	cmp	r3, #4
 80050da:	d104      	bne.n	80050e6 <HAL_TIM_PWM_Stop+0xa2>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050e4:	e00b      	b.n	80050fe <HAL_TIM_PWM_Stop+0xba>
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	2b08      	cmp	r3, #8
 80050ea:	d104      	bne.n	80050f6 <HAL_TIM_PWM_Stop+0xb2>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050f4:	e003      	b.n	80050fe <HAL_TIM_PWM_Stop+0xba>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3708      	adds	r7, #8
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40012c00 	.word	0x40012c00

0800510c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b02      	cmp	r3, #2
 8005120:	d122      	bne.n	8005168 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f003 0302 	and.w	r3, r3, #2
 800512c:	2b02      	cmp	r3, #2
 800512e:	d11b      	bne.n	8005168 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f06f 0202 	mvn.w	r2, #2
 8005138:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	f003 0303 	and.w	r3, r3, #3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 f9af 	bl	80054b2 <HAL_TIM_IC_CaptureCallback>
 8005154:	e005      	b.n	8005162 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f9a2 	bl	80054a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f9b1 	bl	80054c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	691b      	ldr	r3, [r3, #16]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b04      	cmp	r3, #4
 8005174:	d122      	bne.n	80051bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	f003 0304 	and.w	r3, r3, #4
 8005180:	2b04      	cmp	r3, #4
 8005182:	d11b      	bne.n	80051bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f06f 0204 	mvn.w	r2, #4
 800518c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2202      	movs	r2, #2
 8005192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f985 	bl	80054b2 <HAL_TIM_IC_CaptureCallback>
 80051a8:	e005      	b.n	80051b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f978 	bl	80054a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f987 	bl	80054c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	f003 0308 	and.w	r3, r3, #8
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d122      	bne.n	8005210 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d11b      	bne.n	8005210 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f06f 0208 	mvn.w	r2, #8
 80051e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2204      	movs	r2, #4
 80051e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	f003 0303 	and.w	r3, r3, #3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f95b 	bl	80054b2 <HAL_TIM_IC_CaptureCallback>
 80051fc:	e005      	b.n	800520a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f94e 	bl	80054a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 f95d 	bl	80054c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	f003 0310 	and.w	r3, r3, #16
 800521a:	2b10      	cmp	r3, #16
 800521c:	d122      	bne.n	8005264 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	f003 0310 	and.w	r3, r3, #16
 8005228:	2b10      	cmp	r3, #16
 800522a:	d11b      	bne.n	8005264 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f06f 0210 	mvn.w	r2, #16
 8005234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2208      	movs	r2, #8
 800523a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	69db      	ldr	r3, [r3, #28]
 8005242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f931 	bl	80054b2 <HAL_TIM_IC_CaptureCallback>
 8005250:	e005      	b.n	800525e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f924 	bl	80054a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f933 	bl	80054c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b01      	cmp	r3, #1
 8005270:	d10e      	bne.n	8005290 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	2b01      	cmp	r3, #1
 800527e:	d107      	bne.n	8005290 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f06f 0201 	mvn.w	r2, #1
 8005288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f7fd fde0 	bl	8002e50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800529a:	2b80      	cmp	r3, #128	; 0x80
 800529c:	d10e      	bne.n	80052bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a8:	2b80      	cmp	r3, #128	; 0x80
 80052aa:	d107      	bne.n	80052bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fbcc 	bl	8005a54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c6:	2b40      	cmp	r3, #64	; 0x40
 80052c8:	d10e      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052d4:	2b40      	cmp	r3, #64	; 0x40
 80052d6:	d107      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 f8f7 	bl	80054d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	f003 0320 	and.w	r3, r3, #32
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	d10e      	bne.n	8005314 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	f003 0320 	and.w	r3, r3, #32
 8005300:	2b20      	cmp	r3, #32
 8005302:	d107      	bne.n	8005314 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f06f 0220 	mvn.w	r2, #32
 800530c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fb97 	bl	8005a42 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005314:	bf00      	nop
 8005316:	3708      	adds	r7, #8
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b086      	sub	sp, #24
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005328:	2300      	movs	r3, #0
 800532a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005332:	2b01      	cmp	r3, #1
 8005334:	d101      	bne.n	800533a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005336:	2302      	movs	r3, #2
 8005338:	e0ae      	b.n	8005498 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b0c      	cmp	r3, #12
 8005346:	f200 809f 	bhi.w	8005488 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800534a:	a201      	add	r2, pc, #4	; (adr r2, 8005350 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800534c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005350:	08005385 	.word	0x08005385
 8005354:	08005489 	.word	0x08005489
 8005358:	08005489 	.word	0x08005489
 800535c:	08005489 	.word	0x08005489
 8005360:	080053c5 	.word	0x080053c5
 8005364:	08005489 	.word	0x08005489
 8005368:	08005489 	.word	0x08005489
 800536c:	08005489 	.word	0x08005489
 8005370:	08005407 	.word	0x08005407
 8005374:	08005489 	.word	0x08005489
 8005378:	08005489 	.word	0x08005489
 800537c:	08005489 	.word	0x08005489
 8005380:	08005447 	.word	0x08005447
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	68b9      	ldr	r1, [r7, #8]
 800538a:	4618      	mov	r0, r3
 800538c:	f000 f904 	bl	8005598 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	699a      	ldr	r2, [r3, #24]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0208 	orr.w	r2, r2, #8
 800539e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	699a      	ldr	r2, [r3, #24]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f022 0204 	bic.w	r2, r2, #4
 80053ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6999      	ldr	r1, [r3, #24]
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	691a      	ldr	r2, [r3, #16]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	430a      	orrs	r2, r1
 80053c0:	619a      	str	r2, [r3, #24]
      break;
 80053c2:	e064      	b.n	800548e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68b9      	ldr	r1, [r7, #8]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f000 f94a 	bl	8005664 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	699a      	ldr	r2, [r3, #24]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	699a      	ldr	r2, [r3, #24]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6999      	ldr	r1, [r3, #24]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	021a      	lsls	r2, r3, #8
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	430a      	orrs	r2, r1
 8005402:	619a      	str	r2, [r3, #24]
      break;
 8005404:	e043      	b.n	800548e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68b9      	ldr	r1, [r7, #8]
 800540c:	4618      	mov	r0, r3
 800540e:	f000 f993 	bl	8005738 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	69da      	ldr	r2, [r3, #28]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f042 0208 	orr.w	r2, r2, #8
 8005420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	69da      	ldr	r2, [r3, #28]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f022 0204 	bic.w	r2, r2, #4
 8005430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	69d9      	ldr	r1, [r3, #28]
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	691a      	ldr	r2, [r3, #16]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	430a      	orrs	r2, r1
 8005442:	61da      	str	r2, [r3, #28]
      break;
 8005444:	e023      	b.n	800548e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68b9      	ldr	r1, [r7, #8]
 800544c:	4618      	mov	r0, r3
 800544e:	f000 f9dd 	bl	800580c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	69da      	ldr	r2, [r3, #28]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	69da      	ldr	r2, [r3, #28]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	69d9      	ldr	r1, [r3, #28]
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	691b      	ldr	r3, [r3, #16]
 800547c:	021a      	lsls	r2, r3, #8
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	430a      	orrs	r2, r1
 8005484:	61da      	str	r2, [r3, #28]
      break;
 8005486:	e002      	b.n	800548e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	75fb      	strb	r3, [r7, #23]
      break;
 800548c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005496:	7dfb      	ldrb	r3, [r7, #23]
}
 8005498:	4618      	mov	r0, r3
 800549a:	3718      	adds	r7, #24
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bc80      	pop	{r7}
 80054b0:	4770      	bx	lr

080054b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054b2:	b480      	push	{r7}
 80054b4:	b083      	sub	sp, #12
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054ba:	bf00      	nop
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	bc80      	pop	{r7}
 80054c2:	4770      	bx	lr

080054c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054cc:	bf00      	nop
 80054ce:	370c      	adds	r7, #12
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bc80      	pop	{r7}
 80054d4:	4770      	bx	lr

080054d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054d6:	b480      	push	{r7}
 80054d8:	b083      	sub	sp, #12
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054de:	bf00      	nop
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bc80      	pop	{r7}
 80054e6:	4770      	bx	lr

080054e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a25      	ldr	r2, [pc, #148]	; (8005590 <TIM_Base_SetConfig+0xa8>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d007      	beq.n	8005510 <TIM_Base_SetConfig+0x28>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005506:	d003      	beq.n	8005510 <TIM_Base_SetConfig+0x28>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a22      	ldr	r2, [pc, #136]	; (8005594 <TIM_Base_SetConfig+0xac>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d108      	bne.n	8005522 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	4313      	orrs	r3, r2
 8005520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a1a      	ldr	r2, [pc, #104]	; (8005590 <TIM_Base_SetConfig+0xa8>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d007      	beq.n	800553a <TIM_Base_SetConfig+0x52>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005530:	d003      	beq.n	800553a <TIM_Base_SetConfig+0x52>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a17      	ldr	r2, [pc, #92]	; (8005594 <TIM_Base_SetConfig+0xac>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d108      	bne.n	800554c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005540:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	4313      	orrs	r3, r2
 800554a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	4313      	orrs	r3, r2
 8005558:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a07      	ldr	r2, [pc, #28]	; (8005590 <TIM_Base_SetConfig+0xa8>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d103      	bne.n	8005580 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	691a      	ldr	r2, [r3, #16]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	615a      	str	r2, [r3, #20]
}
 8005586:	bf00      	nop
 8005588:	3714      	adds	r7, #20
 800558a:	46bd      	mov	sp, r7
 800558c:	bc80      	pop	{r7}
 800558e:	4770      	bx	lr
 8005590:	40012c00 	.word	0x40012c00
 8005594:	40000400 	.word	0x40000400

08005598 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005598:	b480      	push	{r7}
 800559a:	b087      	sub	sp, #28
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a1b      	ldr	r3, [r3, #32]
 80055ac:	f023 0201 	bic.w	r2, r3, #1
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	699b      	ldr	r3, [r3, #24]
 80055be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0303 	bic.w	r3, r3, #3
 80055ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	f023 0302 	bic.w	r3, r3, #2
 80055e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a1c      	ldr	r2, [pc, #112]	; (8005660 <TIM_OC1_SetConfig+0xc8>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d10c      	bne.n	800560e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f023 0308 	bic.w	r3, r3, #8
 80055fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	4313      	orrs	r3, r2
 8005604:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f023 0304 	bic.w	r3, r3, #4
 800560c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a13      	ldr	r2, [pc, #76]	; (8005660 <TIM_OC1_SetConfig+0xc8>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d111      	bne.n	800563a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800561c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	4313      	orrs	r3, r2
 800562e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	4313      	orrs	r3, r2
 8005638:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	685a      	ldr	r2, [r3, #4]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	697a      	ldr	r2, [r7, #20]
 8005652:	621a      	str	r2, [r3, #32]
}
 8005654:	bf00      	nop
 8005656:	371c      	adds	r7, #28
 8005658:	46bd      	mov	sp, r7
 800565a:	bc80      	pop	{r7}
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	40012c00 	.word	0x40012c00

08005664 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f023 0210 	bic.w	r2, r3, #16
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800569a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	021b      	lsls	r3, r3, #8
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f023 0320 	bic.w	r3, r3, #32
 80056ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	011b      	lsls	r3, r3, #4
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a1d      	ldr	r2, [pc, #116]	; (8005734 <TIM_OC2_SetConfig+0xd0>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d10d      	bne.n	80056e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	011b      	lsls	r3, r3, #4
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a14      	ldr	r2, [pc, #80]	; (8005734 <TIM_OC2_SetConfig+0xd0>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d113      	bne.n	8005710 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80056f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	4313      	orrs	r3, r2
 8005702:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	4313      	orrs	r3, r2
 800570e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	693a      	ldr	r2, [r7, #16]
 8005714:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	685a      	ldr	r2, [r3, #4]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	621a      	str	r2, [r3, #32]
}
 800572a:	bf00      	nop
 800572c:	371c      	adds	r7, #28
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr
 8005734:	40012c00 	.word	0x40012c00

08005738 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a1b      	ldr	r3, [r3, #32]
 800574c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	69db      	ldr	r3, [r3, #28]
 800575e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f023 0303 	bic.w	r3, r3, #3
 800576e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005780:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	021b      	lsls	r3, r3, #8
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	4313      	orrs	r3, r2
 800578c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a1d      	ldr	r2, [pc, #116]	; (8005808 <TIM_OC3_SetConfig+0xd0>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d10d      	bne.n	80057b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800579c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	021b      	lsls	r3, r3, #8
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a14      	ldr	r2, [pc, #80]	; (8005808 <TIM_OC3_SetConfig+0xd0>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d113      	bne.n	80057e2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	011b      	lsls	r3, r3, #4
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	011b      	lsls	r3, r3, #4
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	4313      	orrs	r3, r2
 80057e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	621a      	str	r2, [r3, #32]
}
 80057fc:	bf00      	nop
 80057fe:	371c      	adds	r7, #28
 8005800:	46bd      	mov	sp, r7
 8005802:	bc80      	pop	{r7}
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	40012c00 	.word	0x40012c00

0800580c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800580c:	b480      	push	{r7}
 800580e:	b087      	sub	sp, #28
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800583a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	021b      	lsls	r3, r3, #8
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	4313      	orrs	r3, r2
 800584e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005856:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	031b      	lsls	r3, r3, #12
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	4313      	orrs	r3, r2
 8005862:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a0f      	ldr	r2, [pc, #60]	; (80058a4 <TIM_OC4_SetConfig+0x98>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d109      	bne.n	8005880 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005872:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	019b      	lsls	r3, r3, #6
 800587a:	697a      	ldr	r2, [r7, #20]
 800587c:	4313      	orrs	r3, r2
 800587e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	621a      	str	r2, [r3, #32]
}
 800589a:	bf00      	nop
 800589c:	371c      	adds	r7, #28
 800589e:	46bd      	mov	sp, r7
 80058a0:	bc80      	pop	{r7}
 80058a2:	4770      	bx	lr
 80058a4:	40012c00 	.word	0x40012c00

080058a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b087      	sub	sp, #28
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f003 031f 	and.w	r3, r3, #31
 80058ba:	2201      	movs	r2, #1
 80058bc:	fa02 f303 	lsl.w	r3, r2, r3
 80058c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6a1a      	ldr	r2, [r3, #32]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	43db      	mvns	r3, r3
 80058ca:	401a      	ands	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6a1a      	ldr	r2, [r3, #32]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f003 031f 	and.w	r3, r3, #31
 80058da:	6879      	ldr	r1, [r7, #4]
 80058dc:	fa01 f303 	lsl.w	r3, r1, r3
 80058e0:	431a      	orrs	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	621a      	str	r2, [r3, #32]
}
 80058e6:	bf00      	nop
 80058e8:	371c      	adds	r7, #28
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bc80      	pop	{r7}
 80058ee:	4770      	bx	lr

080058f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005900:	2b01      	cmp	r3, #1
 8005902:	d101      	bne.n	8005908 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005904:	2302      	movs	r3, #2
 8005906:	e041      	b.n	800598c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2202      	movs	r2, #2
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800592e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4313      	orrs	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a14      	ldr	r2, [pc, #80]	; (8005998 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d009      	beq.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005954:	d004      	beq.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a10      	ldr	r2, [pc, #64]	; (800599c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d10c      	bne.n	800597a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005966:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	4313      	orrs	r3, r2
 8005970:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2201      	movs	r2, #1
 800597e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3714      	adds	r7, #20
 8005990:	46bd      	mov	sp, r7
 8005992:	bc80      	pop	{r7}
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	40012c00 	.word	0x40012c00
 800599c:	40000400 	.word	0x40000400

080059a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d101      	bne.n	80059bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80059b8:	2302      	movs	r3, #2
 80059ba:	e03d      	b.n	8005a38 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	4313      	orrs	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	695b      	ldr	r3, [r3, #20]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bc80      	pop	{r7}
 8005a40:	4770      	bx	lr

08005a42 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b083      	sub	sp, #12
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a4a:	bf00      	nop
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bc80      	pop	{r7}
 8005a52:	4770      	bx	lr

08005a54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bc80      	pop	{r7}
 8005a64:	4770      	bx	lr

08005a66 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b082      	sub	sp, #8
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e042      	b.n	8005afe <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d106      	bne.n	8005a92 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f7fd fbe7 	bl	8003260 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2224      	movs	r2, #36	; 0x24
 8005a96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68da      	ldr	r2, [r3, #12]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aa8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 fe48 	bl	8006740 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	691a      	ldr	r2, [r3, #16]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005abe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	695a      	ldr	r2, [r3, #20]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ace:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ade:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2220      	movs	r2, #32
 8005aea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b082      	sub	sp, #8
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e04a      	b.n	8005bae <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d106      	bne.n	8005b32 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f7fd fb97 	bl	8003260 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2224      	movs	r2, #36	; 0x24
 8005b36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68da      	ldr	r2, [r3, #12]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b48:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fdf8 	bl	8006740 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	691a      	ldr	r2, [r3, #16]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b5e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	695a      	ldr	r2, [r3, #20]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8005b6e:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	695a      	ldr	r2, [r3, #20]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f042 0208 	orr.w	r2, r2, #8
 8005b7e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b8e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2220      	movs	r2, #32
 8005b9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2220      	movs	r2, #32
 8005ba2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3708      	adds	r7, #8
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bb6:	b580      	push	{r7, lr}
 8005bb8:	b08a      	sub	sp, #40	; 0x28
 8005bba:	af02      	add	r7, sp, #8
 8005bbc:	60f8      	str	r0, [r7, #12]
 8005bbe:	60b9      	str	r1, [r7, #8]
 8005bc0:	603b      	str	r3, [r7, #0]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b20      	cmp	r3, #32
 8005bd4:	d16d      	bne.n	8005cb2 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d002      	beq.n	8005be2 <HAL_UART_Transmit+0x2c>
 8005bdc:	88fb      	ldrh	r3, [r7, #6]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e066      	b.n	8005cb4 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2221      	movs	r2, #33	; 0x21
 8005bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bf4:	f7fd fcc2 	bl	800357c <HAL_GetTick>
 8005bf8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	88fa      	ldrh	r2, [r7, #6]
 8005bfe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	88fa      	ldrh	r2, [r7, #6]
 8005c04:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c0e:	d108      	bne.n	8005c22 <HAL_UART_Transmit+0x6c>
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d104      	bne.n	8005c22 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	61bb      	str	r3, [r7, #24]
 8005c20:	e003      	b.n	8005c2a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c26:	2300      	movs	r3, #0
 8005c28:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c2a:	e02a      	b.n	8005c82 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	2200      	movs	r2, #0
 8005c34:	2180      	movs	r1, #128	; 0x80
 8005c36:	68f8      	ldr	r0, [r7, #12]
 8005c38:	f000 fb3f 	bl	80062ba <UART_WaitOnFlagUntilTimeout>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d001      	beq.n	8005c46 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e036      	b.n	8005cb4 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d10b      	bne.n	8005c64 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	881b      	ldrh	r3, [r3, #0]
 8005c50:	461a      	mov	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c5a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	3302      	adds	r3, #2
 8005c60:	61bb      	str	r3, [r7, #24]
 8005c62:	e007      	b.n	8005c74 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	781a      	ldrb	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	3301      	adds	r3, #1
 8005c72:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d1cf      	bne.n	8005c2c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	9300      	str	r3, [sp, #0]
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	2200      	movs	r2, #0
 8005c94:	2140      	movs	r1, #64	; 0x40
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f000 fb0f 	bl	80062ba <UART_WaitOnFlagUntilTimeout>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d001      	beq.n	8005ca6 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e006      	b.n	8005cb4 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2220      	movs	r2, #32
 8005caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	e000      	b.n	8005cb4 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
  }
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3720      	adds	r7, #32
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b20      	cmp	r3, #32
 8005cd4:	d112      	bne.n	8005cfc <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d002      	beq.n	8005ce2 <HAL_UART_Receive_IT+0x26>
 8005cdc:	88fb      	ldrh	r3, [r7, #6]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e00b      	b.n	8005cfe <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005cec:	88fb      	ldrh	r3, [r7, #6]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	68b9      	ldr	r1, [r7, #8]
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f000 fb4f 	bl	8006396 <UART_Start_Receive_IT>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	e000      	b.n	8005cfe <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005cfc:	2302      	movs	r3, #2
  }
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
	...

08005d08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b0ba      	sub	sp, #232	; 0xe8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	695b      	ldr	r3, [r3, #20]
 8005d2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005d34:	2300      	movs	r3, #0
 8005d36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d3e:	f003 030f 	and.w	r3, r3, #15
 8005d42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005d46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d10f      	bne.n	8005d6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d52:	f003 0320 	and.w	r3, r3, #32
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d009      	beq.n	8005d6e <HAL_UART_IRQHandler+0x66>
 8005d5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d5e:	f003 0320 	and.w	r3, r3, #32
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d003      	beq.n	8005d6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 fc2b 	bl	80065c2 <UART_Receive_IT>
      return;
 8005d6c:	e25b      	b.n	8006226 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 80de 	beq.w	8005f34 <HAL_UART_IRQHandler+0x22c>
 8005d78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d106      	bne.n	8005d92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d88:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f000 80d1 	beq.w	8005f34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d96:	f003 0301 	and.w	r3, r3, #1
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00b      	beq.n	8005db6 <HAL_UART_IRQHandler+0xae>
 8005d9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d005      	beq.n	8005db6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dae:	f043 0201 	orr.w	r2, r3, #1
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dba:	f003 0304 	and.w	r3, r3, #4
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00b      	beq.n	8005dda <HAL_UART_IRQHandler+0xd2>
 8005dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dc6:	f003 0301 	and.w	r3, r3, #1
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d005      	beq.n	8005dda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd2:	f043 0202 	orr.w	r2, r3, #2
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00b      	beq.n	8005dfe <HAL_UART_IRQHandler+0xf6>
 8005de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d005      	beq.n	8005dfe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005df6:	f043 0204 	orr.w	r2, r3, #4
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e02:	f003 0308 	and.w	r3, r3, #8
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d011      	beq.n	8005e2e <HAL_UART_IRQHandler+0x126>
 8005e0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e0e:	f003 0320 	and.w	r3, r3, #32
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d105      	bne.n	8005e22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d005      	beq.n	8005e2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e26:	f043 0208 	orr.w	r2, r3, #8
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 81f2 	beq.w	800621c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e3c:	f003 0320 	and.w	r3, r3, #32
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d008      	beq.n	8005e56 <HAL_UART_IRQHandler+0x14e>
 8005e44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e48:	f003 0320 	and.w	r3, r3, #32
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d002      	beq.n	8005e56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f000 fbb6 	bl	80065c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	695b      	ldr	r3, [r3, #20]
 8005e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	bf14      	ite	ne
 8005e64:	2301      	movne	r3, #1
 8005e66:	2300      	moveq	r3, #0
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e72:	f003 0308 	and.w	r3, r3, #8
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d103      	bne.n	8005e82 <HAL_UART_IRQHandler+0x17a>
 8005e7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d04f      	beq.n	8005f22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 fac0 	bl	8006408 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d041      	beq.n	8005f1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	3314      	adds	r3, #20
 8005e9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ea4:	e853 3f00 	ldrex	r3, [r3]
 8005ea8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005eac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005eb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	3314      	adds	r3, #20
 8005ebe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005ec2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005ec6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005ece:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005ed2:	e841 2300 	strex	r3, r2, [r1]
 8005ed6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005eda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1d9      	bne.n	8005e96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d013      	beq.n	8005f12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eee:	4a7e      	ldr	r2, [pc, #504]	; (80060e8 <HAL_UART_IRQHandler+0x3e0>)
 8005ef0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7fd fcb6 	bl	8003868 <HAL_DMA_Abort_IT>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d016      	beq.n	8005f30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005f0c:	4610      	mov	r0, r2
 8005f0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f10:	e00e      	b.n	8005f30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f7fc ff56 	bl	8002dc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f18:	e00a      	b.n	8005f30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7fc ff52 	bl	8002dc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f20:	e006      	b.n	8005f30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f7fc ff4e 	bl	8002dc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005f2e:	e175      	b.n	800621c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f30:	bf00      	nop
    return;
 8005f32:	e173      	b.n	800621c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	f040 814f 	bne.w	80061dc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f42:	f003 0310 	and.w	r3, r3, #16
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 8148 	beq.w	80061dc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005f4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f50:	f003 0310 	and.w	r3, r3, #16
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 8141 	beq.w	80061dc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60bb      	str	r3, [r7, #8]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	60bb      	str	r3, [r7, #8]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	60bb      	str	r3, [r7, #8]
 8005f6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	695b      	ldr	r3, [r3, #20]
 8005f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f000 80b6 	beq.w	80060ec <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	f000 8145 	beq.w	8006220 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	f080 813e 	bcs.w	8006220 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005faa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	2b20      	cmp	r3, #32
 8005fb4:	f000 8088 	beq.w	80060c8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	330c      	adds	r3, #12
 8005fbe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fc6:	e853 3f00 	ldrex	r3, [r3]
 8005fca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005fce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fd6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	330c      	adds	r3, #12
 8005fe0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005fe4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005fe8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fec:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005ff0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005ff4:	e841 2300 	strex	r3, r2, [r1]
 8005ff8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005ffc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1d9      	bne.n	8005fb8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	3314      	adds	r3, #20
 800600a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800600e:	e853 3f00 	ldrex	r3, [r3]
 8006012:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006014:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006016:	f023 0301 	bic.w	r3, r3, #1
 800601a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	3314      	adds	r3, #20
 8006024:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006028:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800602c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006030:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006034:	e841 2300 	strex	r3, r2, [r1]
 8006038:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800603a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1e1      	bne.n	8006004 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	3314      	adds	r3, #20
 8006046:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800604a:	e853 3f00 	ldrex	r3, [r3]
 800604e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006050:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006052:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006056:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	3314      	adds	r3, #20
 8006060:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006064:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006066:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006068:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800606a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800606c:	e841 2300 	strex	r3, r2, [r1]
 8006070:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006072:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1e3      	bne.n	8006040 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2220      	movs	r2, #32
 800607c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	330c      	adds	r3, #12
 800608c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006090:	e853 3f00 	ldrex	r3, [r3]
 8006094:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006096:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006098:	f023 0310 	bic.w	r3, r3, #16
 800609c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	330c      	adds	r3, #12
 80060a6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80060aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80060ac:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060b2:	e841 2300 	strex	r3, r2, [r1]
 80060b6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d1e3      	bne.n	8006086 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fd fb95 	bl	80037f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	b29b      	uxth	r3, r3
 80060dc:	4619      	mov	r1, r3
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f8ad 	bl	800623e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060e4:	e09c      	b.n	8006220 <HAL_UART_IRQHandler+0x518>
 80060e6:	bf00      	nop
 80060e8:	080064cd 	.word	0x080064cd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006100:	b29b      	uxth	r3, r3
 8006102:	2b00      	cmp	r3, #0
 8006104:	f000 808e 	beq.w	8006224 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006108:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 8089 	beq.w	8006224 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	330c      	adds	r3, #12
 8006118:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800611a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800611c:	e853 3f00 	ldrex	r3, [r3]
 8006120:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006124:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006128:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	330c      	adds	r3, #12
 8006132:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006136:	647a      	str	r2, [r7, #68]	; 0x44
 8006138:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800613c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800613e:	e841 2300 	strex	r3, r2, [r1]
 8006142:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1e3      	bne.n	8006112 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3314      	adds	r3, #20
 8006150:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006154:	e853 3f00 	ldrex	r3, [r3]
 8006158:	623b      	str	r3, [r7, #32]
   return(result);
 800615a:	6a3b      	ldr	r3, [r7, #32]
 800615c:	f023 0301 	bic.w	r3, r3, #1
 8006160:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	3314      	adds	r3, #20
 800616a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800616e:	633a      	str	r2, [r7, #48]	; 0x30
 8006170:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006172:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006174:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006176:	e841 2300 	strex	r3, r2, [r1]
 800617a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800617c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800617e:	2b00      	cmp	r3, #0
 8006180:	d1e3      	bne.n	800614a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2220      	movs	r2, #32
 8006186:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2200      	movs	r2, #0
 800618e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	330c      	adds	r3, #12
 8006196:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	e853 3f00 	ldrex	r3, [r3]
 800619e:	60fb      	str	r3, [r7, #12]
   return(result);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f023 0310 	bic.w	r3, r3, #16
 80061a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	330c      	adds	r3, #12
 80061b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80061b4:	61fa      	str	r2, [r7, #28]
 80061b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b8:	69b9      	ldr	r1, [r7, #24]
 80061ba:	69fa      	ldr	r2, [r7, #28]
 80061bc:	e841 2300 	strex	r3, r2, [r1]
 80061c0:	617b      	str	r3, [r7, #20]
   return(result);
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1e3      	bne.n	8006190 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061d2:	4619      	mov	r1, r3
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 f832 	bl	800623e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061da:	e023      	b.n	8006224 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d009      	beq.n	80061fc <HAL_UART_IRQHandler+0x4f4>
 80061e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d003      	beq.n	80061fc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 f97d 	bl	80064f4 <UART_Transmit_IT>
    return;
 80061fa:	e014      	b.n	8006226 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80061fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00e      	beq.n	8006226 <HAL_UART_IRQHandler+0x51e>
 8006208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800620c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006210:	2b00      	cmp	r3, #0
 8006212:	d008      	beq.n	8006226 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 f9bc 	bl	8006592 <UART_EndTransmit_IT>
    return;
 800621a:	e004      	b.n	8006226 <HAL_UART_IRQHandler+0x51e>
    return;
 800621c:	bf00      	nop
 800621e:	e002      	b.n	8006226 <HAL_UART_IRQHandler+0x51e>
      return;
 8006220:	bf00      	nop
 8006222:	e000      	b.n	8006226 <HAL_UART_IRQHandler+0x51e>
      return;
 8006224:	bf00      	nop
  }
}
 8006226:	37e8      	adds	r7, #232	; 0xe8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	bc80      	pop	{r7}
 800623c:	4770      	bx	lr

0800623e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800623e:	b480      	push	{r7}
 8006240:	b083      	sub	sp, #12
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
 8006246:	460b      	mov	r3, r1
 8006248:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr

08006254 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800625c:	2300      	movs	r3, #0
 800625e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006266:	2b01      	cmp	r3, #1
 8006268:	d101      	bne.n	800626e <HAL_HalfDuplex_EnableTransmitter+0x1a>
 800626a:	2302      	movs	r3, #2
 800626c:	e020      	b.n	80062b0 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2201      	movs	r2, #1
 8006272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2224      	movs	r2, #36	; 0x24
 800627a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f023 030c 	bic.w	r3, r3, #12
 800628c:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f043 0308 	orr.w	r3, r3, #8
 8006294:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2220      	movs	r2, #32
 80062a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bc80      	pop	{r7}
 80062b8:	4770      	bx	lr

080062ba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b090      	sub	sp, #64	; 0x40
 80062be:	af00      	add	r7, sp, #0
 80062c0:	60f8      	str	r0, [r7, #12]
 80062c2:	60b9      	str	r1, [r7, #8]
 80062c4:	603b      	str	r3, [r7, #0]
 80062c6:	4613      	mov	r3, r2
 80062c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062ca:	e050      	b.n	800636e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062d2:	d04c      	beq.n	800636e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80062d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d007      	beq.n	80062ea <UART_WaitOnFlagUntilTimeout+0x30>
 80062da:	f7fd f94f 	bl	800357c <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d241      	bcs.n	800636e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	330c      	adds	r3, #12
 80062f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f4:	e853 3f00 	ldrex	r3, [r3]
 80062f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80062fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006300:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	330c      	adds	r3, #12
 8006308:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800630a:	637a      	str	r2, [r7, #52]	; 0x34
 800630c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006310:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006312:	e841 2300 	strex	r3, r2, [r1]
 8006316:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1e5      	bne.n	80062ea <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	3314      	adds	r3, #20
 8006324:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	e853 3f00 	ldrex	r3, [r3]
 800632c:	613b      	str	r3, [r7, #16]
   return(result);
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	f023 0301 	bic.w	r3, r3, #1
 8006334:	63bb      	str	r3, [r7, #56]	; 0x38
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	3314      	adds	r3, #20
 800633c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800633e:	623a      	str	r2, [r7, #32]
 8006340:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006342:	69f9      	ldr	r1, [r7, #28]
 8006344:	6a3a      	ldr	r2, [r7, #32]
 8006346:	e841 2300 	strex	r3, r2, [r1]
 800634a:	61bb      	str	r3, [r7, #24]
   return(result);
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1e5      	bne.n	800631e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2220      	movs	r2, #32
 8006356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2220      	movs	r2, #32
 800635e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e00f      	b.n	800638e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	4013      	ands	r3, r2
 8006378:	68ba      	ldr	r2, [r7, #8]
 800637a:	429a      	cmp	r2, r3
 800637c:	bf0c      	ite	eq
 800637e:	2301      	moveq	r3, #1
 8006380:	2300      	movne	r3, #0
 8006382:	b2db      	uxtb	r3, r3
 8006384:	461a      	mov	r2, r3
 8006386:	79fb      	ldrb	r3, [r7, #7]
 8006388:	429a      	cmp	r2, r3
 800638a:	d09f      	beq.n	80062cc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3740      	adds	r7, #64	; 0x40
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}

08006396 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006396:	b480      	push	{r7}
 8006398:	b085      	sub	sp, #20
 800639a:	af00      	add	r7, sp, #0
 800639c:	60f8      	str	r0, [r7, #12]
 800639e:	60b9      	str	r1, [r7, #8]
 80063a0:	4613      	mov	r3, r2
 80063a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	68ba      	ldr	r2, [r7, #8]
 80063a8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	88fa      	ldrh	r2, [r7, #6]
 80063ae:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	88fa      	ldrh	r2, [r7, #6]
 80063b4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2200      	movs	r2, #0
 80063ba:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2222      	movs	r2, #34	; 0x22
 80063c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d007      	beq.n	80063dc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68da      	ldr	r2, [r3, #12]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063da:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	695a      	ldr	r2, [r3, #20]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f042 0201 	orr.w	r2, r2, #1
 80063ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68da      	ldr	r2, [r3, #12]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f042 0220 	orr.w	r2, r2, #32
 80063fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	bc80      	pop	{r7}
 8006406:	4770      	bx	lr

08006408 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006408:	b480      	push	{r7}
 800640a:	b095      	sub	sp, #84	; 0x54
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	330c      	adds	r3, #12
 8006416:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800641a:	e853 3f00 	ldrex	r3, [r3]
 800641e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006422:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006426:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	330c      	adds	r3, #12
 800642e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006430:	643a      	str	r2, [r7, #64]	; 0x40
 8006432:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006434:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006436:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006438:	e841 2300 	strex	r3, r2, [r1]
 800643c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800643e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1e5      	bne.n	8006410 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	3314      	adds	r3, #20
 800644a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644c:	6a3b      	ldr	r3, [r7, #32]
 800644e:	e853 3f00 	ldrex	r3, [r3]
 8006452:	61fb      	str	r3, [r7, #28]
   return(result);
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	f023 0301 	bic.w	r3, r3, #1
 800645a:	64bb      	str	r3, [r7, #72]	; 0x48
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	3314      	adds	r3, #20
 8006462:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006464:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006466:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006468:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800646a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800646c:	e841 2300 	strex	r3, r2, [r1]
 8006470:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1e5      	bne.n	8006444 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800647c:	2b01      	cmp	r3, #1
 800647e:	d119      	bne.n	80064b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	330c      	adds	r3, #12
 8006486:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	e853 3f00 	ldrex	r3, [r3]
 800648e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	f023 0310 	bic.w	r3, r3, #16
 8006496:	647b      	str	r3, [r7, #68]	; 0x44
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	330c      	adds	r3, #12
 800649e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064a0:	61ba      	str	r2, [r7, #24]
 80064a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a4:	6979      	ldr	r1, [r7, #20]
 80064a6:	69ba      	ldr	r2, [r7, #24]
 80064a8:	e841 2300 	strex	r3, r2, [r1]
 80064ac:	613b      	str	r3, [r7, #16]
   return(result);
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d1e5      	bne.n	8006480 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2220      	movs	r2, #32
 80064b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064c2:	bf00      	nop
 80064c4:	3754      	adds	r7, #84	; 0x54
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bc80      	pop	{r7}
 80064ca:	4770      	bx	lr

080064cc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064e6:	68f8      	ldr	r0, [r7, #12]
 80064e8:	f7fc fc6c 	bl	8002dc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064ec:	bf00      	nop
 80064ee:	3710      	adds	r7, #16
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006502:	b2db      	uxtb	r3, r3
 8006504:	2b21      	cmp	r3, #33	; 0x21
 8006506:	d13e      	bne.n	8006586 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006510:	d114      	bne.n	800653c <UART_Transmit_IT+0x48>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d110      	bne.n	800653c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	881b      	ldrh	r3, [r3, #0]
 8006524:	461a      	mov	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800652e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a1b      	ldr	r3, [r3, #32]
 8006534:	1c9a      	adds	r2, r3, #2
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	621a      	str	r2, [r3, #32]
 800653a:	e008      	b.n	800654e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a1b      	ldr	r3, [r3, #32]
 8006540:	1c59      	adds	r1, r3, #1
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6211      	str	r1, [r2, #32]
 8006546:	781a      	ldrb	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006552:	b29b      	uxth	r3, r3
 8006554:	3b01      	subs	r3, #1
 8006556:	b29b      	uxth	r3, r3
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	4619      	mov	r1, r3
 800655c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10f      	bne.n	8006582 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68da      	ldr	r2, [r3, #12]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006570:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68da      	ldr	r2, [r3, #12]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006580:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	e000      	b.n	8006588 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006586:	2302      	movs	r3, #2
  }
}
 8006588:	4618      	mov	r0, r3
 800658a:	3714      	adds	r7, #20
 800658c:	46bd      	mov	sp, r7
 800658e:	bc80      	pop	{r7}
 8006590:	4770      	bx	lr

08006592 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b082      	sub	sp, #8
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68da      	ldr	r2, [r3, #12]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2220      	movs	r2, #32
 80065ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f7ff fe3a 	bl	800622c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3708      	adds	r7, #8
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}

080065c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b08c      	sub	sp, #48	; 0x30
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2b22      	cmp	r3, #34	; 0x22
 80065d4:	f040 80ae 	bne.w	8006734 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e0:	d117      	bne.n	8006612 <UART_Receive_IT+0x50>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d113      	bne.n	8006612 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80065ea:	2300      	movs	r3, #0
 80065ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006600:	b29a      	uxth	r2, r3
 8006602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006604:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660a:	1c9a      	adds	r2, r3, #2
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	629a      	str	r2, [r3, #40]	; 0x28
 8006610:	e026      	b.n	8006660 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006616:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006618:	2300      	movs	r3, #0
 800661a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006624:	d007      	beq.n	8006636 <UART_Receive_IT+0x74>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10a      	bne.n	8006644 <UART_Receive_IT+0x82>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d106      	bne.n	8006644 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	b2da      	uxtb	r2, r3
 800663e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	e008      	b.n	8006656 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	b2db      	uxtb	r3, r3
 800664c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006650:	b2da      	uxtb	r2, r3
 8006652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006654:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800665a:	1c5a      	adds	r2, r3, #1
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006664:	b29b      	uxth	r3, r3
 8006666:	3b01      	subs	r3, #1
 8006668:	b29b      	uxth	r3, r3
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	4619      	mov	r1, r3
 800666e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006670:	2b00      	cmp	r3, #0
 8006672:	d15d      	bne.n	8006730 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68da      	ldr	r2, [r3, #12]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 0220 	bic.w	r2, r2, #32
 8006682:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68da      	ldr	r2, [r3, #12]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006692:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	695a      	ldr	r2, [r3, #20]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0201 	bic.w	r2, r2, #1
 80066a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d135      	bne.n	8006726 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	330c      	adds	r3, #12
 80066c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	e853 3f00 	ldrex	r3, [r3]
 80066ce:	613b      	str	r3, [r7, #16]
   return(result);
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	f023 0310 	bic.w	r3, r3, #16
 80066d6:	627b      	str	r3, [r7, #36]	; 0x24
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	330c      	adds	r3, #12
 80066de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066e0:	623a      	str	r2, [r7, #32]
 80066e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e4:	69f9      	ldr	r1, [r7, #28]
 80066e6:	6a3a      	ldr	r2, [r7, #32]
 80066e8:	e841 2300 	strex	r3, r2, [r1]
 80066ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d1e5      	bne.n	80066c0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 0310 	and.w	r3, r3, #16
 80066fe:	2b10      	cmp	r3, #16
 8006700:	d10a      	bne.n	8006718 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	60fb      	str	r3, [r7, #12]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	60fb      	str	r3, [r7, #12]
 8006716:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800671c:	4619      	mov	r1, r3
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f7ff fd8d 	bl	800623e <HAL_UARTEx_RxEventCallback>
 8006724:	e002      	b.n	800672c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f7fc fa96 	bl	8002c58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800672c:	2300      	movs	r3, #0
 800672e:	e002      	b.n	8006736 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006730:	2300      	movs	r3, #0
 8006732:	e000      	b.n	8006736 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006734:	2302      	movs	r3, #2
  }
}
 8006736:	4618      	mov	r0, r3
 8006738:	3730      	adds	r7, #48	; 0x30
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
	...

08006740 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	68da      	ldr	r2, [r3, #12]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	689a      	ldr	r2, [r3, #8]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	691b      	ldr	r3, [r3, #16]
 8006766:	431a      	orrs	r2, r3
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	4313      	orrs	r3, r2
 800676e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800677a:	f023 030c 	bic.w	r3, r3, #12
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	6812      	ldr	r2, [r2, #0]
 8006782:	68b9      	ldr	r1, [r7, #8]
 8006784:	430b      	orrs	r3, r1
 8006786:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	699a      	ldr	r2, [r3, #24]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a2c      	ldr	r2, [pc, #176]	; (8006854 <UART_SetConfig+0x114>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d103      	bne.n	80067b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80067a8:	f7fd fe86 	bl	80044b8 <HAL_RCC_GetPCLK2Freq>
 80067ac:	60f8      	str	r0, [r7, #12]
 80067ae:	e002      	b.n	80067b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80067b0:	f7fd fe6e 	bl	8004490 <HAL_RCC_GetPCLK1Freq>
 80067b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	4613      	mov	r3, r2
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	4413      	add	r3, r2
 80067be:	009a      	lsls	r2, r3, #2
 80067c0:	441a      	add	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067cc:	4a22      	ldr	r2, [pc, #136]	; (8006858 <UART_SetConfig+0x118>)
 80067ce:	fba2 2303 	umull	r2, r3, r2, r3
 80067d2:	095b      	lsrs	r3, r3, #5
 80067d4:	0119      	lsls	r1, r3, #4
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	4613      	mov	r3, r2
 80067da:	009b      	lsls	r3, r3, #2
 80067dc:	4413      	add	r3, r2
 80067de:	009a      	lsls	r2, r3, #2
 80067e0:	441a      	add	r2, r3
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80067ec:	4b1a      	ldr	r3, [pc, #104]	; (8006858 <UART_SetConfig+0x118>)
 80067ee:	fba3 0302 	umull	r0, r3, r3, r2
 80067f2:	095b      	lsrs	r3, r3, #5
 80067f4:	2064      	movs	r0, #100	; 0x64
 80067f6:	fb00 f303 	mul.w	r3, r0, r3
 80067fa:	1ad3      	subs	r3, r2, r3
 80067fc:	011b      	lsls	r3, r3, #4
 80067fe:	3332      	adds	r3, #50	; 0x32
 8006800:	4a15      	ldr	r2, [pc, #84]	; (8006858 <UART_SetConfig+0x118>)
 8006802:	fba2 2303 	umull	r2, r3, r2, r3
 8006806:	095b      	lsrs	r3, r3, #5
 8006808:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800680c:	4419      	add	r1, r3
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	4613      	mov	r3, r2
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	4413      	add	r3, r2
 8006816:	009a      	lsls	r2, r3, #2
 8006818:	441a      	add	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	fbb2 f2f3 	udiv	r2, r2, r3
 8006824:	4b0c      	ldr	r3, [pc, #48]	; (8006858 <UART_SetConfig+0x118>)
 8006826:	fba3 0302 	umull	r0, r3, r3, r2
 800682a:	095b      	lsrs	r3, r3, #5
 800682c:	2064      	movs	r0, #100	; 0x64
 800682e:	fb00 f303 	mul.w	r3, r0, r3
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	011b      	lsls	r3, r3, #4
 8006836:	3332      	adds	r3, #50	; 0x32
 8006838:	4a07      	ldr	r2, [pc, #28]	; (8006858 <UART_SetConfig+0x118>)
 800683a:	fba2 2303 	umull	r2, r3, r2, r3
 800683e:	095b      	lsrs	r3, r3, #5
 8006840:	f003 020f 	and.w	r2, r3, #15
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	440a      	add	r2, r1
 800684a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800684c:	bf00      	nop
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	40013800 	.word	0x40013800
 8006858:	51eb851f 	.word	0x51eb851f

0800685c <ceilf>:
 800685c:	b570      	push	{r4, r5, r6, lr}
 800685e:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8006862:	3d7f      	subs	r5, #127	; 0x7f
 8006864:	2d16      	cmp	r5, #22
 8006866:	4601      	mov	r1, r0
 8006868:	4604      	mov	r4, r0
 800686a:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800686e:	dc25      	bgt.n	80068bc <ceilf+0x60>
 8006870:	2d00      	cmp	r5, #0
 8006872:	da0e      	bge.n	8006892 <ceilf+0x36>
 8006874:	4917      	ldr	r1, [pc, #92]	; (80068d4 <ceilf+0x78>)
 8006876:	f7fa f88d 	bl	8000994 <__addsf3>
 800687a:	2100      	movs	r1, #0
 800687c:	f7fa fb4e 	bl	8000f1c <__aeabi_fcmpgt>
 8006880:	b128      	cbz	r0, 800688e <ceilf+0x32>
 8006882:	2c00      	cmp	r4, #0
 8006884:	db22      	blt.n	80068cc <ceilf+0x70>
 8006886:	2e00      	cmp	r6, #0
 8006888:	bf18      	it	ne
 800688a:	f04f 547e 	movne.w	r4, #1065353216	; 0x3f800000
 800688e:	4621      	mov	r1, r4
 8006890:	e01a      	b.n	80068c8 <ceilf+0x6c>
 8006892:	4e11      	ldr	r6, [pc, #68]	; (80068d8 <ceilf+0x7c>)
 8006894:	412e      	asrs	r6, r5
 8006896:	4230      	tst	r0, r6
 8006898:	d016      	beq.n	80068c8 <ceilf+0x6c>
 800689a:	490e      	ldr	r1, [pc, #56]	; (80068d4 <ceilf+0x78>)
 800689c:	f7fa f87a 	bl	8000994 <__addsf3>
 80068a0:	2100      	movs	r1, #0
 80068a2:	f7fa fb3b 	bl	8000f1c <__aeabi_fcmpgt>
 80068a6:	2800      	cmp	r0, #0
 80068a8:	d0f1      	beq.n	800688e <ceilf+0x32>
 80068aa:	2c00      	cmp	r4, #0
 80068ac:	bfc2      	ittt	gt
 80068ae:	f44f 0300 	movgt.w	r3, #8388608	; 0x800000
 80068b2:	412b      	asrgt	r3, r5
 80068b4:	18e4      	addgt	r4, r4, r3
 80068b6:	ea24 0406 	bic.w	r4, r4, r6
 80068ba:	e7e8      	b.n	800688e <ceilf+0x32>
 80068bc:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80068c0:	d302      	bcc.n	80068c8 <ceilf+0x6c>
 80068c2:	f7fa f867 	bl	8000994 <__addsf3>
 80068c6:	4601      	mov	r1, r0
 80068c8:	4608      	mov	r0, r1
 80068ca:	bd70      	pop	{r4, r5, r6, pc}
 80068cc:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80068d0:	e7dd      	b.n	800688e <ceilf+0x32>
 80068d2:	bf00      	nop
 80068d4:	7149f2ca 	.word	0x7149f2ca
 80068d8:	007fffff 	.word	0x007fffff

080068dc <memset>:
 80068dc:	4603      	mov	r3, r0
 80068de:	4402      	add	r2, r0
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d100      	bne.n	80068e6 <memset+0xa>
 80068e4:	4770      	bx	lr
 80068e6:	f803 1b01 	strb.w	r1, [r3], #1
 80068ea:	e7f9      	b.n	80068e0 <memset+0x4>

080068ec <__libc_init_array>:
 80068ec:	b570      	push	{r4, r5, r6, lr}
 80068ee:	2600      	movs	r6, #0
 80068f0:	4d0c      	ldr	r5, [pc, #48]	; (8006924 <__libc_init_array+0x38>)
 80068f2:	4c0d      	ldr	r4, [pc, #52]	; (8006928 <__libc_init_array+0x3c>)
 80068f4:	1b64      	subs	r4, r4, r5
 80068f6:	10a4      	asrs	r4, r4, #2
 80068f8:	42a6      	cmp	r6, r4
 80068fa:	d109      	bne.n	8006910 <__libc_init_array+0x24>
 80068fc:	f000 f81a 	bl	8006934 <_init>
 8006900:	2600      	movs	r6, #0
 8006902:	4d0a      	ldr	r5, [pc, #40]	; (800692c <__libc_init_array+0x40>)
 8006904:	4c0a      	ldr	r4, [pc, #40]	; (8006930 <__libc_init_array+0x44>)
 8006906:	1b64      	subs	r4, r4, r5
 8006908:	10a4      	asrs	r4, r4, #2
 800690a:	42a6      	cmp	r6, r4
 800690c:	d105      	bne.n	800691a <__libc_init_array+0x2e>
 800690e:	bd70      	pop	{r4, r5, r6, pc}
 8006910:	f855 3b04 	ldr.w	r3, [r5], #4
 8006914:	4798      	blx	r3
 8006916:	3601      	adds	r6, #1
 8006918:	e7ee      	b.n	80068f8 <__libc_init_array+0xc>
 800691a:	f855 3b04 	ldr.w	r3, [r5], #4
 800691e:	4798      	blx	r3
 8006920:	3601      	adds	r6, #1
 8006922:	e7f2      	b.n	800690a <__libc_init_array+0x1e>
 8006924:	08006978 	.word	0x08006978
 8006928:	08006978 	.word	0x08006978
 800692c:	08006978 	.word	0x08006978
 8006930:	08006980 	.word	0x08006980

08006934 <_init>:
 8006934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006936:	bf00      	nop
 8006938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800693a:	bc08      	pop	{r3}
 800693c:	469e      	mov	lr, r3
 800693e:	4770      	bx	lr

08006940 <_fini>:
 8006940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006942:	bf00      	nop
 8006944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006946:	bc08      	pop	{r3}
 8006948:	469e      	mov	lr, r3
 800694a:	4770      	bx	lr
