// Seed: 3317393646
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 ();
  logic id_1, id_2;
  wire id_3;
  assign id_1 = id_2;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd27,
    parameter id_8 = 32'd90
) (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output supply1 id_3
);
  wire _id_5;
  reg id_6;
  wire id_7;
  logic [-1 : 1] _id_8;
  ;
  logic id_9;
  ;
  logic id_10;
  ;
  final begin : LABEL_0
    id_6 = id_9[id_5 : id_8];
  end
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_7
  );
  wire id_12;
endmodule
