
wave_runner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd54  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  0800df28  0800df28  0000ef28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e5b8  0800e5b8  000101e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e5b8  0800e5b8  0000f5b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e5c0  0800e5c0  000101e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e5c0  0800e5c0  0000f5c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e5c4  0800e5c4  0000f5c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800e5c8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ed8  200001e8  0800e7b0  000101e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200050c0  0800e7b0  000110c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c513  00000000  00000000  00010218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f16  00000000  00000000  0002c72b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001938  00000000  00000000  00030648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013bd  00000000  00000000  00031f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002612a  00000000  00000000  0003333d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea77  00000000  00000000  00059467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e09d3  00000000  00000000  00077ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001588b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fb8  00000000  00000000  001588f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001608ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800df0c 	.word	0x0800df0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800df0c 	.word	0x0800df0c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <HMC5883LDriver_Init>:

/* Declaração da Declinação Magnética (em radianos) */
#define MAGNETIC_DECLINATION 0.0f // Ajuste para sua localização

// Inicializa o HMC5883L
void HMC5883LDriver_Init(I2C_HandleTypeDef *hi2c) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af04      	add	r7, sp, #16
 8000f7e:	6078      	str	r0, [r7, #4]
    magnetometer.hi2c = hi2c; // Atribui o handle I2C passado
 8000f80:	4a3a      	ldr	r2, [pc, #232]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6013      	str	r3, [r2, #0]
    magnetometer.samples_avg = 3;
 8000f86:	4b39      	ldr	r3, [pc, #228]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000f88:	2203      	movs	r2, #3
 8000f8a:	711a      	strb	r2, [r3, #4]
    magnetometer.output_rate = 4;
 8000f8c:	4b37      	ldr	r3, [pc, #220]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000f8e:	2204      	movs	r2, #4
 8000f90:	715a      	strb	r2, [r3, #5]
    magnetometer.measurement_mode = 0;
 8000f92:	4b36      	ldr	r3, [pc, #216]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	719a      	strb	r2, [r3, #6]
    magnetometer.gain = 1;
 8000f98:	4b34      	ldr	r3, [pc, #208]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	71da      	strb	r2, [r3, #7]
    magnetometer.operation_mode = 0;
 8000f9e:	4b33      	ldr	r3, [pc, #204]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	721a      	strb	r2, [r3, #8]

    uint8_t config_reg_a = ((magnetometer.samples_avg & 0b11) << 5) |
 8000fa4:	4b31      	ldr	r3, [pc, #196]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000fa6:	791b      	ldrb	r3, [r3, #4]
 8000fa8:	015b      	lsls	r3, r3, #5
 8000faa:	b25b      	sxtb	r3, r3
 8000fac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000fb0:	b25a      	sxtb	r2, r3
                           ((magnetometer.output_rate & 0b111) << 2) |
 8000fb2:	4b2e      	ldr	r3, [pc, #184]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000fb4:	795b      	ldrb	r3, [r3, #5]
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	b25b      	sxtb	r3, r3
 8000fba:	f003 031c 	and.w	r3, r3, #28
 8000fbe:	b25b      	sxtb	r3, r3
    uint8_t config_reg_a = ((magnetometer.samples_avg & 0b11) << 5) |
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	b25a      	sxtb	r2, r3
                           (magnetometer.measurement_mode & 0b11);
 8000fc4:	4b29      	ldr	r3, [pc, #164]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000fc6:	799b      	ldrb	r3, [r3, #6]
 8000fc8:	b25b      	sxtb	r3, r3
 8000fca:	f003 0303 	and.w	r3, r3, #3
 8000fce:	b25b      	sxtb	r3, r3
                           ((magnetometer.output_rate & 0b111) << 2) |
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	b25b      	sxtb	r3, r3
 8000fd4:	b2db      	uxtb	r3, r3
    uint8_t config_reg_a = ((magnetometer.samples_avg & 0b11) << 5) |
 8000fd6:	73fb      	strb	r3, [r7, #15]

    uint8_t config_reg_b = (magnetometer.gain & 0b111) << 5;
 8000fd8:	4b24      	ldr	r3, [pc, #144]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000fda:	79db      	ldrb	r3, [r3, #7]
 8000fdc:	015b      	lsls	r3, r3, #5
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	73bb      	strb	r3, [r7, #14]
    uint8_t mode_reg = magnetometer.operation_mode & 0b11;
 8000fe2:	4b22      	ldr	r3, [pc, #136]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000fe4:	7a1b      	ldrb	r3, [r3, #8]
 8000fe6:	f003 0303 	and.w	r3, r3, #3
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	737b      	strb	r3, [r7, #13]

    if (HAL_I2C_Mem_Write(magnetometer.hi2c, HMC5883L_ADDRESS, HMC5883L_CONF_REG_A, 1, &config_reg_a, 1, HAL_MAX_DELAY) != HAL_OK ||
 8000fee:	4b1f      	ldr	r3, [pc, #124]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8000ff0:	6818      	ldr	r0, [r3, #0]
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	9302      	str	r3, [sp, #8]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	f107 030f 	add.w	r3, r7, #15
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2301      	movs	r3, #1
 8001004:	2200      	movs	r2, #0
 8001006:	213c      	movs	r1, #60	@ 0x3c
 8001008:	f002 fce6 	bl	80039d8 <HAL_I2C_Mem_Write>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d123      	bne.n	800105a <HMC5883LDriver_Init+0xe2>
        HAL_I2C_Mem_Write(magnetometer.hi2c, HMC5883L_ADDRESS, HMC5883L_CONF_REG_B, 1, &config_reg_b, 1, HAL_MAX_DELAY) != HAL_OK ||
 8001012:	4b16      	ldr	r3, [pc, #88]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8001014:	6818      	ldr	r0, [r3, #0]
 8001016:	f04f 33ff 	mov.w	r3, #4294967295
 800101a:	9302      	str	r3, [sp, #8]
 800101c:	2301      	movs	r3, #1
 800101e:	9301      	str	r3, [sp, #4]
 8001020:	f107 030e 	add.w	r3, r7, #14
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2301      	movs	r3, #1
 8001028:	2201      	movs	r2, #1
 800102a:	213c      	movs	r1, #60	@ 0x3c
 800102c:	f002 fcd4 	bl	80039d8 <HAL_I2C_Mem_Write>
 8001030:	4603      	mov	r3, r0
    if (HAL_I2C_Mem_Write(magnetometer.hi2c, HMC5883L_ADDRESS, HMC5883L_CONF_REG_A, 1, &config_reg_a, 1, HAL_MAX_DELAY) != HAL_OK ||
 8001032:	2b00      	cmp	r3, #0
 8001034:	d111      	bne.n	800105a <HMC5883LDriver_Init+0xe2>
        HAL_I2C_Mem_Write(magnetometer.hi2c, HMC5883L_ADDRESS, HMC5883L_MODE_REG, 1, &mode_reg, 1, HAL_MAX_DELAY) != HAL_OK) {
 8001036:	4b0d      	ldr	r3, [pc, #52]	@ (800106c <HMC5883LDriver_Init+0xf4>)
 8001038:	6818      	ldr	r0, [r3, #0]
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	9302      	str	r3, [sp, #8]
 8001040:	2301      	movs	r3, #1
 8001042:	9301      	str	r3, [sp, #4]
 8001044:	f107 030d 	add.w	r3, r7, #13
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	2301      	movs	r3, #1
 800104c:	2202      	movs	r2, #2
 800104e:	213c      	movs	r1, #60	@ 0x3c
 8001050:	f002 fcc2 	bl	80039d8 <HAL_I2C_Mem_Write>
 8001054:	4603      	mov	r3, r0
        HAL_I2C_Mem_Write(magnetometer.hi2c, HMC5883L_ADDRESS, HMC5883L_CONF_REG_B, 1, &config_reg_b, 1, HAL_MAX_DELAY) != HAL_OK ||
 8001056:	2b00      	cmp	r3, #0
 8001058:	d002      	beq.n	8001060 <HMC5883LDriver_Init+0xe8>
        printf("Erro ao inicializar o HMC5883L.\n");
 800105a:	4805      	ldr	r0, [pc, #20]	@ (8001070 <HMC5883LDriver_Init+0xf8>)
 800105c:	f009 fee6 	bl	800ae2c <puts>
    }

    // Calibração
    HMC5883LDriver_Calibrate();
 8001060:	f000 f842 	bl	80010e8 <HMC5883LDriver_Calibrate>
}
 8001064:	bf00      	nop
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000204 	.word	0x20000204
 8001070:	0800df28 	.word	0x0800df28

08001074 <HMC5883LDriver_Read>:

/* Leitura do Magnetômetro */
bool HMC5883LDriver_Read(HMC5883L_DataTypeDef *data) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af04      	add	r7, sp, #16
 800107a:	6078      	str	r0, [r7, #4]
    uint8_t buffer[6];

    if (HAL_I2C_Mem_Read(magnetometer.hi2c, HMC5883L_ADDRESS, HMC5883L_DATAX_MSB_REG, 1, buffer, 6, HAL_MAX_DELAY) != HAL_OK) {
 800107c:	4b19      	ldr	r3, [pc, #100]	@ (80010e4 <HMC5883LDriver_Read+0x70>)
 800107e:	6818      	ldr	r0, [r3, #0]
 8001080:	f04f 33ff 	mov.w	r3, #4294967295
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	2306      	movs	r3, #6
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	2203      	movs	r2, #3
 8001094:	213c      	movs	r1, #60	@ 0x3c
 8001096:	f002 fd99 	bl	8003bcc <HAL_I2C_Mem_Read>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <HMC5883LDriver_Read+0x30>
        return false;
 80010a0:	2300      	movs	r3, #0
 80010a2:	e01b      	b.n	80010dc <HMC5883LDriver_Read+0x68>
    }

    data->x_axis = (buffer[0] << 8) | buffer[1];
 80010a4:	7a3b      	ldrb	r3, [r7, #8]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	7a7b      	ldrb	r3, [r7, #9]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	801a      	strh	r2, [r3, #0]
    data->z_axis = (buffer[2] << 8) | buffer[3];
 80010b6:	7abb      	ldrb	r3, [r7, #10]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	7afb      	ldrb	r3, [r7, #11]
 80010be:	b21b      	sxth	r3, r3
 80010c0:	4313      	orrs	r3, r2
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	809a      	strh	r2, [r3, #4]
    data->y_axis = (buffer[4] << 8) | buffer[5];
 80010c8:	7b3b      	ldrb	r3, [r7, #12]
 80010ca:	021b      	lsls	r3, r3, #8
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	7b7b      	ldrb	r3, [r7, #13]
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	805a      	strh	r2, [r3, #2]

    return true;
 80010da:	2301      	movs	r3, #1
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000204 	.word	0x20000204

080010e8 <HMC5883LDriver_Calibrate>:

/* Calibração do Magnetômetro */
void HMC5883LDriver_Calibrate(void) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
    HMC5883L_DataTypeDef data;

    calibration.xmin = INT16_MAX;
 80010ee:	4b76      	ldr	r3, [pc, #472]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80010f0:	4a76      	ldr	r2, [pc, #472]	@ (80012cc <HMC5883LDriver_Calibrate+0x1e4>)
 80010f2:	601a      	str	r2, [r3, #0]
    calibration.xmax = INT16_MIN;
 80010f4:	4b74      	ldr	r3, [pc, #464]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80010f6:	f04f 4247 	mov.w	r2, #3338665984	@ 0xc7000000
 80010fa:	605a      	str	r2, [r3, #4]
    calibration.ymin = INT16_MAX;
 80010fc:	4b72      	ldr	r3, [pc, #456]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80010fe:	4a73      	ldr	r2, [pc, #460]	@ (80012cc <HMC5883LDriver_Calibrate+0x1e4>)
 8001100:	609a      	str	r2, [r3, #8]
    calibration.ymax = INT16_MIN;
 8001102:	4b71      	ldr	r3, [pc, #452]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001104:	f04f 4247 	mov.w	r2, #3338665984	@ 0xc7000000
 8001108:	60da      	str	r2, [r3, #12]

    for (int i = 0; i < 100; i++) {
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	e078      	b.n	8001202 <HMC5883LDriver_Calibrate+0x11a>
        if (HMC5883LDriver_Read(&data)) {
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ffae 	bl	8001074 <HMC5883LDriver_Read>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d06e      	beq.n	80011fc <HMC5883LDriver_Calibrate+0x114>
            calibration.xmin = (data.x_axis < calibration.xmin) ? data.x_axis : calibration.xmin;
 800111e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001122:	ee07 3a90 	vmov	s15, r3
 8001126:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800112a:	4b67      	ldr	r3, [pc, #412]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 800112c:	edd3 7a00 	vldr	s15, [r3]
 8001130:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001138:	d506      	bpl.n	8001148 <HMC5883LDriver_Calibrate+0x60>
 800113a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800113e:	ee07 3a90 	vmov	s15, r3
 8001142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001146:	e002      	b.n	800114e <HMC5883LDriver_Calibrate+0x66>
 8001148:	4b5f      	ldr	r3, [pc, #380]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	4b5e      	ldr	r3, [pc, #376]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001150:	edc3 7a00 	vstr	s15, [r3]
            calibration.xmax = (data.x_axis > calibration.xmax) ? data.x_axis : calibration.xmax;
 8001154:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001158:	ee07 3a90 	vmov	s15, r3
 800115c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001160:	4b59      	ldr	r3, [pc, #356]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001162:	edd3 7a01 	vldr	s15, [r3, #4]
 8001166:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800116a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116e:	dd06      	ble.n	800117e <HMC5883LDriver_Calibrate+0x96>
 8001170:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001174:	ee07 3a90 	vmov	s15, r3
 8001178:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800117c:	e002      	b.n	8001184 <HMC5883LDriver_Calibrate+0x9c>
 800117e:	4b52      	ldr	r3, [pc, #328]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001180:	edd3 7a01 	vldr	s15, [r3, #4]
 8001184:	4b50      	ldr	r3, [pc, #320]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001186:	edc3 7a01 	vstr	s15, [r3, #4]
            calibration.ymin = (data.y_axis < calibration.ymin) ? data.y_axis : calibration.ymin;
 800118a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800118e:	ee07 3a90 	vmov	s15, r3
 8001192:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001196:	4b4c      	ldr	r3, [pc, #304]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001198:	edd3 7a02 	vldr	s15, [r3, #8]
 800119c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a4:	d506      	bpl.n	80011b4 <HMC5883LDriver_Calibrate+0xcc>
 80011a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011aa:	ee07 3a90 	vmov	s15, r3
 80011ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b2:	e002      	b.n	80011ba <HMC5883LDriver_Calibrate+0xd2>
 80011b4:	4b44      	ldr	r3, [pc, #272]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80011b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80011ba:	4b43      	ldr	r3, [pc, #268]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80011bc:	edc3 7a02 	vstr	s15, [r3, #8]
            calibration.ymax = (data.y_axis > calibration.ymax) ? data.y_axis : calibration.ymax;
 80011c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011c4:	ee07 3a90 	vmov	s15, r3
 80011c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011cc:	4b3e      	ldr	r3, [pc, #248]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80011ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80011d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011da:	dd06      	ble.n	80011ea <HMC5883LDriver_Calibrate+0x102>
 80011dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e0:	ee07 3a90 	vmov	s15, r3
 80011e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e8:	e002      	b.n	80011f0 <HMC5883LDriver_Calibrate+0x108>
 80011ea:	4b37      	ldr	r3, [pc, #220]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80011ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80011f0:	4b35      	ldr	r3, [pc, #212]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80011f2:	edc3 7a03 	vstr	s15, [r3, #12]

            HAL_Delay(10);
 80011f6:	200a      	movs	r0, #10
 80011f8:	f001 fc4a 	bl	8002a90 <HAL_Delay>
    for (int i = 0; i < 100; i++) {
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	3301      	adds	r3, #1
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	2b63      	cmp	r3, #99	@ 0x63
 8001206:	dd83      	ble.n	8001110 <HMC5883LDriver_Calibrate+0x28>
        }
    }

    calibration.x_offset = (calibration.xmax + calibration.xmin) / 2.0f;
 8001208:	4b2f      	ldr	r3, [pc, #188]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 800120a:	ed93 7a01 	vldr	s14, [r3, #4]
 800120e:	4b2e      	ldr	r3, [pc, #184]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001210:	edd3 7a00 	vldr	s15, [r3]
 8001214:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001218:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800121c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001220:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001222:	edc3 7a04 	vstr	s15, [r3, #16]
    calibration.y_offset = (calibration.ymax + calibration.ymin) / 2.0f;
 8001226:	4b28      	ldr	r3, [pc, #160]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001228:	ed93 7a03 	vldr	s14, [r3, #12]
 800122c:	4b26      	ldr	r3, [pc, #152]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 800122e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001232:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001236:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800123a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800123e:	4b22      	ldr	r3, [pc, #136]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001240:	edc3 7a05 	vstr	s15, [r3, #20]

    float x_var = calibration.xmax - calibration.xmin;
 8001244:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001246:	ed93 7a01 	vldr	s14, [r3, #4]
 800124a:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 800124c:	edd3 7a00 	vldr	s15, [r3]
 8001250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001254:	edc7 7a04 	vstr	s15, [r7, #16]
    float y_var = calibration.ymax - calibration.ymin;
 8001258:	4b1b      	ldr	r3, [pc, #108]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 800125a:	ed93 7a03 	vldr	s14, [r3, #12]
 800125e:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001260:	edd3 7a02 	vldr	s15, [r3, #8]
 8001264:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001268:	edc7 7a03 	vstr	s15, [r7, #12]

    calibration.x_scale = (x_var > y_var) ? 1.0f : y_var / x_var;
 800126c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001270:	edd7 7a03 	vldr	s15, [r7, #12]
 8001274:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127c:	dd02      	ble.n	8001284 <HMC5883LDriver_Calibrate+0x19c>
 800127e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001282:	e005      	b.n	8001290 <HMC5883LDriver_Calibrate+0x1a8>
 8001284:	edd7 6a03 	vldr	s13, [r7, #12]
 8001288:	ed97 7a04 	vldr	s14, [r7, #16]
 800128c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001290:	4b0d      	ldr	r3, [pc, #52]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 8001292:	edc3 7a06 	vstr	s15, [r3, #24]
    calibration.y_scale = (y_var > x_var) ? 1.0f : x_var / y_var;
 8001296:	ed97 7a03 	vldr	s14, [r7, #12]
 800129a:	edd7 7a04 	vldr	s15, [r7, #16]
 800129e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd02      	ble.n	80012ae <HMC5883LDriver_Calibrate+0x1c6>
 80012a8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80012ac:	e005      	b.n	80012ba <HMC5883LDriver_Calibrate+0x1d2>
 80012ae:	edd7 6a04 	vldr	s13, [r7, #16]
 80012b2:	ed97 7a03 	vldr	s14, [r7, #12]
 80012b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ba:	4b03      	ldr	r3, [pc, #12]	@ (80012c8 <HMC5883LDriver_Calibrate+0x1e0>)
 80012bc:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80012c0:	bf00      	nop
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000210 	.word	0x20000210
 80012cc:	46fffe00 	.word	0x46fffe00

080012d0 <HMC5883LDriver_GetHeading>:

/* Cálculo do Ângulo */
float HMC5883LDriver_GetHeading(void) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
    HMC5883L_DataTypeDef data;

    if (HMC5883LDriver_Read(&data)) {
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fecb 	bl	8001074 <HMC5883LDriver_Read>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d07c      	beq.n	80013de <HMC5883LDriver_GetHeading+0x10e>
        float x_norm = (data.x_axis - calibration.x_offset) * calibration.x_scale;
 80012e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012e8:	ee07 3a90 	vmov	s15, r3
 80012ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f0:	4b43      	ldr	r3, [pc, #268]	@ (8001400 <HMC5883LDriver_GetHeading+0x130>)
 80012f2:	edd3 7a04 	vldr	s15, [r3, #16]
 80012f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012fa:	4b41      	ldr	r3, [pc, #260]	@ (8001400 <HMC5883LDriver_GetHeading+0x130>)
 80012fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001300:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001304:	edc7 7a04 	vstr	s15, [r7, #16]
        float y_norm = (data.y_axis - calibration.y_offset) * calibration.y_scale;
 8001308:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800130c:	ee07 3a90 	vmov	s15, r3
 8001310:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001314:	4b3a      	ldr	r3, [pc, #232]	@ (8001400 <HMC5883LDriver_GetHeading+0x130>)
 8001316:	edd3 7a05 	vldr	s15, [r3, #20]
 800131a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800131e:	4b38      	ldr	r3, [pc, #224]	@ (8001400 <HMC5883LDriver_GetHeading+0x130>)
 8001320:	edd3 7a07 	vldr	s15, [r3, #28]
 8001324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001328:	edc7 7a03 	vstr	s15, [r7, #12]

        float heading = atan2f(y_norm, x_norm);
 800132c:	edd7 0a04 	vldr	s1, [r7, #16]
 8001330:	ed97 0a03 	vldr	s0, [r7, #12]
 8001334:	f00b fd7c 	bl	800ce30 <atan2f>
 8001338:	ed87 0a05 	vstr	s0, [r7, #20]
        heading += MAGNETIC_DECLINATION;
 800133c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001340:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001404 <HMC5883LDriver_GetHeading+0x134>
 8001344:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001348:	edc7 7a05 	vstr	s15, [r7, #20]
        if (heading < 0) heading += 2 * M_PI;
 800134c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001350:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	d50f      	bpl.n	800137a <HMC5883LDriver_GetHeading+0xaa>
 800135a:	6978      	ldr	r0, [r7, #20]
 800135c:	f7ff f914 	bl	8000588 <__aeabi_f2d>
 8001360:	a323      	add	r3, pc, #140	@ (adr r3, 80013f0 <HMC5883LDriver_GetHeading+0x120>)
 8001362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001366:	f7fe ffb1 	bl	80002cc <__adddf3>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	4610      	mov	r0, r2
 8001370:	4619      	mov	r1, r3
 8001372:	f7ff fc39 	bl	8000be8 <__aeabi_d2f>
 8001376:	4603      	mov	r3, r0
 8001378:	617b      	str	r3, [r7, #20]
        if (heading >= 2 * M_PI) heading -= 2 * M_PI;
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff f904 	bl	8000588 <__aeabi_f2d>
 8001380:	a31b      	add	r3, pc, #108	@ (adr r3, 80013f0 <HMC5883LDriver_GetHeading+0x120>)
 8001382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001386:	f7ff fbdd 	bl	8000b44 <__aeabi_dcmpge>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d00f      	beq.n	80013b0 <HMC5883LDriver_GetHeading+0xe0>
 8001390:	6978      	ldr	r0, [r7, #20]
 8001392:	f7ff f8f9 	bl	8000588 <__aeabi_f2d>
 8001396:	a316      	add	r3, pc, #88	@ (adr r3, 80013f0 <HMC5883LDriver_GetHeading+0x120>)
 8001398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139c:	f7fe ff94 	bl	80002c8 <__aeabi_dsub>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4610      	mov	r0, r2
 80013a6:	4619      	mov	r1, r3
 80013a8:	f7ff fc1e 	bl	8000be8 <__aeabi_d2f>
 80013ac:	4603      	mov	r3, r0
 80013ae:	617b      	str	r3, [r7, #20]

        return heading * 180.0f / M_PI;
 80013b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80013b4:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001408 <HMC5883LDriver_GetHeading+0x138>
 80013b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013bc:	ee17 0a90 	vmov	r0, s15
 80013c0:	f7ff f8e2 	bl	8000588 <__aeabi_f2d>
 80013c4:	a30c      	add	r3, pc, #48	@ (adr r3, 80013f8 <HMC5883LDriver_GetHeading+0x128>)
 80013c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ca:	f7ff fa5f 	bl	800088c <__aeabi_ddiv>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4610      	mov	r0, r2
 80013d4:	4619      	mov	r1, r3
 80013d6:	f7ff fc07 	bl	8000be8 <__aeabi_d2f>
 80013da:	4603      	mov	r3, r0
 80013dc:	e001      	b.n	80013e2 <HMC5883LDriver_GetHeading+0x112>
    }

    return 0; // Retorna 0 se a leitura falhar
 80013de:	f04f 0300 	mov.w	r3, #0
}
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	54442d18 	.word	0x54442d18
 80013f4:	401921fb 	.word	0x401921fb
 80013f8:	54442d18 	.word	0x54442d18
 80013fc:	400921fb 	.word	0x400921fb
 8001400:	20000210 	.word	0x20000210
 8001404:	00000000 	.word	0x00000000
 8001408:	43340000 	.word	0x43340000

0800140c <JDY18_Init>:
/* ============================ Funções do JDY-18 ============================ */

/**
 * @brief Inicializa o módulo JDY-18 com as configurações necessárias para a competição.
 */
void JDY18_Init(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
    JDY18_SendCommand("AT");             // Entra no modo AT
 8001410:	480c      	ldr	r0, [pc, #48]	@ (8001444 <JDY18_Init+0x38>)
 8001412:	f000 f825 	bl	8001460 <JDY18_SendCommand>
    JDY18_SendCommand("AT+RESET");       // Reset para estado inicial
 8001416:	480c      	ldr	r0, [pc, #48]	@ (8001448 <JDY18_Init+0x3c>)
 8001418:	f000 f822 	bl	8001460 <JDY18_SendCommand>
    JDY18_SendCommand("AT+NAMEWAVE_RUNNER"); // Configura nome do módulo
 800141c:	480b      	ldr	r0, [pc, #44]	@ (800144c <JDY18_Init+0x40>)
 800141e:	f000 f81f 	bl	8001460 <JDY18_SendCommand>
    JDY18_SendCommand("AT+ROLE1");       // Define como central (master)
 8001422:	480b      	ldr	r0, [pc, #44]	@ (8001450 <JDY18_Init+0x44>)
 8001424:	f000 f81c 	bl	8001460 <JDY18_SendCommand>
    JDY18_SendCommand("AT+INQM=0,10,24");// Configura modo de inquiry
 8001428:	480a      	ldr	r0, [pc, #40]	@ (8001454 <JDY18_Init+0x48>)
 800142a:	f000 f819 	bl	8001460 <JDY18_SendCommand>
    JDY18_SendCommand("AT+BAUD4");       // Define baud rate 9600bps
 800142e:	480a      	ldr	r0, [pc, #40]	@ (8001458 <JDY18_Init+0x4c>)
 8001430:	f000 f816 	bl	8001460 <JDY18_SendCommand>
    JDY18_SendCommand("AT+PARITY0");     // Sem paridade
 8001434:	4809      	ldr	r0, [pc, #36]	@ (800145c <JDY18_Init+0x50>)
 8001436:	f000 f813 	bl	8001460 <JDY18_SendCommand>
    JDY18_SendCommand("AT+RESET");       // Reinicia para aplicar configurações
 800143a:	4803      	ldr	r0, [pc, #12]	@ (8001448 <JDY18_Init+0x3c>)
 800143c:	f000 f810 	bl	8001460 <JDY18_SendCommand>
}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	0800df48 	.word	0x0800df48
 8001448:	0800df4c 	.word	0x0800df4c
 800144c:	0800df58 	.word	0x0800df58
 8001450:	0800df6c 	.word	0x0800df6c
 8001454:	0800df78 	.word	0x0800df78
 8001458:	0800df88 	.word	0x0800df88
 800145c:	0800df94 	.word	0x0800df94

08001460 <JDY18_SendCommand>:

/**
 * @brief Envia um comando AT para o JDY-18.
 * @param cmd Comando a ser enviado.
 */
void JDY18_SendCommand(const char* cmd) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7fe ff21 	bl	80002b0 <strlen>
 800146e:	4603      	mov	r3, r0
 8001470:	b29a      	uxth	r2, r3
 8001472:	f04f 33ff 	mov.w	r3, #4294967295
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	4806      	ldr	r0, [pc, #24]	@ (8001494 <JDY18_SendCommand+0x34>)
 800147a:	f004 fe0f 	bl	800609c <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
 8001482:	2202      	movs	r2, #2
 8001484:	4904      	ldr	r1, [pc, #16]	@ (8001498 <JDY18_SendCommand+0x38>)
 8001486:	4803      	ldr	r0, [pc, #12]	@ (8001494 <JDY18_SendCommand+0x34>)
 8001488:	f004 fe08 	bl	800609c <HAL_UART_Transmit>
}
 800148c:	bf00      	nop
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000508 	.word	0x20000508
 8001498:	0800dfa0 	.word	0x0800dfa0

0800149c <JDY18_ReceiveResponse>:

/**
 * @brief Inicia a recepção de dados do JDY-18.
 */
void JDY18_ReceiveResponse(void) {
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
    memset(rxBuffer, 0, sizeof(rxBuffer));  // Limpa o buffer
 80014a0:	22fe      	movs	r2, #254	@ 0xfe
 80014a2:	2100      	movs	r1, #0
 80014a4:	4805      	ldr	r0, [pc, #20]	@ (80014bc <JDY18_ReceiveResponse+0x20>)
 80014a6:	f009 fda1 	bl	800afec <memset>
    HAL_UART_Receive(&huart3, rxBuffer, sizeof(rxBuffer), 500); // Timeout ajustável
 80014aa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80014ae:	22fe      	movs	r2, #254	@ 0xfe
 80014b0:	4902      	ldr	r1, [pc, #8]	@ (80014bc <JDY18_ReceiveResponse+0x20>)
 80014b2:	4803      	ldr	r0, [pc, #12]	@ (80014c0 <JDY18_ReceiveResponse+0x24>)
 80014b4:	f004 fe7d 	bl	80061b2 <HAL_UART_Receive>
    if (DEBUG_MODE) {
        printf("Received: %s\n", rxBuffer);
    }
}
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000234 	.word	0x20000234
 80014c0:	20000508 	.word	0x20000508

080014c4 <JDY18_ScanDevices>:

/**
 * @brief Realiza a varredura de dispositivos Bluetooth.
 */
void JDY18_ScanDevices(void) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
    JDY18_BeaconCount = 0; // Reseta contadores
 80014ca:	4b32      	ldr	r3, [pc, #200]	@ (8001594 <JDY18_ScanDevices+0xd0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
    JDY18_SendCommand("AT+INQ");
 80014d0:	4831      	ldr	r0, [pc, #196]	@ (8001598 <JDY18_ScanDevices+0xd4>)
 80014d2:	f7ff ffc5 	bl	8001460 <JDY18_SendCommand>
    JDY18_ReceiveResponse();
 80014d6:	f7ff ffe1 	bl	800149c <JDY18_ReceiveResponse>

    char* start = (char*)rxBuffer;
 80014da:	4b30      	ldr	r3, [pc, #192]	@ (800159c <JDY18_ScanDevices+0xd8>)
 80014dc:	607b      	str	r3, [r7, #4]
    while ((start = strstr(start, "+DEV:")) != NULL) {
 80014de:	e04c      	b.n	800157a <JDY18_ScanDevices+0xb6>
        int rssi = ExtractRSSI(start);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f000 f869 	bl	80015b8 <ExtractRSSI>
 80014e6:	6038      	str	r0, [r7, #0]

        // Verifica se o dispositivo corresponde a um dos beacons
        if (strstr(start, BEACON_NAME_1) != NULL) {
 80014e8:	492d      	ldr	r1, [pc, #180]	@ (80015a0 <JDY18_ScanDevices+0xdc>)
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f009 fd93 	bl	800b016 <strstr>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00d      	beq.n	8001512 <JDY18_ScanDevices+0x4e>
            JDY18_RSSI[0] = calculateDistance(rssi);
 80014f6:	6838      	ldr	r0, [r7, #0]
 80014f8:	f000 f886 	bl	8001608 <calculateDistance>
 80014fc:	eef0 7a40 	vmov.f32	s15, s0
 8001500:	4b28      	ldr	r3, [pc, #160]	@ (80015a4 <JDY18_ScanDevices+0xe0>)
 8001502:	edc3 7a00 	vstr	s15, [r3]
            #if DEBUG_MODE
            printf("BEACON_NAME_1 -> RSSI: %d, Distance: %.2f meters\n", rssi, JDY18_RSSI[0]);
            #endif
            JDY18_BeaconCount++;
 8001506:	4b23      	ldr	r3, [pc, #140]	@ (8001594 <JDY18_ScanDevices+0xd0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	3301      	adds	r3, #1
 800150c:	4a21      	ldr	r2, [pc, #132]	@ (8001594 <JDY18_ScanDevices+0xd0>)
 800150e:	6013      	str	r3, [r2, #0]
 8001510:	e028      	b.n	8001564 <JDY18_ScanDevices+0xa0>
        } else if (strstr(start, BEACON_NAME_2) != NULL) {
 8001512:	4925      	ldr	r1, [pc, #148]	@ (80015a8 <JDY18_ScanDevices+0xe4>)
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f009 fd7e 	bl	800b016 <strstr>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d00d      	beq.n	800153c <JDY18_ScanDevices+0x78>
            JDY18_RSSI[1] = calculateDistance(rssi);
 8001520:	6838      	ldr	r0, [r7, #0]
 8001522:	f000 f871 	bl	8001608 <calculateDistance>
 8001526:	eef0 7a40 	vmov.f32	s15, s0
 800152a:	4b1e      	ldr	r3, [pc, #120]	@ (80015a4 <JDY18_ScanDevices+0xe0>)
 800152c:	edc3 7a01 	vstr	s15, [r3, #4]
            #if DEBUG_MODE
            printf("BEACON_NAME_2 -> RSSI: %d, Distance: %.2f meters\n", rssi, JDY18_RSSI[1]);
            #endif
            JDY18_BeaconCount++;
 8001530:	4b18      	ldr	r3, [pc, #96]	@ (8001594 <JDY18_ScanDevices+0xd0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	3301      	adds	r3, #1
 8001536:	4a17      	ldr	r2, [pc, #92]	@ (8001594 <JDY18_ScanDevices+0xd0>)
 8001538:	6013      	str	r3, [r2, #0]
 800153a:	e013      	b.n	8001564 <JDY18_ScanDevices+0xa0>
        } else if (strstr(start, BEACON_NAME_3) != NULL) {
 800153c:	491b      	ldr	r1, [pc, #108]	@ (80015ac <JDY18_ScanDevices+0xe8>)
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f009 fd69 	bl	800b016 <strstr>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d00c      	beq.n	8001564 <JDY18_ScanDevices+0xa0>
            JDY18_RSSI[2] = calculateDistance(rssi);
 800154a:	6838      	ldr	r0, [r7, #0]
 800154c:	f000 f85c 	bl	8001608 <calculateDistance>
 8001550:	eef0 7a40 	vmov.f32	s15, s0
 8001554:	4b13      	ldr	r3, [pc, #76]	@ (80015a4 <JDY18_ScanDevices+0xe0>)
 8001556:	edc3 7a02 	vstr	s15, [r3, #8]
            #if DEBUG_MODE
            printf("BEACON_NAME_3 -> RSSI: %d, Distance: %.2f meters\n", rssi, JDY18_RSSI[2]);
            #endif
            JDY18_BeaconCount++;
 800155a:	4b0e      	ldr	r3, [pc, #56]	@ (8001594 <JDY18_ScanDevices+0xd0>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	3301      	adds	r3, #1
 8001560:	4a0c      	ldr	r2, [pc, #48]	@ (8001594 <JDY18_ScanDevices+0xd0>)
 8001562:	6013      	str	r3, [r2, #0]
        }

        // Avança para o próximo token
        start = strstr(start, "\r\n");
 8001564:	4912      	ldr	r1, [pc, #72]	@ (80015b0 <JDY18_ScanDevices+0xec>)
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f009 fd55 	bl	800b016 <strstr>
 800156c:	6078      	str	r0, [r7, #4]
        if (start != NULL) start += 2;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <JDY18_ScanDevices+0xb6>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3302      	adds	r3, #2
 8001578:	607b      	str	r3, [r7, #4]
    while ((start = strstr(start, "+DEV:")) != NULL) {
 800157a:	490e      	ldr	r1, [pc, #56]	@ (80015b4 <JDY18_ScanDevices+0xf0>)
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f009 fd4a 	bl	800b016 <strstr>
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d1aa      	bne.n	80014e0 <JDY18_ScanDevices+0x1c>
    }

    #if DEBUG_MODE
//    printf("Total Relevant Devices Found: %d\n", JDY18_BeaconCount);
    #endif
}
 800158a:	bf00      	nop
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000340 	.word	0x20000340
 8001598:	0800dfa4 	.word	0x0800dfa4
 800159c:	20000234 	.word	0x20000234
 80015a0:	0800dfac 	.word	0x0800dfac
 80015a4:	20000334 	.word	0x20000334
 80015a8:	0800dfb8 	.word	0x0800dfb8
 80015ac:	0800dfc4 	.word	0x0800dfc4
 80015b0:	0800dfa0 	.word	0x0800dfa0
 80015b4:	0800dfd0 	.word	0x0800dfd0

080015b8 <ExtractRSSI>:
/**
 * @brief Extrai o valor de RSSI de um token recebido.
 * @param token String do dispositivo detectado.
 * @return RSSI como um número inteiro.
 */
int ExtractRSSI(char* token) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
    // Localiza a primeira vírgula
    char* firstComma = strchr(token, ',');
 80015c0:	212c      	movs	r1, #44	@ 0x2c
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f009 fd1a 	bl	800affc <strchr>
 80015c8:	60f8      	str	r0, [r7, #12]
    if (firstComma != NULL) {
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d013      	beq.n	80015f8 <ExtractRSSI+0x40>
        // Avança para o próximo caractere após a primeira vírgula
        char* rssiStart = firstComma + 1;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	3301      	adds	r3, #1
 80015d4:	60bb      	str	r3, [r7, #8]

        // Verifica se o próximo caractere é um número ou sinal de RSSI (-)
        if (*rssiStart == '-' || (*rssiStart >= '0' && *rssiStart <= '9')) {
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	2b2d      	cmp	r3, #45	@ 0x2d
 80015dc:	d007      	beq.n	80015ee <ExtractRSSI+0x36>
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b2f      	cmp	r3, #47	@ 0x2f
 80015e4:	d908      	bls.n	80015f8 <ExtractRSSI+0x40>
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b39      	cmp	r3, #57	@ 0x39
 80015ec:	d804      	bhi.n	80015f8 <ExtractRSSI+0x40>
            return atoi(rssiStart); // Converte o valor para inteiro
 80015ee:	68b8      	ldr	r0, [r7, #8]
 80015f0:	f008 fe12 	bl	800a218 <atoi>
 80015f4:	4603      	mov	r3, r0
 80015f6:	e001      	b.n	80015fc <ExtractRSSI+0x44>
        }
    }
    return -100; // Retorna -100 em caso de falha
 80015f8:	f06f 0363 	mvn.w	r3, #99	@ 0x63
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3710      	adds	r7, #16
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	0000      	movs	r0, r0
	...

08001608 <calculateDistance>:
/**
 * @brief Calcula a distância baseada no RSSI.
 * @param rssi Valor do RSSI recebido.
 * @return Distância estimada em metros.
 */
float calculateDistance(int rssi) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
    static const int rssi_at_one_meter = -59; // RSSI típico a 1 metro
    return pow(10.0, (rssi_at_one_meter - rssi) / (10.0 * 2.0));
 8001610:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <calculateDistance+0x60>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ffa3 	bl	8000564 <__aeabi_i2d>
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	4b12      	ldr	r3, [pc, #72]	@ (800166c <calculateDistance+0x64>)
 8001624:	f7ff f932 	bl	800088c <__aeabi_ddiv>
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	ec43 2b17 	vmov	d7, r2, r3
 8001630:	eeb0 1a47 	vmov.f32	s2, s14
 8001634:	eef0 1a67 	vmov.f32	s3, s15
 8001638:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8001660 <calculateDistance+0x58>
 800163c:	f00b fb88 	bl	800cd50 <pow>
 8001640:	ec53 2b10 	vmov	r2, r3, d0
 8001644:	4610      	mov	r0, r2
 8001646:	4619      	mov	r1, r3
 8001648:	f7ff face 	bl	8000be8 <__aeabi_d2f>
 800164c:	4603      	mov	r3, r0
 800164e:	ee07 3a90 	vmov	s15, r3
}
 8001652:	eeb0 0a67 	vmov.f32	s0, s15
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	f3af 8000 	nop.w
 8001660:	00000000 	.word	0x00000000
 8001664:	40240000 	.word	0x40240000
 8001668:	0800e1b8 	.word	0x0800e1b8
 800166c:	40340000 	.word	0x40340000

08001670 <HAL_UART_RxCpltCallback>:

/**
 * @brief Callback de recepção UART via DMA.
 * @param huart Handle do UART que chamou o callback.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af02      	add	r7, sp, #8
 8001676:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a11      	ldr	r2, [pc, #68]	@ (80016c0 <HAL_UART_RxCpltCallback+0x50>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d11a      	bne.n	80016b6 <HAL_UART_RxCpltCallback+0x46>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]

        /* Notifica a tarefa responsável pelo processamento */
        if (JDY18_TaskHandle != NULL) {
 8001684:	4b0f      	ldr	r3, [pc, #60]	@ (80016c4 <HAL_UART_RxCpltCallback+0x54>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d009      	beq.n	80016a0 <HAL_UART_RxCpltCallback+0x30>
            xTaskNotifyFromISR(JDY18_TaskHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 800168c:	4b0d      	ldr	r3, [pc, #52]	@ (80016c4 <HAL_UART_RxCpltCallback+0x54>)
 800168e:	6818      	ldr	r0, [r3, #0]
 8001690:	f107 030c 	add.w	r3, r7, #12
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	2300      	movs	r3, #0
 8001698:	2200      	movs	r2, #0
 800169a:	2100      	movs	r1, #0
 800169c:	f007 fcf0 	bl	8009080 <xTaskGenericNotifyFromISR>
        }

        /* Garante que a tarefa notificada será executada imediatamente */
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d007      	beq.n	80016b6 <HAL_UART_RxCpltCallback+0x46>
 80016a6:	4b08      	ldr	r3, [pc, #32]	@ (80016c8 <HAL_UART_RxCpltCallback+0x58>)
 80016a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	f3bf 8f4f 	dsb	sy
 80016b2:	f3bf 8f6f 	isb	sy
    }
}
 80016b6:	bf00      	nop
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000508 	.word	0x20000508
 80016c4:	20000230 	.word	0x20000230
 80016c8:	e000ed04 	.word	0xe000ed04

080016cc <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80016d4:	1d39      	adds	r1, r7, #4
 80016d6:	f04f 33ff 	mov.w	r3, #4294967295
 80016da:	2201      	movs	r2, #1
 80016dc:	4803      	ldr	r0, [pc, #12]	@ (80016ec <__io_putchar+0x20>)
 80016de:	f004 fcdd 	bl	800609c <HAL_UART_Transmit>
  return ch;
 80016e2:	687b      	ldr	r3, [r7, #4]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	200004c0 	.word	0x200004c0

080016f0 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
    // Inicialização do hardware e periféricos
    HAL_Init();
 80016f4:	f001 f95a 	bl	80029ac <HAL_Init>
    SystemClock_Config();
 80016f8:	f000 f83e 	bl	8001778 <SystemClock_Config>
    MX_GPIO_Init();
 80016fc:	f000 fab2 	bl	8001c64 <MX_GPIO_Init>
    MX_DMA_Init();
 8001700:	f000 fa88 	bl	8001c14 <MX_DMA_Init>
    MX_TIM3_Init();
 8001704:	f000 f912 	bl	800192c <MX_TIM3_Init>
    MX_TIM2_Init();
 8001708:	f000 f8c4 	bl	8001894 <MX_TIM2_Init>
    MX_I2C1_Init();
 800170c:	f000 f894 	bl	8001838 <MX_I2C1_Init>
    MX_USART2_UART_Init();
 8001710:	f000 fa2c 	bl	8001b6c <MX_USART2_UART_Init>
    MX_USART3_UART_Init();
 8001714:	f000 fa54 	bl	8001bc0 <MX_USART3_UART_Init>
    MX_TIM5_Init();
 8001718:	f000 f9da 	bl	8001ad0 <MX_TIM5_Init>
    MX_TIM4_Init();
 800171c:	f000 f97e 	bl	8001a1c <MX_TIM4_Init>

    // Inicialização de dispositivos
    JDY18_Init();
 8001720:	f7ff fe74 	bl	800140c <JDY18_Init>
    HMC5883LDriver_Init(&hi2c1);
 8001724:	4810      	ldr	r0, [pc, #64]	@ (8001768 <main+0x78>)
 8001726:	f7ff fc27 	bl	8000f78 <HMC5883LDriver_Init>

    DEBUG_PRINT("Sistema iniciado.\n");
 800172a:	4810      	ldr	r0, [pc, #64]	@ (800176c <main+0x7c>)
 800172c:	f009 fb7e 	bl	800ae2c <puts>

    // Inicialização do kernel do FreeRTOS
    osKernelInitialize();
 8001730:	f005 fd26 	bl	8007180 <osKernelInitialize>

    // Criação de filas
    sensorDataQueueHandle = osMessageQueueNew(10, sizeof(SensorData_t), NULL);
 8001734:	2200      	movs	r2, #0
 8001736:	2110      	movs	r1, #16
 8001738:	200a      	movs	r0, #10
 800173a:	f005 fe18 	bl	800736e <osMessageQueueNew>
 800173e:	4603      	mov	r3, r0
 8001740:	4a0b      	ldr	r2, [pc, #44]	@ (8001770 <main+0x80>)
 8001742:	6013      	str	r3, [r2, #0]
    actuationDataQueueHandle = osMessageQueueNew(10, sizeof(ActuationData_t), NULL);;
 8001744:	2200      	movs	r2, #0
 8001746:	210c      	movs	r1, #12
 8001748:	200a      	movs	r0, #10
 800174a:	f005 fe10 	bl	800736e <osMessageQueueNew>
 800174e:	4603      	mov	r3, r0
 8001750:	4a08      	ldr	r2, [pc, #32]	@ (8001774 <main+0x84>)
 8001752:	6013      	str	r3, [r2, #0]

    // Criação das tarefas
    CreateTasks();
 8001754:	f001 f89c 	bl	8002890 <CreateTasks>

    // Início do kernel do FreeRTOS
    osKernelStart();
 8001758:	f005 fd36 	bl	80071c8 <osKernelStart>

    // Loop principal para diagnóstico (caso o kernel pare)
    while (1) {
        HAL_Delay(1000);
 800175c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001760:	f001 f996 	bl	8002a90 <HAL_Delay>
 8001764:	e7fa      	b.n	800175c <main+0x6c>
 8001766:	bf00      	nop
 8001768:	2000034c 	.word	0x2000034c
 800176c:	0800dfe4 	.word	0x0800dfe4
 8001770:	20000344 	.word	0x20000344
 8001774:	20000348 	.word	0x20000348

08001778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b094      	sub	sp, #80	@ 0x50
 800177c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177e:	f107 031c 	add.w	r3, r7, #28
 8001782:	2234      	movs	r2, #52	@ 0x34
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f009 fc30 	bl	800afec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800178c:	f107 0308 	add.w	r3, r7, #8
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800179c:	2300      	movs	r3, #0
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	4b23      	ldr	r3, [pc, #140]	@ (8001830 <SystemClock_Config+0xb8>)
 80017a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a4:	4a22      	ldr	r2, [pc, #136]	@ (8001830 <SystemClock_Config+0xb8>)
 80017a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ac:	4b20      	ldr	r3, [pc, #128]	@ (8001830 <SystemClock_Config+0xb8>)
 80017ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017b8:	2300      	movs	r3, #0
 80017ba:	603b      	str	r3, [r7, #0]
 80017bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001834 <SystemClock_Config+0xbc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80017c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001834 <SystemClock_Config+0xbc>)
 80017c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017ca:	6013      	str	r3, [r2, #0]
 80017cc:	4b19      	ldr	r3, [pc, #100]	@ (8001834 <SystemClock_Config+0xbc>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017d4:	603b      	str	r3, [r7, #0]
 80017d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017d8:	2302      	movs	r3, #2
 80017da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017dc:	2301      	movs	r3, #1
 80017de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017e0:	2310      	movs	r3, #16
 80017e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e8:	f107 031c 	add.w	r3, r7, #28
 80017ec:	4618      	mov	r0, r3
 80017ee:	f003 fa97 	bl	8004d20 <HAL_RCC_OscConfig>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <SystemClock_Config+0x84>
  {
    Error_Handler();
 80017f8:	f000 fa9c 	bl	8001d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017fc:	230f      	movs	r3, #15
 80017fe:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001810:	f107 0308 	add.w	r3, r7, #8
 8001814:	2100      	movs	r1, #0
 8001816:	4618      	mov	r0, r3
 8001818:	f002 ffbe 	bl	8004798 <HAL_RCC_ClockConfig>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001822:	f000 fa87 	bl	8001d34 <Error_Handler>
  }
}
 8001826:	bf00      	nop
 8001828:	3750      	adds	r7, #80	@ 0x50
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800
 8001834:	40007000 	.word	0x40007000

08001838 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800183c:	4b12      	ldr	r3, [pc, #72]	@ (8001888 <MX_I2C1_Init+0x50>)
 800183e:	4a13      	ldr	r2, [pc, #76]	@ (800188c <MX_I2C1_Init+0x54>)
 8001840:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001842:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <MX_I2C1_Init+0x50>)
 8001844:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <MX_I2C1_Init+0x58>)
 8001846:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001848:	4b0f      	ldr	r3, [pc, #60]	@ (8001888 <MX_I2C1_Init+0x50>)
 800184a:	2200      	movs	r2, #0
 800184c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800184e:	4b0e      	ldr	r3, [pc, #56]	@ (8001888 <MX_I2C1_Init+0x50>)
 8001850:	2200      	movs	r2, #0
 8001852:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001854:	4b0c      	ldr	r3, [pc, #48]	@ (8001888 <MX_I2C1_Init+0x50>)
 8001856:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800185a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800185c:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <MX_I2C1_Init+0x50>)
 800185e:	2200      	movs	r2, #0
 8001860:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001862:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <MX_I2C1_Init+0x50>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001868:	4b07      	ldr	r3, [pc, #28]	@ (8001888 <MX_I2C1_Init+0x50>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800186e:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <MX_I2C1_Init+0x50>)
 8001870:	2200      	movs	r2, #0
 8001872:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001874:	4804      	ldr	r0, [pc, #16]	@ (8001888 <MX_I2C1_Init+0x50>)
 8001876:	f001 ff6b 	bl	8003750 <HAL_I2C_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001880:	f000 fa58 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001884:	bf00      	nop
 8001886:	bd80      	pop	{r7, pc}
 8001888:	2000034c 	.word	0x2000034c
 800188c:	40005400 	.word	0x40005400
 8001890:	000186a0 	.word	0x000186a0

08001894 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189a:	f107 0308 	add.w	r3, r7, #8
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a8:	463b      	mov	r3, r7
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001928 <MX_TIM2_Init+0x94>)
 80018b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 160-1;
 80018b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001928 <MX_TIM2_Init+0x94>)
 80018ba:	229f      	movs	r2, #159	@ 0x9f
 80018bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018be:	4b1a      	ldr	r3, [pc, #104]	@ (8001928 <MX_TIM2_Init+0x94>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 80018c4:	4b18      	ldr	r3, [pc, #96]	@ (8001928 <MX_TIM2_Init+0x94>)
 80018c6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80018ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018cc:	4b16      	ldr	r3, [pc, #88]	@ (8001928 <MX_TIM2_Init+0x94>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d2:	4b15      	ldr	r3, [pc, #84]	@ (8001928 <MX_TIM2_Init+0x94>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018d8:	4813      	ldr	r0, [pc, #76]	@ (8001928 <MX_TIM2_Init+0x94>)
 80018da:	f003 fcbf 	bl	800525c <HAL_TIM_Base_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018e4:	f000 fa26 	bl	8001d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018ee:	f107 0308 	add.w	r3, r7, #8
 80018f2:	4619      	mov	r1, r3
 80018f4:	480c      	ldr	r0, [pc, #48]	@ (8001928 <MX_TIM2_Init+0x94>)
 80018f6:	f003 ff01 	bl	80056fc <HAL_TIM_ConfigClockSource>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001900:	f000 fa18 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001904:	2300      	movs	r3, #0
 8001906:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001908:	2300      	movs	r3, #0
 800190a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800190c:	463b      	mov	r3, r7
 800190e:	4619      	mov	r1, r3
 8001910:	4805      	ldr	r0, [pc, #20]	@ (8001928 <MX_TIM2_Init+0x94>)
 8001912:	f004 fae3 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800191c:	f000 fa0a 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001920:	bf00      	nop
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	200003a0 	.word	0x200003a0

0800192c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08e      	sub	sp, #56	@ 0x38
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001932:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001940:	f107 0320 	add.w	r3, r7, #32
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
 8001958:	615a      	str	r2, [r3, #20]
 800195a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800195c:	4b2d      	ldr	r3, [pc, #180]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 800195e:	4a2e      	ldr	r2, [pc, #184]	@ (8001a18 <MX_TIM3_Init+0xec>)
 8001960:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001962:	4b2c      	ldr	r3, [pc, #176]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 8001964:	2200      	movs	r2, #0
 8001966:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001968:	4b2a      	ldr	r3, [pc, #168]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 800196e:	4b29      	ldr	r3, [pc, #164]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 8001970:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001974:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001976:	4b27      	ldr	r3, [pc, #156]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 8001978:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800197c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197e:	4b25      	ldr	r3, [pc, #148]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001984:	4823      	ldr	r0, [pc, #140]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 8001986:	f003 fc69 	bl	800525c <HAL_TIM_Base_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001990:	f000 f9d0 	bl	8001d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001994:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001998:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800199a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800199e:	4619      	mov	r1, r3
 80019a0:	481c      	ldr	r0, [pc, #112]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 80019a2:	f003 feab 	bl	80056fc <HAL_TIM_ConfigClockSource>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80019ac:	f000 f9c2 	bl	8001d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019b0:	4818      	ldr	r0, [pc, #96]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 80019b2:	f003 fca2 	bl	80052fa <HAL_TIM_PWM_Init>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80019bc:	f000 f9ba 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c0:	2300      	movs	r3, #0
 80019c2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019c8:	f107 0320 	add.w	r3, r7, #32
 80019cc:	4619      	mov	r1, r3
 80019ce:	4811      	ldr	r0, [pc, #68]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 80019d0:	f004 fa84 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80019da:	f000 f9ab 	bl	8001d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019de:	2360      	movs	r3, #96	@ 0x60
 80019e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019e6:	2300      	movs	r3, #0
 80019e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	2204      	movs	r2, #4
 80019f2:	4619      	mov	r1, r3
 80019f4:	4807      	ldr	r0, [pc, #28]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 80019f6:	f003 fdbf 	bl	8005578 <HAL_TIM_PWM_ConfigChannel>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001a00:	f000 f998 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a04:	4803      	ldr	r0, [pc, #12]	@ (8001a14 <MX_TIM3_Init+0xe8>)
 8001a06:	f000 faab 	bl	8001f60 <HAL_TIM_MspPostInit>

}
 8001a0a:	bf00      	nop
 8001a0c:	3738      	adds	r7, #56	@ 0x38
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	200003e8 	.word	0x200003e8
 8001a18:	40000400 	.word	0x40000400

08001a1c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	@ 0x28
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a22:	f107 0320 	add.w	r3, r7, #32
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]
 8001a3a:	615a      	str	r2, [r3, #20]
 8001a3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a3e:	4b22      	ldr	r3, [pc, #136]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001a40:	4a22      	ldr	r2, [pc, #136]	@ (8001acc <MX_TIM4_Init+0xb0>)
 8001a42:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 160-1;
 8001a44:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001a46:	229f      	movs	r2, #159	@ 0x9f
 8001a48:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 8001a50:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001a52:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001a56:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a58:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a64:	4818      	ldr	r0, [pc, #96]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001a66:	f003 fc48 	bl	80052fa <HAL_TIM_PWM_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001a70:	f000 f960 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a74:	2300      	movs	r3, #0
 8001a76:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a7c:	f107 0320 	add.w	r3, r7, #32
 8001a80:	4619      	mov	r1, r3
 8001a82:	4811      	ldr	r0, [pc, #68]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001a84:	f004 fa2a 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001a8e:	f000 f951 	bl	8001d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a92:	2360      	movs	r3, #96	@ 0x60
 8001a94:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4807      	ldr	r0, [pc, #28]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001aaa:	f003 fd65 	bl	8005578 <HAL_TIM_PWM_ConfigChannel>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001ab4:	f000 f93e 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001ab8:	4803      	ldr	r0, [pc, #12]	@ (8001ac8 <MX_TIM4_Init+0xac>)
 8001aba:	f000 fa51 	bl	8001f60 <HAL_TIM_MspPostInit>

}
 8001abe:	bf00      	nop
 8001ac0:	3728      	adds	r7, #40	@ 0x28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000430 	.word	0x20000430
 8001acc:	40000800 	.word	0x40000800

08001ad0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ad6:	f107 0308 	add.w	r3, r7, #8
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae4:	463b      	mov	r3, r7
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001aec:	4b1d      	ldr	r3, [pc, #116]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001aee:	4a1e      	ldr	r2, [pc, #120]	@ (8001b68 <MX_TIM5_Init+0x98>)
 8001af0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 100-1;
 8001af2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001af4:	2263      	movs	r2, #99	@ 0x63
 8001af6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 8000-1;
 8001afe:	4b19      	ldr	r3, [pc, #100]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001b00:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001b04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001b06:	4b17      	ldr	r3, [pc, #92]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001b08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b0c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b0e:	4b15      	ldr	r3, [pc, #84]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001b10:	2280      	movs	r2, #128	@ 0x80
 8001b12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001b14:	4813      	ldr	r0, [pc, #76]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001b16:	f003 fba1 	bl	800525c <HAL_TIM_Base_Init>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001b20:	f000 f908 	bl	8001d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001b2a:	f107 0308 	add.w	r3, r7, #8
 8001b2e:	4619      	mov	r1, r3
 8001b30:	480c      	ldr	r0, [pc, #48]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001b32:	f003 fde3 	bl	80056fc <HAL_TIM_ConfigClockSource>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001b3c:	f000 f8fa 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b40:	2300      	movs	r3, #0
 8001b42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b48:	463b      	mov	r3, r7
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4805      	ldr	r0, [pc, #20]	@ (8001b64 <MX_TIM5_Init+0x94>)
 8001b4e:	f004 f9c5 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001b58:	f000 f8ec 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001b5c:	bf00      	nop
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20000478 	.word	0x20000478
 8001b68:	40000c00 	.word	0x40000c00

08001b6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b70:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b72:	4a12      	ldr	r2, [pc, #72]	@ (8001bbc <MX_USART2_UART_Init+0x50>)
 8001b74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b76:	4b10      	ldr	r3, [pc, #64]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b84:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b90:	4b09      	ldr	r3, [pc, #36]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b92:	220c      	movs	r2, #12
 8001b94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b96:	4b08      	ldr	r3, [pc, #32]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ba2:	4805      	ldr	r0, [pc, #20]	@ (8001bb8 <MX_USART2_UART_Init+0x4c>)
 8001ba4:	f004 fa2a 	bl	8005ffc <HAL_UART_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bae:	f000 f8c1 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	200004c0 	.word	0x200004c0
 8001bbc:	40004400 	.word	0x40004400

08001bc0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001bc6:	4a12      	ldr	r2, [pc, #72]	@ (8001c10 <MX_USART3_UART_Init+0x50>)
 8001bc8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001bca:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001bcc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001bd0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bde:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001be4:	4b09      	ldr	r3, [pc, #36]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001be6:	220c      	movs	r2, #12
 8001be8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bea:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bf6:	4805      	ldr	r0, [pc, #20]	@ (8001c0c <MX_USART3_UART_Init+0x4c>)
 8001bf8:	f004 fa00 	bl	8005ffc <HAL_UART_Init>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c02:	f000 f897 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000508 	.word	0x20000508
 8001c10:	40004800 	.word	0x40004800

08001c14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	607b      	str	r3, [r7, #4]
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <MX_DMA_Init+0x4c>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	4a0f      	ldr	r2, [pc, #60]	@ (8001c60 <MX_DMA_Init+0x4c>)
 8001c24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c60 <MX_DMA_Init+0x4c>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2105      	movs	r1, #5
 8001c3a:	200c      	movs	r0, #12
 8001c3c:	f001 f827 	bl	8002c8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001c40:	200c      	movs	r0, #12
 8001c42:	f001 f840 	bl	8002cc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2105      	movs	r1, #5
 8001c4a:	200e      	movs	r0, #14
 8001c4c:	f001 f81f 	bl	8002c8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001c50:	200e      	movs	r0, #14
 8001c52:	f001 f838 	bl	8002cc6 <HAL_NVIC_EnableIRQ>

}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800

08001c64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6a:	f107 030c 	add.w	r3, r7, #12
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	605a      	str	r2, [r3, #4]
 8001c74:	609a      	str	r2, [r3, #8]
 8001c76:	60da      	str	r2, [r3, #12]
 8001c78:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
 8001c7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	4a29      	ldr	r2, [pc, #164]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8a:	4b27      	ldr	r3, [pc, #156]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	60bb      	str	r3, [r7, #8]
 8001c94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	607b      	str	r3, [r7, #4]
 8001c9a:	4b23      	ldr	r3, [pc, #140]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	4a22      	ldr	r2, [pc, #136]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca6:	4b20      	ldr	r3, [pc, #128]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	603b      	str	r3, [r7, #0]
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	4a1b      	ldr	r2, [pc, #108]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc2:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <MX_GPIO_Init+0xc4>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	603b      	str	r3, [r7, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L293D_LATCH_Pin|L293D_EN_Pin|L293D_SER_Pin, GPIO_PIN_RESET);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001cd4:	4815      	ldr	r0, [pc, #84]	@ (8001d2c <MX_GPIO_Init+0xc8>)
 8001cd6:	f001 fd21 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L293D_CLK_GPIO_Port, L293D_CLK_Pin, GPIO_PIN_RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2120      	movs	r1, #32
 8001cde:	4814      	ldr	r0, [pc, #80]	@ (8001d30 <MX_GPIO_Init+0xcc>)
 8001ce0:	f001 fd1c 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L293D_LATCH_Pin L293D_EN_Pin L293D_SER_Pin */
  GPIO_InitStruct.Pin = L293D_LATCH_Pin|L293D_EN_Pin|L293D_SER_Pin;
 8001ce4:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001ce8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cea:	2301      	movs	r3, #1
 8001cec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf6:	f107 030c 	add.w	r3, r7, #12
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	480b      	ldr	r0, [pc, #44]	@ (8001d2c <MX_GPIO_Init+0xc8>)
 8001cfe:	f001 fb79 	bl	80033f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : L293D_CLK_Pin */
  GPIO_InitStruct.Pin = L293D_CLK_Pin;
 8001d02:	2320      	movs	r3, #32
 8001d04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d06:	2301      	movs	r3, #1
 8001d08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(L293D_CLK_GPIO_Port, &GPIO_InitStruct);
 8001d12:	f107 030c 	add.w	r3, r7, #12
 8001d16:	4619      	mov	r1, r3
 8001d18:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <MX_GPIO_Init+0xcc>)
 8001d1a:	f001 fb6b 	bl	80033f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d1e:	bf00      	nop
 8001d20:	3720      	adds	r7, #32
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020000 	.word	0x40020000
 8001d30:	40020400 	.word	0x40020400

08001d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d38:	b672      	cpsid	i
}
 8001d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <Error_Handler+0x8>

08001d40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4a11      	ldr	r2, [pc, #68]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d56:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5e:	607b      	str	r3, [r7, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	603b      	str	r3, [r7, #0]
 8001d66:	4b0b      	ldr	r3, [pc, #44]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d72:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <HAL_MspInit+0x54>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	210f      	movs	r1, #15
 8001d82:	f06f 0001 	mvn.w	r0, #1
 8001d86:	f000 ff82 	bl	8002c8e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800

08001d98 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08a      	sub	sp, #40	@ 0x28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a19      	ldr	r2, [pc, #100]	@ (8001e1c <HAL_I2C_MspInit+0x84>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d12c      	bne.n	8001e14 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	4b18      	ldr	r3, [pc, #96]	@ (8001e20 <HAL_I2C_MspInit+0x88>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	4a17      	ldr	r2, [pc, #92]	@ (8001e20 <HAL_I2C_MspInit+0x88>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dca:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <HAL_I2C_MspInit+0x88>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001dd6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ddc:	2312      	movs	r3, #18
 8001dde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001de0:	2301      	movs	r3, #1
 8001de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de4:	2303      	movs	r3, #3
 8001de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001de8:	2304      	movs	r3, #4
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dec:	f107 0314 	add.w	r3, r7, #20
 8001df0:	4619      	mov	r1, r3
 8001df2:	480c      	ldr	r0, [pc, #48]	@ (8001e24 <HAL_I2C_MspInit+0x8c>)
 8001df4:	f001 fafe 	bl	80033f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <HAL_I2C_MspInit+0x88>)
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e00:	4a07      	ldr	r2, [pc, #28]	@ (8001e20 <HAL_I2C_MspInit+0x88>)
 8001e02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e08:	4b05      	ldr	r3, [pc, #20]	@ (8001e20 <HAL_I2C_MspInit+0x88>)
 8001e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e14:	bf00      	nop
 8001e16:	3728      	adds	r7, #40	@ 0x28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40005400 	.word	0x40005400
 8001e20:	40023800 	.word	0x40023800
 8001e24:	40020400 	.word	0x40020400

08001e28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08c      	sub	sp, #48	@ 0x30
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 031c 	add.w	r3, r7, #28
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e48:	d12c      	bne.n	8001ea4 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61bb      	str	r3, [r7, #24]
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e52:	4a2e      	ldr	r2, [pc, #184]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	61bb      	str	r3, [r7, #24]
 8001e64:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
 8001e6a:	4b28      	ldr	r3, [pc, #160]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	4a27      	ldr	r2, [pc, #156]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001e70:	f043 0302 	orr.w	r3, r3, #2
 8001e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e76:	4b25      	ldr	r3, [pc, #148]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	617b      	str	r3, [r7, #20]
 8001e80:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e82:	2308      	movs	r3, #8
 8001e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e92:	2301      	movs	r3, #1
 8001e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e96:	f107 031c 	add.w	r3, r7, #28
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	481c      	ldr	r0, [pc, #112]	@ (8001f10 <HAL_TIM_Base_MspInit+0xe8>)
 8001e9e:	f001 faa9 	bl	80033f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001ea2:	e02e      	b.n	8001f02 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM3)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a1a      	ldr	r2, [pc, #104]	@ (8001f14 <HAL_TIM_Base_MspInit+0xec>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d10e      	bne.n	8001ecc <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	4b16      	ldr	r3, [pc, #88]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	4a15      	ldr	r2, [pc, #84]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001eb8:	f043 0302 	orr.w	r3, r3, #2
 8001ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ebe:	4b13      	ldr	r3, [pc, #76]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]
}
 8001eca:	e01a      	b.n	8001f02 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM5)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a11      	ldr	r2, [pc, #68]	@ (8001f18 <HAL_TIM_Base_MspInit+0xf0>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d115      	bne.n	8001f02 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b0c      	ldr	r3, [pc, #48]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	4a0b      	ldr	r2, [pc, #44]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001ee0:	f043 0308 	orr.w	r3, r3, #8
 8001ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ee6:	4b09      	ldr	r3, [pc, #36]	@ (8001f0c <HAL_TIM_Base_MspInit+0xe4>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2105      	movs	r1, #5
 8001ef6:	2032      	movs	r0, #50	@ 0x32
 8001ef8:	f000 fec9 	bl	8002c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001efc:	2032      	movs	r0, #50	@ 0x32
 8001efe:	f000 fee2 	bl	8002cc6 <HAL_NVIC_EnableIRQ>
}
 8001f02:	bf00      	nop
 8001f04:	3730      	adds	r7, #48	@ 0x30
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020400 	.word	0x40020400
 8001f14:	40000400 	.word	0x40000400
 8001f18:	40000c00 	.word	0x40000c00

08001f1c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a0b      	ldr	r2, [pc, #44]	@ (8001f58 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d10d      	bne.n	8001f4a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <HAL_TIM_PWM_MspInit+0x40>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	4a09      	ldr	r2, [pc, #36]	@ (8001f5c <HAL_TIM_PWM_MspInit+0x40>)
 8001f38:	f043 0304 	orr.w	r3, r3, #4
 8001f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f3e:	4b07      	ldr	r3, [pc, #28]	@ (8001f5c <HAL_TIM_PWM_MspInit+0x40>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	f003 0304 	and.w	r3, r3, #4
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001f4a:	bf00      	nop
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	40000800 	.word	0x40000800
 8001f5c:	40023800 	.word	0x40023800

08001f60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08a      	sub	sp, #40	@ 0x28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a24      	ldr	r2, [pc, #144]	@ (8002010 <HAL_TIM_MspPostInit+0xb0>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d11e      	bne.n	8001fc0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	4b23      	ldr	r3, [pc, #140]	@ (8002014 <HAL_TIM_MspPostInit+0xb4>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <HAL_TIM_MspPostInit+0xb4>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f92:	4b20      	ldr	r3, [pc, #128]	@ (8002014 <HAL_TIM_MspPostInit+0xb4>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = L293D_PWM_Pin;
 8001f9e:	2380      	movs	r3, #128	@ 0x80
 8001fa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001faa:	2300      	movs	r3, #0
 8001fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L293D_PWM_GPIO_Port, &GPIO_InitStruct);
 8001fb2:	f107 0314 	add.w	r3, r7, #20
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4817      	ldr	r0, [pc, #92]	@ (8002018 <HAL_TIM_MspPostInit+0xb8>)
 8001fba:	f001 fa1b 	bl	80033f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001fbe:	e022      	b.n	8002006 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a15      	ldr	r2, [pc, #84]	@ (800201c <HAL_TIM_MspPostInit+0xbc>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d11d      	bne.n	8002006 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60fb      	str	r3, [r7, #12]
 8001fce:	4b11      	ldr	r3, [pc, #68]	@ (8002014 <HAL_TIM_MspPostInit+0xb4>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	4a10      	ldr	r2, [pc, #64]	@ (8002014 <HAL_TIM_MspPostInit+0xb4>)
 8001fd4:	f043 0302 	orr.w	r3, r3, #2
 8001fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fda:	4b0e      	ldr	r3, [pc, #56]	@ (8002014 <HAL_TIM_MspPostInit+0xb4>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SG90_PWM_Pin;
 8001fe6:	2340      	movs	r3, #64	@ 0x40
 8001fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SG90_PWM_GPIO_Port, &GPIO_InitStruct);
 8001ffa:	f107 0314 	add.w	r3, r7, #20
 8001ffe:	4619      	mov	r1, r3
 8002000:	4807      	ldr	r0, [pc, #28]	@ (8002020 <HAL_TIM_MspPostInit+0xc0>)
 8002002:	f001 f9f7 	bl	80033f4 <HAL_GPIO_Init>
}
 8002006:	bf00      	nop
 8002008:	3728      	adds	r7, #40	@ 0x28
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40000400 	.word	0x40000400
 8002014:	40023800 	.word	0x40023800
 8002018:	40020000 	.word	0x40020000
 800201c:	40000800 	.word	0x40000800
 8002020:	40020400 	.word	0x40020400

08002024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08c      	sub	sp, #48	@ 0x30
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	605a      	str	r2, [r3, #4]
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	60da      	str	r2, [r3, #12]
 800203a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a66      	ldr	r2, [pc, #408]	@ (80021dc <HAL_UART_MspInit+0x1b8>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d12c      	bne.n	80020a0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
 800204a:	4b65      	ldr	r3, [pc, #404]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204e:	4a64      	ldr	r2, [pc, #400]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 8002050:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002054:	6413      	str	r3, [r2, #64]	@ 0x40
 8002056:	4b62      	ldr	r3, [pc, #392]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205e:	61bb      	str	r3, [r7, #24]
 8002060:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	4b5e      	ldr	r3, [pc, #376]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	4a5d      	ldr	r2, [pc, #372]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	6313      	str	r3, [r2, #48]	@ 0x30
 8002072:	4b5b      	ldr	r3, [pc, #364]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800207e:	230c      	movs	r3, #12
 8002080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002082:	2302      	movs	r3, #2
 8002084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800208a:	2303      	movs	r3, #3
 800208c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800208e:	2307      	movs	r3, #7
 8002090:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002092:	f107 031c 	add.w	r3, r7, #28
 8002096:	4619      	mov	r1, r3
 8002098:	4852      	ldr	r0, [pc, #328]	@ (80021e4 <HAL_UART_MspInit+0x1c0>)
 800209a:	f001 f9ab 	bl	80033f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800209e:	e098      	b.n	80021d2 <HAL_UART_MspInit+0x1ae>
  else if(huart->Instance==USART3)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a50      	ldr	r2, [pc, #320]	@ (80021e8 <HAL_UART_MspInit+0x1c4>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	f040 8093 	bne.w	80021d2 <HAL_UART_MspInit+0x1ae>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020ac:	2300      	movs	r3, #0
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	4b4b      	ldr	r3, [pc, #300]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 80020b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b4:	4a4a      	ldr	r2, [pc, #296]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 80020b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80020bc:	4b48      	ldr	r3, [pc, #288]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c8:	2300      	movs	r3, #0
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	4b44      	ldr	r3, [pc, #272]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 80020ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d0:	4a43      	ldr	r2, [pc, #268]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 80020d2:	f043 0304 	orr.w	r3, r3, #4
 80020d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d8:	4b41      	ldr	r3, [pc, #260]	@ (80021e0 <HAL_UART_MspInit+0x1bc>)
 80020da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 80020e4:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 80020e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ea:	2302      	movs	r3, #2
 80020ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ee:	2300      	movs	r3, #0
 80020f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f2:	2303      	movs	r3, #3
 80020f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020f6:	2307      	movs	r3, #7
 80020f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020fa:	f107 031c 	add.w	r3, r7, #28
 80020fe:	4619      	mov	r1, r3
 8002100:	483a      	ldr	r0, [pc, #232]	@ (80021ec <HAL_UART_MspInit+0x1c8>)
 8002102:	f001 f977 	bl	80033f4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002106:	4b3a      	ldr	r3, [pc, #232]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 8002108:	4a3a      	ldr	r2, [pc, #232]	@ (80021f4 <HAL_UART_MspInit+0x1d0>)
 800210a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800210c:	4b38      	ldr	r3, [pc, #224]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 800210e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002112:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002114:	4b36      	ldr	r3, [pc, #216]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 8002116:	2200      	movs	r2, #0
 8002118:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800211a:	4b35      	ldr	r3, [pc, #212]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 800211c:	2200      	movs	r2, #0
 800211e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002120:	4b33      	ldr	r3, [pc, #204]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 8002122:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002126:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002128:	4b31      	ldr	r3, [pc, #196]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 800212a:	2200      	movs	r2, #0
 800212c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800212e:	4b30      	ldr	r3, [pc, #192]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 8002130:	2200      	movs	r2, #0
 8002132:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002134:	4b2e      	ldr	r3, [pc, #184]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 8002136:	2200      	movs	r2, #0
 8002138:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800213a:	4b2d      	ldr	r3, [pc, #180]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 800213c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002140:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002142:	4b2b      	ldr	r3, [pc, #172]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 8002144:	2200      	movs	r2, #0
 8002146:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002148:	4829      	ldr	r0, [pc, #164]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 800214a:	f000 fdd7 	bl	8002cfc <HAL_DMA_Init>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8002154:	f7ff fdee 	bl	8001d34 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a25      	ldr	r2, [pc, #148]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 800215c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800215e:	4a24      	ldr	r2, [pc, #144]	@ (80021f0 <HAL_UART_MspInit+0x1cc>)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002164:	4b24      	ldr	r3, [pc, #144]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 8002166:	4a25      	ldr	r2, [pc, #148]	@ (80021fc <HAL_UART_MspInit+0x1d8>)
 8002168:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800216a:	4b23      	ldr	r3, [pc, #140]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 800216c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002170:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002172:	4b21      	ldr	r3, [pc, #132]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 8002174:	2240      	movs	r2, #64	@ 0x40
 8002176:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002178:	4b1f      	ldr	r3, [pc, #124]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 800217a:	2200      	movs	r2, #0
 800217c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800217e:	4b1e      	ldr	r3, [pc, #120]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 8002180:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002184:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002186:	4b1c      	ldr	r3, [pc, #112]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 8002188:	2200      	movs	r2, #0
 800218a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800218c:	4b1a      	ldr	r3, [pc, #104]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 800218e:	2200      	movs	r2, #0
 8002190:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002192:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 8002194:	2200      	movs	r2, #0
 8002196:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002198:	4b17      	ldr	r3, [pc, #92]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 800219a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800219e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021a0:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80021a6:	4814      	ldr	r0, [pc, #80]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 80021a8:	f000 fda8 	bl	8002cfc <HAL_DMA_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <HAL_UART_MspInit+0x192>
      Error_Handler();
 80021b2:	f7ff fdbf 	bl	8001d34 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a0f      	ldr	r2, [pc, #60]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 80021ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80021bc:	4a0e      	ldr	r2, [pc, #56]	@ (80021f8 <HAL_UART_MspInit+0x1d4>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2105      	movs	r1, #5
 80021c6:	2027      	movs	r0, #39	@ 0x27
 80021c8:	f000 fd61 	bl	8002c8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80021cc:	2027      	movs	r0, #39	@ 0x27
 80021ce:	f000 fd7a 	bl	8002cc6 <HAL_NVIC_EnableIRQ>
}
 80021d2:	bf00      	nop
 80021d4:	3730      	adds	r7, #48	@ 0x30
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40004400 	.word	0x40004400
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40020000 	.word	0x40020000
 80021e8:	40004800 	.word	0x40004800
 80021ec:	40020800 	.word	0x40020800
 80021f0:	20000550 	.word	0x20000550
 80021f4:	40026028 	.word	0x40026028
 80021f8:	200005b0 	.word	0x200005b0
 80021fc:	40026058 	.word	0x40026058

08002200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <NMI_Handler+0x4>

08002208 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <HardFault_Handler+0x4>

08002210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <MemManage_Handler+0x4>

08002218 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <BusFault_Handler+0x4>

08002220 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <UsageFault_Handler+0x4>

08002228 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800223a:	f000 fc09 	bl	8002a50 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800223e:	f006 fe91 	bl	8008f64 <xTaskGetSchedulerState>
 8002242:	4603      	mov	r3, r0
 8002244:	2b01      	cmp	r3, #1
 8002246:	d001      	beq.n	800224c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002248:	f007 fd66 	bl	8009d18 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}

08002250 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002254:	4802      	ldr	r0, [pc, #8]	@ (8002260 <DMA1_Stream1_IRQHandler+0x10>)
 8002256:	f000 fe91 	bl	8002f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20000550 	.word	0x20000550

08002264 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002268:	4802      	ldr	r0, [pc, #8]	@ (8002274 <DMA1_Stream3_IRQHandler+0x10>)
 800226a:	f000 fe87 	bl	8002f7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200005b0 	.word	0x200005b0

08002278 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800227c:	4802      	ldr	r0, [pc, #8]	@ (8002288 <USART3_IRQHandler+0x10>)
 800227e:	f004 f82f 	bl	80062e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000508 	.word	0x20000508

0800228c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002290:	4802      	ldr	r0, [pc, #8]	@ (800229c <TIM5_IRQHandler+0x10>)
 8002292:	f003 f881 	bl	8005398 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000478 	.word	0x20000478

080022a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  return 1;
 80022a4:	2301      	movs	r3, #1
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <_kill>:

int _kill(int pid, int sig)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022ba:	f008 ff0d 	bl	800b0d8 <__errno>
 80022be:	4603      	mov	r3, r0
 80022c0:	2216      	movs	r2, #22
 80022c2:	601a      	str	r2, [r3, #0]
  return -1;
 80022c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <_exit>:

void _exit (int status)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022d8:	f04f 31ff 	mov.w	r1, #4294967295
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f7ff ffe7 	bl	80022b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022e2:	bf00      	nop
 80022e4:	e7fd      	b.n	80022e2 <_exit+0x12>

080022e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b086      	sub	sp, #24
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	60f8      	str	r0, [r7, #12]
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
 80022f6:	e00a      	b.n	800230e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022f8:	f3af 8000 	nop.w
 80022fc:	4601      	mov	r1, r0
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	1c5a      	adds	r2, r3, #1
 8002302:	60ba      	str	r2, [r7, #8]
 8002304:	b2ca      	uxtb	r2, r1
 8002306:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	3301      	adds	r3, #1
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	697a      	ldr	r2, [r7, #20]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	429a      	cmp	r2, r3
 8002314:	dbf0      	blt.n	80022f8 <_read+0x12>
  }

  return len;
 8002316:	687b      	ldr	r3, [r7, #4]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3718      	adds	r7, #24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	e009      	b.n	8002346 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	1c5a      	adds	r2, r3, #1
 8002336:	60ba      	str	r2, [r7, #8]
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff f9c6 	bl	80016cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	3301      	adds	r3, #1
 8002344:	617b      	str	r3, [r7, #20]
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	429a      	cmp	r2, r3
 800234c:	dbf1      	blt.n	8002332 <_write+0x12>
  }
  return len;
 800234e:	687b      	ldr	r3, [r7, #4]
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <_close>:

int _close(int file)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002360:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002364:	4618      	mov	r0, r3
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002380:	605a      	str	r2, [r3, #4]
  return 0;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <_isatty>:

int _isatty(int file)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002398:	2301      	movs	r3, #1
}
 800239a:	4618      	mov	r0, r3
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b085      	sub	sp, #20
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023c8:	4a14      	ldr	r2, [pc, #80]	@ (800241c <_sbrk+0x5c>)
 80023ca:	4b15      	ldr	r3, [pc, #84]	@ (8002420 <_sbrk+0x60>)
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023d4:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <_sbrk+0x64>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d102      	bne.n	80023e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023dc:	4b11      	ldr	r3, [pc, #68]	@ (8002424 <_sbrk+0x64>)
 80023de:	4a12      	ldr	r2, [pc, #72]	@ (8002428 <_sbrk+0x68>)
 80023e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023e2:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <_sbrk+0x64>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d207      	bcs.n	8002400 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023f0:	f008 fe72 	bl	800b0d8 <__errno>
 80023f4:	4603      	mov	r3, r0
 80023f6:	220c      	movs	r2, #12
 80023f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023fa:	f04f 33ff 	mov.w	r3, #4294967295
 80023fe:	e009      	b.n	8002414 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002400:	4b08      	ldr	r3, [pc, #32]	@ (8002424 <_sbrk+0x64>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002406:	4b07      	ldr	r3, [pc, #28]	@ (8002424 <_sbrk+0x64>)
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4413      	add	r3, r2
 800240e:	4a05      	ldr	r2, [pc, #20]	@ (8002424 <_sbrk+0x64>)
 8002410:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002412:	68fb      	ldr	r3, [r7, #12]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	20020000 	.word	0x20020000
 8002420:	00000400 	.word	0x00000400
 8002424:	20000610 	.word	0x20000610
 8002428:	200050c0 	.word	0x200050c0

0800242c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002430:	4b06      	ldr	r3, [pc, #24]	@ (800244c <SystemInit+0x20>)
 8002432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002436:	4a05      	ldr	r2, [pc, #20]	@ (800244c <SystemInit+0x20>)
 8002438:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800243c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	e000ed00 	.word	0xe000ed00

08002450 <Task_ReadSensors>:
osThreadId_t taskTrilaterationHandle;
osThreadId_t taskActuationHandle;
/**
 * @brief Tarefa responsável por realizar a leitura dos sensores.
 */
void Task_ReadSensors(void *argument) {
 8002450:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002454:	b08e      	sub	sp, #56	@ 0x38
 8002456:	af06      	add	r7, sp, #24
 8002458:	6078      	str	r0, [r7, #4]
    SensorData_t sensorData;

    printf("Task_ReadSensors inicializada.\n");
 800245a:	482c      	ldr	r0, [pc, #176]	@ (800250c <Task_ReadSensors+0xbc>)
 800245c:	f008 fce6 	bl	800ae2c <puts>

    while (1) {
        // Leitura das distâncias dos beacons
        JDY18_ScanDevices(); // Atualiza JDY18_RSSI diretamente para distâncias em metros
 8002460:	f7ff f830 	bl	80014c4 <JDY18_ScanDevices>

        // Copia as distâncias dos beacons para o struct SensorData_t
        for (int i = 0; i < 3; i++) {
 8002464:	2300      	movs	r3, #0
 8002466:	61fb      	str	r3, [r7, #28]
 8002468:	e00d      	b.n	8002486 <Task_ReadSensors+0x36>
            sensorData.distances[i] = JDY18_RSSI[i];
 800246a:	4a29      	ldr	r2, [pc, #164]	@ (8002510 <Task_ReadSensors+0xc0>)
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	3320      	adds	r3, #32
 800247a:	443b      	add	r3, r7
 800247c:	3b14      	subs	r3, #20
 800247e:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < 3; i++) {
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	3301      	adds	r3, #1
 8002484:	61fb      	str	r3, [r7, #28]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	2b02      	cmp	r3, #2
 800248a:	ddee      	ble.n	800246a <Task_ReadSensors+0x1a>
        }

        // Leitura do ângulo do magnetômetro
        sensorData.orientation = HMC5883LDriver_GetHeading();
 800248c:	f7fe ff20 	bl	80012d0 <HMC5883LDriver_GetHeading>
 8002490:	eef0 7a40 	vmov.f32	s15, s0
 8002494:	edc7 7a06 	vstr	s15, [r7, #24]

        // Log para depuração
        printf("Leitura dos sensores: Dist1=%.2f, Dist2=%.2f, Dist3=%.2f, Orient=%.2f\n",
               sensorData.distances[0], sensorData.distances[1],
 8002498:	68fb      	ldr	r3, [r7, #12]
        printf("Leitura dos sensores: Dist1=%.2f, Dist2=%.2f, Dist3=%.2f, Orient=%.2f\n",
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe f874 	bl	8000588 <__aeabi_f2d>
 80024a0:	4682      	mov	sl, r0
 80024a2:	468b      	mov	fp, r1
               sensorData.distances[0], sensorData.distances[1],
 80024a4:	693b      	ldr	r3, [r7, #16]
        printf("Leitura dos sensores: Dist1=%.2f, Dist2=%.2f, Dist3=%.2f, Orient=%.2f\n",
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7fe f86e 	bl	8000588 <__aeabi_f2d>
 80024ac:	4604      	mov	r4, r0
 80024ae:	460d      	mov	r5, r1
               sensorData.distances[2], sensorData.orientation);
 80024b0:	697b      	ldr	r3, [r7, #20]
        printf("Leitura dos sensores: Dist1=%.2f, Dist2=%.2f, Dist3=%.2f, Orient=%.2f\n",
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7fe f868 	bl	8000588 <__aeabi_f2d>
 80024b8:	4680      	mov	r8, r0
 80024ba:	4689      	mov	r9, r1
               sensorData.distances[2], sensorData.orientation);
 80024bc:	69bb      	ldr	r3, [r7, #24]
        printf("Leitura dos sensores: Dist1=%.2f, Dist2=%.2f, Dist3=%.2f, Orient=%.2f\n",
 80024be:	4618      	mov	r0, r3
 80024c0:	f7fe f862 	bl	8000588 <__aeabi_f2d>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80024cc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80024d0:	e9cd 4500 	strd	r4, r5, [sp]
 80024d4:	4652      	mov	r2, sl
 80024d6:	465b      	mov	r3, fp
 80024d8:	480e      	ldr	r0, [pc, #56]	@ (8002514 <Task_ReadSensors+0xc4>)
 80024da:	f008 fc3f 	bl	800ad5c <iprintf>

        // Envia os dados para a fila
        if (osMessageQueuePut(sensorDataQueueHandle, &sensorData, 0, osWaitForever) == osOK) {
 80024de:	4b0e      	ldr	r3, [pc, #56]	@ (8002518 <Task_ReadSensors+0xc8>)
 80024e0:	6818      	ldr	r0, [r3, #0]
 80024e2:	f107 010c 	add.w	r1, r7, #12
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ea:	2200      	movs	r2, #0
 80024ec:	f004 ffb2 	bl	8007454 <osMessageQueuePut>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d103      	bne.n	80024fe <Task_ReadSensors+0xae>
            printf("Dados de sensores enviados para a fila.\n");
 80024f6:	4809      	ldr	r0, [pc, #36]	@ (800251c <Task_ReadSensors+0xcc>)
 80024f8:	f008 fc98 	bl	800ae2c <puts>
 80024fc:	e002      	b.n	8002504 <Task_ReadSensors+0xb4>
        } else {
            printf("Erro ao enviar dados de sensores para a fila.\n");
 80024fe:	4808      	ldr	r0, [pc, #32]	@ (8002520 <Task_ReadSensors+0xd0>)
 8002500:	f008 fc94 	bl	800ae2c <puts>
        }

        osDelay(100); // Executa a cada 100ms
 8002504:	2064      	movs	r0, #100	@ 0x64
 8002506:	f004 ff17 	bl	8007338 <osDelay>
        JDY18_ScanDevices(); // Atualiza JDY18_RSSI diretamente para distâncias em metros
 800250a:	e7a9      	b.n	8002460 <Task_ReadSensors+0x10>
 800250c:	0800dff8 	.word	0x0800dff8
 8002510:	20000334 	.word	0x20000334
 8002514:	0800e018 	.word	0x0800e018
 8002518:	20000344 	.word	0x20000344
 800251c:	0800e060 	.word	0x0800e060
 8002520:	0800e088 	.word	0x0800e088
 8002524:	00000000 	.word	0x00000000

08002528 <Task_Trilateration>:


/**
 * @brief Tarefa responsável por calcular a trilateração com base nas leituras dos sensores.
 */
void Task_Trilateration(void *argument) {
 8002528:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800252c:	b094      	sub	sp, #80	@ 0x50
 800252e:	af04      	add	r7, sp, #16
 8002530:	6078      	str	r0, [r7, #4]
    DEBUG_PRINT("Task_Trilateration iniciada.\n");
 8002532:	489b      	ldr	r0, [pc, #620]	@ (80027a0 <Task_Trilateration+0x278>)
 8002534:	f008 fc7a 	bl	800ae2c <puts>
    SensorData_t sensorData;
    ActuationData_t actuationData;

    while (1) {
        if (osMessageQueueGet(sensorDataQueueHandle, &sensorData, NULL, osWaitForever) == osOK) {
 8002538:	4b9a      	ldr	r3, [pc, #616]	@ (80027a4 <Task_Trilateration+0x27c>)
 800253a:	6818      	ldr	r0, [r3, #0]
 800253c:	f107 0118 	add.w	r1, r7, #24
 8002540:	f04f 33ff 	mov.w	r3, #4294967295
 8002544:	2200      	movs	r2, #0
 8002546:	f004 ffe5 	bl	8007514 <osMessageQueueGet>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	f040 8106 	bne.w	800275e <Task_Trilateration+0x236>
            // Trilateração com as distâncias dos beacons
            float A = -2 * BEACON_X1 + 2 * BEACON_X2;
 8002552:	4b95      	ldr	r3, [pc, #596]	@ (80027a8 <Task_Trilateration+0x280>)
 8002554:	63fb      	str	r3, [r7, #60]	@ 0x3c
            float B = -2 * BEACON_Y1 + 2 * BEACON_Y2;
 8002556:	4b95      	ldr	r3, [pc, #596]	@ (80027ac <Task_Trilateration+0x284>)
 8002558:	63bb      	str	r3, [r7, #56]	@ 0x38
            float C = pow(sensorData.distances[0], 2) - pow(sensorData.distances[1], 2) - pow(BEACON_X1, 2) + pow(BEACON_X2, 2) - pow(BEACON_Y1, 2) + pow(BEACON_Y2, 2);
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe f813 	bl	8000588 <__aeabi_f2d>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	ed9f 1b80 	vldr	d1, [pc, #512]	@ 8002768 <Task_Trilateration+0x240>
 800256a:	ec43 2b10 	vmov	d0, r2, r3
 800256e:	f00a fbef 	bl	800cd50 <pow>
 8002572:	ec55 4b10 	vmov	r4, r5, d0
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	4618      	mov	r0, r3
 800257a:	f7fe f805 	bl	8000588 <__aeabi_f2d>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	ed9f 1b79 	vldr	d1, [pc, #484]	@ 8002768 <Task_Trilateration+0x240>
 8002586:	ec43 2b10 	vmov	d0, r2, r3
 800258a:	f00a fbe1 	bl	800cd50 <pow>
 800258e:	ec53 2b10 	vmov	r2, r3, d0
 8002592:	4620      	mov	r0, r4
 8002594:	4629      	mov	r1, r5
 8002596:	f7fd fe97 	bl	80002c8 <__aeabi_dsub>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4610      	mov	r0, r2
 80025a0:	4619      	mov	r1, r3
 80025a2:	a373      	add	r3, pc, #460	@ (adr r3, 8002770 <Task_Trilateration+0x248>)
 80025a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a8:	f7fd fe8e 	bl	80002c8 <__aeabi_dsub>
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4610      	mov	r0, r2
 80025b2:	4619      	mov	r1, r3
 80025b4:	a370      	add	r3, pc, #448	@ (adr r3, 8002778 <Task_Trilateration+0x250>)
 80025b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ba:	f7fd fe87 	bl	80002cc <__adddf3>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4610      	mov	r0, r2
 80025c4:	4619      	mov	r1, r3
 80025c6:	a36e      	add	r3, pc, #440	@ (adr r3, 8002780 <Task_Trilateration+0x258>)
 80025c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025cc:	f7fd fe7c 	bl	80002c8 <__aeabi_dsub>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4610      	mov	r0, r2
 80025d6:	4619      	mov	r1, r3
 80025d8:	a36b      	add	r3, pc, #428	@ (adr r3, 8002788 <Task_Trilateration+0x260>)
 80025da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025de:	f7fd fe75 	bl	80002cc <__adddf3>
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	f7fe fafd 	bl	8000be8 <__aeabi_d2f>
 80025ee:	4603      	mov	r3, r0
 80025f0:	637b      	str	r3, [r7, #52]	@ 0x34
            float D = -2 * BEACON_X2 + 2 * BEACON_X3;
 80025f2:	4b6f      	ldr	r3, [pc, #444]	@ (80027b0 <Task_Trilateration+0x288>)
 80025f4:	633b      	str	r3, [r7, #48]	@ 0x30
            float E = -2 * BEACON_Y2 + 2 * BEACON_Y3;
 80025f6:	4b6f      	ldr	r3, [pc, #444]	@ (80027b4 <Task_Trilateration+0x28c>)
 80025f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            float F = pow(sensorData.distances[1], 2) - pow(sensorData.distances[2], 2) - pow(BEACON_X2, 2) + pow(BEACON_X3, 2) - pow(BEACON_Y2, 2) + pow(BEACON_Y3, 2);
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fd ffc3 	bl	8000588 <__aeabi_f2d>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	ed9f 1b58 	vldr	d1, [pc, #352]	@ 8002768 <Task_Trilateration+0x240>
 800260a:	ec43 2b10 	vmov	d0, r2, r3
 800260e:	f00a fb9f 	bl	800cd50 <pow>
 8002612:	ec55 4b10 	vmov	r4, r5, d0
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	4618      	mov	r0, r3
 800261a:	f7fd ffb5 	bl	8000588 <__aeabi_f2d>
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	ed9f 1b51 	vldr	d1, [pc, #324]	@ 8002768 <Task_Trilateration+0x240>
 8002626:	ec43 2b10 	vmov	d0, r2, r3
 800262a:	f00a fb91 	bl	800cd50 <pow>
 800262e:	ec53 2b10 	vmov	r2, r3, d0
 8002632:	4620      	mov	r0, r4
 8002634:	4629      	mov	r1, r5
 8002636:	f7fd fe47 	bl	80002c8 <__aeabi_dsub>
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	4610      	mov	r0, r2
 8002640:	4619      	mov	r1, r3
 8002642:	a34d      	add	r3, pc, #308	@ (adr r3, 8002778 <Task_Trilateration+0x250>)
 8002644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002648:	f7fd fe3e 	bl	80002c8 <__aeabi_dsub>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	4610      	mov	r0, r2
 8002652:	4619      	mov	r1, r3
 8002654:	a34e      	add	r3, pc, #312	@ (adr r3, 8002790 <Task_Trilateration+0x268>)
 8002656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265a:	f7fd fe37 	bl	80002cc <__adddf3>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	a348      	add	r3, pc, #288	@ (adr r3, 8002788 <Task_Trilateration+0x260>)
 8002668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800266c:	f7fd fe2c 	bl	80002c8 <__aeabi_dsub>
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	4610      	mov	r0, r2
 8002676:	4619      	mov	r1, r3
 8002678:	a347      	add	r3, pc, #284	@ (adr r3, 8002798 <Task_Trilateration+0x270>)
 800267a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267e:	f7fd fe25 	bl	80002cc <__adddf3>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	4610      	mov	r0, r2
 8002688:	4619      	mov	r1, r3
 800268a:	f7fe faad 	bl	8000be8 <__aeabi_d2f>
 800268e:	4603      	mov	r3, r0
 8002690:	62bb      	str	r3, [r7, #40]	@ 0x28

            actuationData.position[0] = (C * E - F * B) / (E * A - B * D);
 8002692:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002696:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800269a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800269e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80026a2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80026a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026aa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026ae:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80026b2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80026b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ba:	ed97 6a0e 	vldr	s12, [r7, #56]	@ 0x38
 80026be:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026c2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80026c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026ce:	edc7 7a03 	vstr	s15, [r7, #12]
            actuationData.position[1] = (C * D - A * F) / (B * D - A * E);
 80026d2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80026d6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026de:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80026e2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80026e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ea:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026ee:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80026f2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80026f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026fa:	ed97 6a0f 	vldr	s12, [r7, #60]	@ 0x3c
 80026fe:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002702:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002706:	ee37 7a67 	vsub.f32	s14, s14, s15
 800270a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800270e:	edc7 7a04 	vstr	s15, [r7, #16]
            actuationData.heading = sensorData.orientation;
 8002712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002714:	617b      	str	r3, [r7, #20]

            DEBUG_PRINT("Position calculada: X=%.2f, Y=%.2f, Heading=%.2f°\n",
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4618      	mov	r0, r3
 800271a:	f7fd ff35 	bl	8000588 <__aeabi_f2d>
 800271e:	4680      	mov	r8, r0
 8002720:	4689      	mov	r9, r1
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4618      	mov	r0, r3
 8002726:	f7fd ff2f 	bl	8000588 <__aeabi_f2d>
 800272a:	4604      	mov	r4, r0
 800272c:	460d      	mov	r5, r1
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	4618      	mov	r0, r3
 8002732:	f7fd ff29 	bl	8000588 <__aeabi_f2d>
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
 800273a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800273e:	e9cd 4500 	strd	r4, r5, [sp]
 8002742:	4642      	mov	r2, r8
 8002744:	464b      	mov	r3, r9
 8002746:	481c      	ldr	r0, [pc, #112]	@ (80027b8 <Task_Trilateration+0x290>)
 8002748:	f008 fb08 	bl	800ad5c <iprintf>
                        actuationData.position[0],
                        actuationData.position[1],
                        actuationData.heading);

            osMessageQueuePut(actuationDataQueueHandle, &actuationData, 0, osWaitForever);
 800274c:	4b1b      	ldr	r3, [pc, #108]	@ (80027bc <Task_Trilateration+0x294>)
 800274e:	6818      	ldr	r0, [r3, #0]
 8002750:	f107 010c 	add.w	r1, r7, #12
 8002754:	f04f 33ff 	mov.w	r3, #4294967295
 8002758:	2200      	movs	r2, #0
 800275a:	f004 fe7b 	bl	8007454 <osMessageQueuePut>
        }

        osDelay(100); // Intervalo de execução
 800275e:	2064      	movs	r0, #100	@ 0x64
 8002760:	f004 fdea 	bl	8007338 <osDelay>
        if (osMessageQueueGet(sensorDataQueueHandle, &sensorData, NULL, osWaitForever) == osOK) {
 8002764:	e6e8      	b.n	8002538 <Task_Trilateration+0x10>
 8002766:	bf00      	nop
 8002768:	00000000 	.word	0x00000000
 800276c:	40000000 	.word	0x40000000
 8002770:	09fb7940 	.word	0x09fb7940
 8002774:	42cbb011 	.word	0x42cbb011
 8002778:	2dcf6fac 	.word	0x2dcf6fac
 800277c:	42cbb009 	.word	0x42cbb009
 8002780:	fece0bac 	.word	0xfece0bac
 8002784:	42558b62 	.word	0x42558b62
 8002788:	52b16f1b 	.word	0x52b16f1b
 800278c:	42558b9d 	.word	0x42558b9d
 8002790:	ffead42d 	.word	0xffead42d
 8002794:	42cbb018 	.word	0x42cbb018
 8002798:	c1c929fb 	.word	0xc1c929fb
 800279c:	42558bd3 	.word	0x42558bd3
 80027a0:	0800e0b8 	.word	0x0800e0b8
 80027a4:	20000344 	.word	0x20000344
 80027a8:	c2073333 	.word	0xc2073333
 80027ac:	41c90ef5 	.word	0x41c90ef5
 80027b0:	428810bc 	.word	0x428810bc
 80027b4:	41bba1fe 	.word	0x41bba1fe
 80027b8:	0800e0d8 	.word	0x0800e0d8
 80027bc:	20000348 	.word	0x20000348

080027c0 <Task_Actuation>:
}

/**
 * @brief Tarefa responsável por controlar os atuadores do sistema.
 */
void Task_Actuation(void *argument) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b08c      	sub	sp, #48	@ 0x30
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
    DEBUG_PRINT("Task_Actuation iniciada.\n");
 80027c8:	482b      	ldr	r0, [pc, #172]	@ (8002878 <Task_Actuation+0xb8>)
 80027ca:	f008 fb2f 	bl	800ae2c <puts>
    ActuationData_t actuationData;

    while (1) {
        if (osMessageQueueGet(actuationDataQueueHandle, &actuationData, NULL, osWaitForever) == osOK) {
 80027ce:	4b2b      	ldr	r3, [pc, #172]	@ (800287c <Task_Actuation+0xbc>)
 80027d0:	6818      	ldr	r0, [r3, #0]
 80027d2:	f107 010c 	add.w	r1, r7, #12
 80027d6:	f04f 33ff 	mov.w	r3, #4294967295
 80027da:	2200      	movs	r2, #0
 80027dc:	f004 fe9a 	bl	8007514 <osMessageQueueGet>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d140      	bne.n	8002868 <Task_Actuation+0xa8>
            float targetX = BEACON_X1;
 80027e6:	4b26      	ldr	r3, [pc, #152]	@ (8002880 <Task_Actuation+0xc0>)
 80027e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            float targetY = BEACON_Y1;
 80027ea:	4b26      	ldr	r3, [pc, #152]	@ (8002884 <Task_Actuation+0xc4>)
 80027ec:	62bb      	str	r3, [r7, #40]	@ 0x28

            float errorX = targetX - actuationData.position[0];
 80027ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80027f2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80027f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027fa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            float errorY = targetY - actuationData.position[1];
 80027fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8002802:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800280a:	edc7 7a08 	vstr	s15, [r7, #32]
            float targetHeading = atan2f(errorY, errorX) * 180.0f / M_PI;
 800280e:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 8002812:	ed97 0a08 	vldr	s0, [r7, #32]
 8002816:	f00a fb0b 	bl	800ce30 <atan2f>
 800281a:	eef0 7a40 	vmov.f32	s15, s0
 800281e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002888 <Task_Actuation+0xc8>
 8002822:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002826:	ee17 0a90 	vmov	r0, s15
 800282a:	f7fd fead 	bl	8000588 <__aeabi_f2d>
 800282e:	a310      	add	r3, pc, #64	@ (adr r3, 8002870 <Task_Actuation+0xb0>)
 8002830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002834:	f7fe f82a 	bl	800088c <__aeabi_ddiv>
 8002838:	4602      	mov	r2, r0
 800283a:	460b      	mov	r3, r1
 800283c:	4610      	mov	r0, r2
 800283e:	4619      	mov	r1, r3
 8002840:	f7fe f9d2 	bl	8000be8 <__aeabi_d2f>
 8002844:	4603      	mov	r3, r0
 8002846:	61fb      	str	r3, [r7, #28]

            float headingError = targetHeading - actuationData.heading;
 8002848:	edd7 7a05 	vldr	s15, [r7, #20]
 800284c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002850:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002854:	edc7 7a06 	vstr	s15, [r7, #24]

            DEBUG_PRINT("Heading Error calculado: %.2f\n", headingError);
 8002858:	69b8      	ldr	r0, [r7, #24]
 800285a:	f7fd fe95 	bl	8000588 <__aeabi_f2d>
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	480a      	ldr	r0, [pc, #40]	@ (800288c <Task_Actuation+0xcc>)
 8002864:	f008 fa7a 	bl	800ad5c <iprintf>

            // Controle de atuadores fictício
        }

        osDelay(50); // Intervalo de execução
 8002868:	2032      	movs	r0, #50	@ 0x32
 800286a:	f004 fd65 	bl	8007338 <osDelay>
        if (osMessageQueueGet(actuationDataQueueHandle, &actuationData, NULL, osWaitForever) == osOK) {
 800286e:	e7ae      	b.n	80027ce <Task_Actuation+0xe>
 8002870:	54442d18 	.word	0x54442d18
 8002874:	400921fb 	.word	0x400921fb
 8002878:	0800e10c 	.word	0x0800e10c
 800287c:	20000348 	.word	0x20000348
 8002880:	4aee208c 	.word	0x4aee208c
 8002884:	49148803 	.word	0x49148803
 8002888:	43340000 	.word	0x43340000
 800288c:	0800e128 	.word	0x0800e128

08002890 <CreateTasks>:
    }
}

void CreateTasks(void) {
 8002890:	b580      	push	{r7, lr}
 8002892:	b09c      	sub	sp, #112	@ 0x70
 8002894:	af00      	add	r7, sp, #0
    const osThreadAttr_t taskReadSensorsAttr = {
 8002896:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800289a:	2224      	movs	r2, #36	@ 0x24
 800289c:	2100      	movs	r1, #0
 800289e:	4618      	mov	r0, r3
 80028a0:	f008 fba4 	bl	800afec <memset>
 80028a4:	4b22      	ldr	r3, [pc, #136]	@ (8002930 <CreateTasks+0xa0>)
 80028a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028a8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80028ae:	2318      	movs	r3, #24
 80028b0:	667b      	str	r3, [r7, #100]	@ 0x64
        .name = "Task_ReadSensors",
        .stack_size = 512 * 4,
        .priority = osPriorityNormal
    };
    taskReadSensorsHandle = osThreadNew(Task_ReadSensors, NULL, &taskReadSensorsAttr);
 80028b2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80028b6:	461a      	mov	r2, r3
 80028b8:	2100      	movs	r1, #0
 80028ba:	481e      	ldr	r0, [pc, #120]	@ (8002934 <CreateTasks+0xa4>)
 80028bc:	f004 fcaa 	bl	8007214 <osThreadNew>
 80028c0:	4603      	mov	r3, r0
 80028c2:	4a1d      	ldr	r2, [pc, #116]	@ (8002938 <CreateTasks+0xa8>)
 80028c4:	6013      	str	r3, [r2, #0]

    const osThreadAttr_t taskTrilaterationAttr = {
 80028c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028ca:	2224      	movs	r2, #36	@ 0x24
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f008 fb8c 	bl	800afec <memset>
 80028d4:	4b19      	ldr	r3, [pc, #100]	@ (800293c <CreateTasks+0xac>)
 80028d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028de:	2310      	movs	r3, #16
 80028e0:	643b      	str	r3, [r7, #64]	@ 0x40
        .name = "Task_Trilateration",
        .stack_size = 512 * 4,
        .priority = osPriorityBelowNormal
    };
    taskTrilaterationHandle = osThreadNew(Task_Trilateration, NULL, &taskTrilaterationAttr);
 80028e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028e6:	461a      	mov	r2, r3
 80028e8:	2100      	movs	r1, #0
 80028ea:	4815      	ldr	r0, [pc, #84]	@ (8002940 <CreateTasks+0xb0>)
 80028ec:	f004 fc92 	bl	8007214 <osThreadNew>
 80028f0:	4603      	mov	r3, r0
 80028f2:	4a14      	ldr	r2, [pc, #80]	@ (8002944 <CreateTasks+0xb4>)
 80028f4:	6013      	str	r3, [r2, #0]

    const osThreadAttr_t taskActuationAttr = {
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	2224      	movs	r2, #36	@ 0x24
 80028fa:	2100      	movs	r1, #0
 80028fc:	4618      	mov	r0, r3
 80028fe:	f008 fb75 	bl	800afec <memset>
 8002902:	4b11      	ldr	r3, [pc, #68]	@ (8002948 <CreateTasks+0xb8>)
 8002904:	607b      	str	r3, [r7, #4]
 8002906:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800290a:	61bb      	str	r3, [r7, #24]
 800290c:	2320      	movs	r3, #32
 800290e:	61fb      	str	r3, [r7, #28]
        .name = "Task_Actuation",
        .stack_size = 512 * 4,
        .priority = osPriorityAboveNormal
    };
    taskActuationHandle = osThreadNew(Task_Actuation, NULL, &taskActuationAttr);
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	461a      	mov	r2, r3
 8002914:	2100      	movs	r1, #0
 8002916:	480d      	ldr	r0, [pc, #52]	@ (800294c <CreateTasks+0xbc>)
 8002918:	f004 fc7c 	bl	8007214 <osThreadNew>
 800291c:	4603      	mov	r3, r0
 800291e:	4a0c      	ldr	r2, [pc, #48]	@ (8002950 <CreateTasks+0xc0>)
 8002920:	6013      	str	r3, [r2, #0]

    DEBUG_PRINT("Tarefas criadas com sucesso.\n");
 8002922:	480c      	ldr	r0, [pc, #48]	@ (8002954 <CreateTasks+0xc4>)
 8002924:	f008 fa82 	bl	800ae2c <puts>
}
 8002928:	bf00      	nop
 800292a:	3770      	adds	r7, #112	@ 0x70
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	0800e148 	.word	0x0800e148
 8002934:	08002451 	.word	0x08002451
 8002938:	20000614 	.word	0x20000614
 800293c:	0800e15c 	.word	0x0800e15c
 8002940:	08002529 	.word	0x08002529
 8002944:	20000618 	.word	0x20000618
 8002948:	0800e170 	.word	0x0800e170
 800294c:	080027c1 	.word	0x080027c1
 8002950:	2000061c 	.word	0x2000061c
 8002954:	0800e180 	.word	0x0800e180

08002958 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002958:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002990 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800295c:	f7ff fd66 	bl	800242c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002960:	480c      	ldr	r0, [pc, #48]	@ (8002994 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002962:	490d      	ldr	r1, [pc, #52]	@ (8002998 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002964:	4a0d      	ldr	r2, [pc, #52]	@ (800299c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002966:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002968:	e002      	b.n	8002970 <LoopCopyDataInit>

0800296a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800296a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800296c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800296e:	3304      	adds	r3, #4

08002970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002974:	d3f9      	bcc.n	800296a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002976:	4a0a      	ldr	r2, [pc, #40]	@ (80029a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002978:	4c0a      	ldr	r4, [pc, #40]	@ (80029a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800297a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800297c:	e001      	b.n	8002982 <LoopFillZerobss>

0800297e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800297e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002980:	3204      	adds	r2, #4

08002982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002984:	d3fb      	bcc.n	800297e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002986:	f008 fbad 	bl	800b0e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800298a:	f7fe feb1 	bl	80016f0 <main>
  bx  lr    
 800298e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002990:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002998:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800299c:	0800e5c8 	.word	0x0800e5c8
  ldr r2, =_sbss
 80029a0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80029a4:	200050c0 	.word	0x200050c0

080029a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029a8:	e7fe      	b.n	80029a8 <ADC_IRQHandler>
	...

080029ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029b0:	4b0e      	ldr	r3, [pc, #56]	@ (80029ec <HAL_Init+0x40>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a0d      	ldr	r2, [pc, #52]	@ (80029ec <HAL_Init+0x40>)
 80029b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029bc:	4b0b      	ldr	r3, [pc, #44]	@ (80029ec <HAL_Init+0x40>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a0a      	ldr	r2, [pc, #40]	@ (80029ec <HAL_Init+0x40>)
 80029c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029c8:	4b08      	ldr	r3, [pc, #32]	@ (80029ec <HAL_Init+0x40>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a07      	ldr	r2, [pc, #28]	@ (80029ec <HAL_Init+0x40>)
 80029ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029d4:	2003      	movs	r0, #3
 80029d6:	f000 f94f 	bl	8002c78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029da:	200f      	movs	r0, #15
 80029dc:	f000 f808 	bl	80029f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029e0:	f7ff f9ae 	bl	8001d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40023c00 	.word	0x40023c00

080029f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029f8:	4b12      	ldr	r3, [pc, #72]	@ (8002a44 <HAL_InitTick+0x54>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4b12      	ldr	r3, [pc, #72]	@ (8002a48 <HAL_InitTick+0x58>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	4619      	mov	r1, r3
 8002a02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a06:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 f967 	bl	8002ce2 <HAL_SYSTICK_Config>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e00e      	b.n	8002a3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b0f      	cmp	r3, #15
 8002a22:	d80a      	bhi.n	8002a3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a24:	2200      	movs	r2, #0
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	f04f 30ff 	mov.w	r0, #4294967295
 8002a2c:	f000 f92f 	bl	8002c8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a30:	4a06      	ldr	r2, [pc, #24]	@ (8002a4c <HAL_InitTick+0x5c>)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
 8002a38:	e000      	b.n	8002a3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	20000000 	.word	0x20000000
 8002a48:	20000008 	.word	0x20000008
 8002a4c:	20000004 	.word	0x20000004

08002a50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a54:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <HAL_IncTick+0x20>)
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	461a      	mov	r2, r3
 8002a5a:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <HAL_IncTick+0x24>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4413      	add	r3, r2
 8002a60:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <HAL_IncTick+0x24>)
 8002a62:	6013      	str	r3, [r2, #0]
}
 8002a64:	bf00      	nop
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	20000008 	.word	0x20000008
 8002a74:	20000620 	.word	0x20000620

08002a78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a7c:	4b03      	ldr	r3, [pc, #12]	@ (8002a8c <HAL_GetTick+0x14>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	20000620 	.word	0x20000620

08002a90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a98:	f7ff ffee 	bl	8002a78 <HAL_GetTick>
 8002a9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa8:	d005      	beq.n	8002ab6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad4 <HAL_Delay+0x44>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ab6:	bf00      	nop
 8002ab8:	f7ff ffde 	bl	8002a78 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d8f7      	bhi.n	8002ab8 <HAL_Delay+0x28>
  {
  }
}
 8002ac8:	bf00      	nop
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000008 	.word	0x20000008

08002ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b1c <__NVIC_SetPriorityGrouping+0x44>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002af4:	4013      	ands	r3, r2
 8002af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b0a:	4a04      	ldr	r2, [pc, #16]	@ (8002b1c <__NVIC_SetPriorityGrouping+0x44>)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	60d3      	str	r3, [r2, #12]
}
 8002b10:	bf00      	nop
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b24:	4b04      	ldr	r3, [pc, #16]	@ (8002b38 <__NVIC_GetPriorityGrouping+0x18>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	0a1b      	lsrs	r3, r3, #8
 8002b2a:	f003 0307 	and.w	r3, r3, #7
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000ed00 	.word	0xe000ed00

08002b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	db0b      	blt.n	8002b66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	f003 021f 	and.w	r2, r3, #31
 8002b54:	4907      	ldr	r1, [pc, #28]	@ (8002b74 <__NVIC_EnableIRQ+0x38>)
 8002b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	e000e100 	.word	0xe000e100

08002b78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	4603      	mov	r3, r0
 8002b80:	6039      	str	r1, [r7, #0]
 8002b82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	db0a      	blt.n	8002ba2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	b2da      	uxtb	r2, r3
 8002b90:	490c      	ldr	r1, [pc, #48]	@ (8002bc4 <__NVIC_SetPriority+0x4c>)
 8002b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b96:	0112      	lsls	r2, r2, #4
 8002b98:	b2d2      	uxtb	r2, r2
 8002b9a:	440b      	add	r3, r1
 8002b9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ba0:	e00a      	b.n	8002bb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	b2da      	uxtb	r2, r3
 8002ba6:	4908      	ldr	r1, [pc, #32]	@ (8002bc8 <__NVIC_SetPriority+0x50>)
 8002ba8:	79fb      	ldrb	r3, [r7, #7]
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	3b04      	subs	r3, #4
 8002bb0:	0112      	lsls	r2, r2, #4
 8002bb2:	b2d2      	uxtb	r2, r2
 8002bb4:	440b      	add	r3, r1
 8002bb6:	761a      	strb	r2, [r3, #24]
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	e000e100 	.word	0xe000e100
 8002bc8:	e000ed00 	.word	0xe000ed00

08002bcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b089      	sub	sp, #36	@ 0x24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f1c3 0307 	rsb	r3, r3, #7
 8002be6:	2b04      	cmp	r3, #4
 8002be8:	bf28      	it	cs
 8002bea:	2304      	movcs	r3, #4
 8002bec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	3304      	adds	r3, #4
 8002bf2:	2b06      	cmp	r3, #6
 8002bf4:	d902      	bls.n	8002bfc <NVIC_EncodePriority+0x30>
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	3b03      	subs	r3, #3
 8002bfa:	e000      	b.n	8002bfe <NVIC_EncodePriority+0x32>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c00:	f04f 32ff 	mov.w	r2, #4294967295
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43da      	mvns	r2, r3
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	401a      	ands	r2, r3
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c14:	f04f 31ff 	mov.w	r1, #4294967295
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1e:	43d9      	mvns	r1, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c24:	4313      	orrs	r3, r2
         );
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3724      	adds	r7, #36	@ 0x24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
	...

08002c34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c44:	d301      	bcc.n	8002c4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c46:	2301      	movs	r3, #1
 8002c48:	e00f      	b.n	8002c6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c74 <SysTick_Config+0x40>)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c52:	210f      	movs	r1, #15
 8002c54:	f04f 30ff 	mov.w	r0, #4294967295
 8002c58:	f7ff ff8e 	bl	8002b78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c5c:	4b05      	ldr	r3, [pc, #20]	@ (8002c74 <SysTick_Config+0x40>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c62:	4b04      	ldr	r3, [pc, #16]	@ (8002c74 <SysTick_Config+0x40>)
 8002c64:	2207      	movs	r2, #7
 8002c66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	e000e010 	.word	0xe000e010

08002c78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f7ff ff29 	bl	8002ad8 <__NVIC_SetPriorityGrouping>
}
 8002c86:	bf00      	nop
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b086      	sub	sp, #24
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	4603      	mov	r3, r0
 8002c96:	60b9      	str	r1, [r7, #8]
 8002c98:	607a      	str	r2, [r7, #4]
 8002c9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca0:	f7ff ff3e 	bl	8002b20 <__NVIC_GetPriorityGrouping>
 8002ca4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	68b9      	ldr	r1, [r7, #8]
 8002caa:	6978      	ldr	r0, [r7, #20]
 8002cac:	f7ff ff8e 	bl	8002bcc <NVIC_EncodePriority>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff ff5d 	bl	8002b78 <__NVIC_SetPriority>
}
 8002cbe:	bf00      	nop
 8002cc0:	3718      	adds	r7, #24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b082      	sub	sp, #8
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	4603      	mov	r3, r0
 8002cce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7ff ff31 	bl	8002b3c <__NVIC_EnableIRQ>
}
 8002cda:	bf00      	nop
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b082      	sub	sp, #8
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7ff ffa2 	bl	8002c34 <SysTick_Config>
 8002cf0:	4603      	mov	r3, r0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d04:	2300      	movs	r3, #0
 8002d06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d08:	f7ff feb6 	bl	8002a78 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e099      	b.n	8002e4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0201 	bic.w	r2, r2, #1
 8002d36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d38:	e00f      	b.n	8002d5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d3a:	f7ff fe9d 	bl	8002a78 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b05      	cmp	r3, #5
 8002d46:	d908      	bls.n	8002d5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2203      	movs	r2, #3
 8002d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e078      	b.n	8002e4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1e8      	bne.n	8002d3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	4b38      	ldr	r3, [pc, #224]	@ (8002e54 <HAL_DMA_Init+0x158>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db0:	2b04      	cmp	r3, #4
 8002db2:	d107      	bne.n	8002dc4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	f023 0307 	bic.w	r3, r3, #7
 8002dda:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d117      	bne.n	8002e1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00e      	beq.n	8002e1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f000 fa7b 	bl	80032fc <DMA_CheckFifoParam>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d008      	beq.n	8002e1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2240      	movs	r2, #64	@ 0x40
 8002e10:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e016      	b.n	8002e4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fa32 	bl	8003290 <DMA_CalcBaseAndBitshift>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e34:	223f      	movs	r2, #63	@ 0x3f
 8002e36:	409a      	lsls	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	f010803f 	.word	0xf010803f

08002e58 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e64:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e66:	f7ff fe07 	bl	8002a78 <HAL_GetTick>
 8002e6a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d008      	beq.n	8002e8a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2280      	movs	r2, #128	@ 0x80
 8002e7c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e052      	b.n	8002f30 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0216 	bic.w	r2, r2, #22
 8002e98:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	695a      	ldr	r2, [r3, #20]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ea8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d103      	bne.n	8002eba <HAL_DMA_Abort+0x62>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0208 	bic.w	r2, r2, #8
 8002ec8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0201 	bic.w	r2, r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eda:	e013      	b.n	8002f04 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002edc:	f7ff fdcc 	bl	8002a78 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b05      	cmp	r3, #5
 8002ee8:	d90c      	bls.n	8002f04 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2220      	movs	r2, #32
 8002eee:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2203      	movs	r2, #3
 8002ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e015      	b.n	8002f30 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1e4      	bne.n	8002edc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f16:	223f      	movs	r2, #63	@ 0x3f
 8002f18:	409a      	lsls	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d004      	beq.n	8002f56 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2280      	movs	r2, #128	@ 0x80
 8002f50:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e00c      	b.n	8002f70 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2205      	movs	r2, #5
 8002f5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0201 	bic.w	r2, r2, #1
 8002f6c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f88:	4b8e      	ldr	r3, [pc, #568]	@ (80031c4 <HAL_DMA_IRQHandler+0x248>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a8e      	ldr	r2, [pc, #568]	@ (80031c8 <HAL_DMA_IRQHandler+0x24c>)
 8002f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f92:	0a9b      	lsrs	r3, r3, #10
 8002f94:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa6:	2208      	movs	r2, #8
 8002fa8:	409a      	lsls	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d01a      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d013      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0204 	bic.w	r2, r2, #4
 8002fce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd4:	2208      	movs	r2, #8
 8002fd6:	409a      	lsls	r2, r3
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe0:	f043 0201 	orr.w	r2, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fec:	2201      	movs	r2, #1
 8002fee:	409a      	lsls	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d012      	beq.n	800301e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00b      	beq.n	800301e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300a:	2201      	movs	r2, #1
 800300c:	409a      	lsls	r2, r3
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003016:	f043 0202 	orr.w	r2, r3, #2
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003022:	2204      	movs	r2, #4
 8003024:	409a      	lsls	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4013      	ands	r3, r2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d012      	beq.n	8003054 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0302 	and.w	r3, r3, #2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00b      	beq.n	8003054 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003040:	2204      	movs	r2, #4
 8003042:	409a      	lsls	r2, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800304c:	f043 0204 	orr.w	r2, r3, #4
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003058:	2210      	movs	r2, #16
 800305a:	409a      	lsls	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d043      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d03c      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003076:	2210      	movs	r2, #16
 8003078:	409a      	lsls	r2, r3
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d018      	beq.n	80030be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d108      	bne.n	80030ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d024      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	4798      	blx	r3
 80030aa:	e01f      	b.n	80030ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d01b      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	4798      	blx	r3
 80030bc:	e016      	b.n	80030ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d107      	bne.n	80030dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0208 	bic.w	r2, r2, #8
 80030da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d003      	beq.n	80030ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f0:	2220      	movs	r2, #32
 80030f2:	409a      	lsls	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4013      	ands	r3, r2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f000 808f 	beq.w	800321c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0310 	and.w	r3, r3, #16
 8003108:	2b00      	cmp	r3, #0
 800310a:	f000 8087 	beq.w	800321c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003112:	2220      	movs	r2, #32
 8003114:	409a      	lsls	r2, r3
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b05      	cmp	r3, #5
 8003124:	d136      	bne.n	8003194 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 0216 	bic.w	r2, r2, #22
 8003134:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	695a      	ldr	r2, [r3, #20]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003144:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	2b00      	cmp	r3, #0
 800314c:	d103      	bne.n	8003156 <HAL_DMA_IRQHandler+0x1da>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003152:	2b00      	cmp	r3, #0
 8003154:	d007      	beq.n	8003166 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 0208 	bic.w	r2, r2, #8
 8003164:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800316a:	223f      	movs	r2, #63	@ 0x3f
 800316c:	409a      	lsls	r2, r3
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003186:	2b00      	cmp	r3, #0
 8003188:	d07e      	beq.n	8003288 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	4798      	blx	r3
        }
        return;
 8003192:	e079      	b.n	8003288 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01d      	beq.n	80031de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10d      	bne.n	80031cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d031      	beq.n	800321c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	4798      	blx	r3
 80031c0:	e02c      	b.n	800321c <HAL_DMA_IRQHandler+0x2a0>
 80031c2:	bf00      	nop
 80031c4:	20000000 	.word	0x20000000
 80031c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d023      	beq.n	800321c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	4798      	blx	r3
 80031dc:	e01e      	b.n	800321c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d10f      	bne.n	800320c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0210 	bic.w	r2, r2, #16
 80031fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003210:	2b00      	cmp	r3, #0
 8003212:	d003      	beq.n	800321c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003220:	2b00      	cmp	r3, #0
 8003222:	d032      	beq.n	800328a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b00      	cmp	r3, #0
 800322e:	d022      	beq.n	8003276 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2205      	movs	r2, #5
 8003234:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0201 	bic.w	r2, r2, #1
 8003246:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	3301      	adds	r3, #1
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	429a      	cmp	r2, r3
 8003252:	d307      	bcc.n	8003264 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f2      	bne.n	8003248 <HAL_DMA_IRQHandler+0x2cc>
 8003262:	e000      	b.n	8003266 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003264:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800327a:	2b00      	cmp	r3, #0
 800327c:	d005      	beq.n	800328a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	4798      	blx	r3
 8003286:	e000      	b.n	800328a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003288:	bf00      	nop
    }
  }
}
 800328a:	3718      	adds	r7, #24
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	b2db      	uxtb	r3, r3
 800329e:	3b10      	subs	r3, #16
 80032a0:	4a14      	ldr	r2, [pc, #80]	@ (80032f4 <DMA_CalcBaseAndBitshift+0x64>)
 80032a2:	fba2 2303 	umull	r2, r3, r2, r3
 80032a6:	091b      	lsrs	r3, r3, #4
 80032a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032aa:	4a13      	ldr	r2, [pc, #76]	@ (80032f8 <DMA_CalcBaseAndBitshift+0x68>)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4413      	add	r3, r2
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	461a      	mov	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2b03      	cmp	r3, #3
 80032bc:	d909      	bls.n	80032d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032c6:	f023 0303 	bic.w	r3, r3, #3
 80032ca:	1d1a      	adds	r2, r3, #4
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80032d0:	e007      	b.n	80032e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032da:	f023 0303 	bic.w	r3, r3, #3
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	aaaaaaab 	.word	0xaaaaaaab
 80032f8:	0800e1d4 	.word	0x0800e1d4

080032fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d11f      	bne.n	8003356 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	2b03      	cmp	r3, #3
 800331a:	d856      	bhi.n	80033ca <DMA_CheckFifoParam+0xce>
 800331c:	a201      	add	r2, pc, #4	@ (adr r2, 8003324 <DMA_CheckFifoParam+0x28>)
 800331e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003322:	bf00      	nop
 8003324:	08003335 	.word	0x08003335
 8003328:	08003347 	.word	0x08003347
 800332c:	08003335 	.word	0x08003335
 8003330:	080033cb 	.word	0x080033cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003338:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d046      	beq.n	80033ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003344:	e043      	b.n	80033ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800334e:	d140      	bne.n	80033d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003354:	e03d      	b.n	80033d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800335e:	d121      	bne.n	80033a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	2b03      	cmp	r3, #3
 8003364:	d837      	bhi.n	80033d6 <DMA_CheckFifoParam+0xda>
 8003366:	a201      	add	r2, pc, #4	@ (adr r2, 800336c <DMA_CheckFifoParam+0x70>)
 8003368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800336c:	0800337d 	.word	0x0800337d
 8003370:	08003383 	.word	0x08003383
 8003374:	0800337d 	.word	0x0800337d
 8003378:	08003395 	.word	0x08003395
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	73fb      	strb	r3, [r7, #15]
      break;
 8003380:	e030      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003386:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d025      	beq.n	80033da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003392:	e022      	b.n	80033da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800339c:	d11f      	bne.n	80033de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033a2:	e01c      	b.n	80033de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d903      	bls.n	80033b2 <DMA_CheckFifoParam+0xb6>
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	2b03      	cmp	r3, #3
 80033ae:	d003      	beq.n	80033b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033b0:	e018      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	73fb      	strb	r3, [r7, #15]
      break;
 80033b6:	e015      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00e      	beq.n	80033e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	73fb      	strb	r3, [r7, #15]
      break;
 80033c8:	e00b      	b.n	80033e2 <DMA_CheckFifoParam+0xe6>
      break;
 80033ca:	bf00      	nop
 80033cc:	e00a      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033ce:	bf00      	nop
 80033d0:	e008      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033d2:	bf00      	nop
 80033d4:	e006      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033d6:	bf00      	nop
 80033d8:	e004      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033da:	bf00      	nop
 80033dc:	e002      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80033de:	bf00      	nop
 80033e0:	e000      	b.n	80033e4 <DMA_CheckFifoParam+0xe8>
      break;
 80033e2:	bf00      	nop
    }
  } 
  
  return status; 
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop

080033f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b089      	sub	sp, #36	@ 0x24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003402:	2300      	movs	r3, #0
 8003404:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003406:	2300      	movs	r3, #0
 8003408:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
 800340e:	e165      	b.n	80036dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003410:	2201      	movs	r2, #1
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	4013      	ands	r3, r2
 8003422:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	429a      	cmp	r2, r3
 800342a:	f040 8154 	bne.w	80036d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	2b01      	cmp	r3, #1
 8003438:	d005      	beq.n	8003446 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003442:	2b02      	cmp	r3, #2
 8003444:	d130      	bne.n	80034a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	2203      	movs	r2, #3
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43db      	mvns	r3, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4013      	ands	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	4313      	orrs	r3, r2
 800346e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800347c:	2201      	movs	r2, #1
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4013      	ands	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	091b      	lsrs	r3, r3, #4
 8003492:	f003 0201 	and.w	r2, r3, #1
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	2b03      	cmp	r3, #3
 80034b2:	d017      	beq.n	80034e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	2203      	movs	r2, #3
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f003 0303 	and.w	r3, r3, #3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d123      	bne.n	8003538 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	08da      	lsrs	r2, r3, #3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3208      	adds	r2, #8
 80034f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	220f      	movs	r2, #15
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	691a      	ldr	r2, [r3, #16]
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f003 0307 	and.w	r3, r3, #7
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	08da      	lsrs	r2, r3, #3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3208      	adds	r2, #8
 8003532:	69b9      	ldr	r1, [r7, #24]
 8003534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	2203      	movs	r2, #3
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f003 0203 	and.w	r2, r3, #3
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 80ae 	beq.w	80036d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	4b5d      	ldr	r3, [pc, #372]	@ (80036f4 <HAL_GPIO_Init+0x300>)
 8003580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003582:	4a5c      	ldr	r2, [pc, #368]	@ (80036f4 <HAL_GPIO_Init+0x300>)
 8003584:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003588:	6453      	str	r3, [r2, #68]	@ 0x44
 800358a:	4b5a      	ldr	r3, [pc, #360]	@ (80036f4 <HAL_GPIO_Init+0x300>)
 800358c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003596:	4a58      	ldr	r2, [pc, #352]	@ (80036f8 <HAL_GPIO_Init+0x304>)
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	089b      	lsrs	r3, r3, #2
 800359c:	3302      	adds	r3, #2
 800359e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	220f      	movs	r2, #15
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a4f      	ldr	r2, [pc, #316]	@ (80036fc <HAL_GPIO_Init+0x308>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d025      	beq.n	800360e <HAL_GPIO_Init+0x21a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a4e      	ldr	r2, [pc, #312]	@ (8003700 <HAL_GPIO_Init+0x30c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d01f      	beq.n	800360a <HAL_GPIO_Init+0x216>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a4d      	ldr	r2, [pc, #308]	@ (8003704 <HAL_GPIO_Init+0x310>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d019      	beq.n	8003606 <HAL_GPIO_Init+0x212>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a4c      	ldr	r2, [pc, #304]	@ (8003708 <HAL_GPIO_Init+0x314>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d013      	beq.n	8003602 <HAL_GPIO_Init+0x20e>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a4b      	ldr	r2, [pc, #300]	@ (800370c <HAL_GPIO_Init+0x318>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d00d      	beq.n	80035fe <HAL_GPIO_Init+0x20a>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a4a      	ldr	r2, [pc, #296]	@ (8003710 <HAL_GPIO_Init+0x31c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d007      	beq.n	80035fa <HAL_GPIO_Init+0x206>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a49      	ldr	r2, [pc, #292]	@ (8003714 <HAL_GPIO_Init+0x320>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d101      	bne.n	80035f6 <HAL_GPIO_Init+0x202>
 80035f2:	2306      	movs	r3, #6
 80035f4:	e00c      	b.n	8003610 <HAL_GPIO_Init+0x21c>
 80035f6:	2307      	movs	r3, #7
 80035f8:	e00a      	b.n	8003610 <HAL_GPIO_Init+0x21c>
 80035fa:	2305      	movs	r3, #5
 80035fc:	e008      	b.n	8003610 <HAL_GPIO_Init+0x21c>
 80035fe:	2304      	movs	r3, #4
 8003600:	e006      	b.n	8003610 <HAL_GPIO_Init+0x21c>
 8003602:	2303      	movs	r3, #3
 8003604:	e004      	b.n	8003610 <HAL_GPIO_Init+0x21c>
 8003606:	2302      	movs	r3, #2
 8003608:	e002      	b.n	8003610 <HAL_GPIO_Init+0x21c>
 800360a:	2301      	movs	r3, #1
 800360c:	e000      	b.n	8003610 <HAL_GPIO_Init+0x21c>
 800360e:	2300      	movs	r3, #0
 8003610:	69fa      	ldr	r2, [r7, #28]
 8003612:	f002 0203 	and.w	r2, r2, #3
 8003616:	0092      	lsls	r2, r2, #2
 8003618:	4093      	lsls	r3, r2
 800361a:	69ba      	ldr	r2, [r7, #24]
 800361c:	4313      	orrs	r3, r2
 800361e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003620:	4935      	ldr	r1, [pc, #212]	@ (80036f8 <HAL_GPIO_Init+0x304>)
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	089b      	lsrs	r3, r3, #2
 8003626:	3302      	adds	r3, #2
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800362e:	4b3a      	ldr	r3, [pc, #232]	@ (8003718 <HAL_GPIO_Init+0x324>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	43db      	mvns	r3, r3
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	4013      	ands	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d003      	beq.n	8003652 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	4313      	orrs	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003652:	4a31      	ldr	r2, [pc, #196]	@ (8003718 <HAL_GPIO_Init+0x324>)
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003658:	4b2f      	ldr	r3, [pc, #188]	@ (8003718 <HAL_GPIO_Init+0x324>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	43db      	mvns	r3, r3
 8003662:	69ba      	ldr	r2, [r7, #24]
 8003664:	4013      	ands	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d003      	beq.n	800367c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	4313      	orrs	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800367c:	4a26      	ldr	r2, [pc, #152]	@ (8003718 <HAL_GPIO_Init+0x324>)
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003682:	4b25      	ldr	r3, [pc, #148]	@ (8003718 <HAL_GPIO_Init+0x324>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	43db      	mvns	r3, r3
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4013      	ands	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003718 <HAL_GPIO_Init+0x324>)
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003718 <HAL_GPIO_Init+0x324>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	43db      	mvns	r3, r3
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	4013      	ands	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036d0:	4a11      	ldr	r2, [pc, #68]	@ (8003718 <HAL_GPIO_Init+0x324>)
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	3301      	adds	r3, #1
 80036da:	61fb      	str	r3, [r7, #28]
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	2b0f      	cmp	r3, #15
 80036e0:	f67f ae96 	bls.w	8003410 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036e4:	bf00      	nop
 80036e6:	bf00      	nop
 80036e8:	3724      	adds	r7, #36	@ 0x24
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	40023800 	.word	0x40023800
 80036f8:	40013800 	.word	0x40013800
 80036fc:	40020000 	.word	0x40020000
 8003700:	40020400 	.word	0x40020400
 8003704:	40020800 	.word	0x40020800
 8003708:	40020c00 	.word	0x40020c00
 800370c:	40021000 	.word	0x40021000
 8003710:	40021400 	.word	0x40021400
 8003714:	40021800 	.word	0x40021800
 8003718:	40013c00 	.word	0x40013c00

0800371c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	807b      	strh	r3, [r7, #2]
 8003728:	4613      	mov	r3, r2
 800372a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800372c:	787b      	ldrb	r3, [r7, #1]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003738:	e003      	b.n	8003742 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800373a:	887b      	ldrh	r3, [r7, #2]
 800373c:	041a      	lsls	r2, r3, #16
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	619a      	str	r2, [r3, #24]
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
	...

08003750 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e12b      	b.n	80039ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d106      	bne.n	800377c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7fe fb0e 	bl	8001d98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2224      	movs	r2, #36	@ 0x24
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0201 	bic.w	r2, r2, #1
 8003792:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037b4:	f001 f8e2 	bl	800497c <HAL_RCC_GetPCLK1Freq>
 80037b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	4a81      	ldr	r2, [pc, #516]	@ (80039c4 <HAL_I2C_Init+0x274>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d807      	bhi.n	80037d4 <HAL_I2C_Init+0x84>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	4a80      	ldr	r2, [pc, #512]	@ (80039c8 <HAL_I2C_Init+0x278>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	bf94      	ite	ls
 80037cc:	2301      	movls	r3, #1
 80037ce:	2300      	movhi	r3, #0
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	e006      	b.n	80037e2 <HAL_I2C_Init+0x92>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4a7d      	ldr	r2, [pc, #500]	@ (80039cc <HAL_I2C_Init+0x27c>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	bf94      	ite	ls
 80037dc:	2301      	movls	r3, #1
 80037de:	2300      	movhi	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e0e7      	b.n	80039ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4a78      	ldr	r2, [pc, #480]	@ (80039d0 <HAL_I2C_Init+0x280>)
 80037ee:	fba2 2303 	umull	r2, r3, r2, r3
 80037f2:	0c9b      	lsrs	r3, r3, #18
 80037f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68ba      	ldr	r2, [r7, #8]
 8003806:	430a      	orrs	r2, r1
 8003808:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	4a6a      	ldr	r2, [pc, #424]	@ (80039c4 <HAL_I2C_Init+0x274>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d802      	bhi.n	8003824 <HAL_I2C_Init+0xd4>
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	3301      	adds	r3, #1
 8003822:	e009      	b.n	8003838 <HAL_I2C_Init+0xe8>
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800382a:	fb02 f303 	mul.w	r3, r2, r3
 800382e:	4a69      	ldr	r2, [pc, #420]	@ (80039d4 <HAL_I2C_Init+0x284>)
 8003830:	fba2 2303 	umull	r2, r3, r2, r3
 8003834:	099b      	lsrs	r3, r3, #6
 8003836:	3301      	adds	r3, #1
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	6812      	ldr	r2, [r2, #0]
 800383c:	430b      	orrs	r3, r1
 800383e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800384a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	495c      	ldr	r1, [pc, #368]	@ (80039c4 <HAL_I2C_Init+0x274>)
 8003854:	428b      	cmp	r3, r1
 8003856:	d819      	bhi.n	800388c <HAL_I2C_Init+0x13c>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	1e59      	subs	r1, r3, #1
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	fbb1 f3f3 	udiv	r3, r1, r3
 8003866:	1c59      	adds	r1, r3, #1
 8003868:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800386c:	400b      	ands	r3, r1
 800386e:	2b00      	cmp	r3, #0
 8003870:	d00a      	beq.n	8003888 <HAL_I2C_Init+0x138>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1e59      	subs	r1, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003880:	3301      	adds	r3, #1
 8003882:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003886:	e051      	b.n	800392c <HAL_I2C_Init+0x1dc>
 8003888:	2304      	movs	r3, #4
 800388a:	e04f      	b.n	800392c <HAL_I2C_Init+0x1dc>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d111      	bne.n	80038b8 <HAL_I2C_Init+0x168>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1e58      	subs	r0, r3, #1
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6859      	ldr	r1, [r3, #4]
 800389c:	460b      	mov	r3, r1
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	440b      	add	r3, r1
 80038a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038a6:	3301      	adds	r3, #1
 80038a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	bf0c      	ite	eq
 80038b0:	2301      	moveq	r3, #1
 80038b2:	2300      	movne	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	e012      	b.n	80038de <HAL_I2C_Init+0x18e>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	1e58      	subs	r0, r3, #1
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6859      	ldr	r1, [r3, #4]
 80038c0:	460b      	mov	r3, r1
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	0099      	lsls	r1, r3, #2
 80038c8:	440b      	add	r3, r1
 80038ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80038ce:	3301      	adds	r3, #1
 80038d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	bf0c      	ite	eq
 80038d8:	2301      	moveq	r3, #1
 80038da:	2300      	movne	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_I2C_Init+0x196>
 80038e2:	2301      	movs	r3, #1
 80038e4:	e022      	b.n	800392c <HAL_I2C_Init+0x1dc>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10e      	bne.n	800390c <HAL_I2C_Init+0x1bc>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	1e58      	subs	r0, r3, #1
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6859      	ldr	r1, [r3, #4]
 80038f6:	460b      	mov	r3, r1
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	440b      	add	r3, r1
 80038fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003900:	3301      	adds	r3, #1
 8003902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003906:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800390a:	e00f      	b.n	800392c <HAL_I2C_Init+0x1dc>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	1e58      	subs	r0, r3, #1
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6859      	ldr	r1, [r3, #4]
 8003914:	460b      	mov	r3, r1
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	0099      	lsls	r1, r3, #2
 800391c:	440b      	add	r3, r1
 800391e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003922:	3301      	adds	r3, #1
 8003924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003928:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	6809      	ldr	r1, [r1, #0]
 8003930:	4313      	orrs	r3, r2
 8003932:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	69da      	ldr	r2, [r3, #28]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	431a      	orrs	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	430a      	orrs	r2, r1
 800394e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800395a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6911      	ldr	r1, [r2, #16]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	68d2      	ldr	r2, [r2, #12]
 8003966:	4311      	orrs	r1, r2
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	430b      	orrs	r3, r1
 800396e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	695a      	ldr	r2, [r3, #20]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f042 0201 	orr.w	r2, r2, #1
 800399a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2220      	movs	r2, #32
 80039a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	000186a0 	.word	0x000186a0
 80039c8:	001e847f 	.word	0x001e847f
 80039cc:	003d08ff 	.word	0x003d08ff
 80039d0:	431bde83 	.word	0x431bde83
 80039d4:	10624dd3 	.word	0x10624dd3

080039d8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af02      	add	r7, sp, #8
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	4608      	mov	r0, r1
 80039e2:	4611      	mov	r1, r2
 80039e4:	461a      	mov	r2, r3
 80039e6:	4603      	mov	r3, r0
 80039e8:	817b      	strh	r3, [r7, #10]
 80039ea:	460b      	mov	r3, r1
 80039ec:	813b      	strh	r3, [r7, #8]
 80039ee:	4613      	mov	r3, r2
 80039f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039f2:	f7ff f841 	bl	8002a78 <HAL_GetTick>
 80039f6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b20      	cmp	r3, #32
 8003a02:	f040 80d9 	bne.w	8003bb8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	2319      	movs	r3, #25
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	496d      	ldr	r1, [pc, #436]	@ (8003bc4 <HAL_I2C_Mem_Write+0x1ec>)
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 fc8b 	bl	800432c <I2C_WaitOnFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	e0cc      	b.n	8003bba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <HAL_I2C_Mem_Write+0x56>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	e0c5      	b.n	8003bba <HAL_I2C_Mem_Write+0x1e2>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d007      	beq.n	8003a54 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0201 	orr.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2221      	movs	r2, #33	@ 0x21
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2240      	movs	r2, #64	@ 0x40
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6a3a      	ldr	r2, [r7, #32]
 8003a7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003a84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	4a4d      	ldr	r2, [pc, #308]	@ (8003bc8 <HAL_I2C_Mem_Write+0x1f0>)
 8003a94:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a96:	88f8      	ldrh	r0, [r7, #6]
 8003a98:	893a      	ldrh	r2, [r7, #8]
 8003a9a:	8979      	ldrh	r1, [r7, #10]
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	68f8      	ldr	r0, [r7, #12]
 8003aa8:	f000 fac2 	bl	8004030 <I2C_RequestMemoryWrite>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d052      	beq.n	8003b58 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e081      	b.n	8003bba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 fd50 	bl	8004560 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00d      	beq.n	8003ae2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	d107      	bne.n	8003ade <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003adc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e06b      	b.n	8003bba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae6:	781a      	ldrb	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af2:	1c5a      	adds	r2, r3, #1
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003afc:	3b01      	subs	r3, #1
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	695b      	ldr	r3, [r3, #20]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b04      	cmp	r3, #4
 8003b1e:	d11b      	bne.n	8003b58 <HAL_I2C_Mem_Write+0x180>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d017      	beq.n	8003b58 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2c:	781a      	ldrb	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b38:	1c5a      	adds	r2, r3, #1
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b42:	3b01      	subs	r3, #1
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	3b01      	subs	r3, #1
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1aa      	bne.n	8003ab6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f000 fd43 	bl	80045f0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00d      	beq.n	8003b8c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b74:	2b04      	cmp	r3, #4
 8003b76:	d107      	bne.n	8003b88 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b86:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e016      	b.n	8003bba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	e000      	b.n	8003bba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003bb8:	2302      	movs	r3, #2
  }
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3718      	adds	r7, #24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	00100002 	.word	0x00100002
 8003bc8:	ffff0000 	.word	0xffff0000

08003bcc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08c      	sub	sp, #48	@ 0x30
 8003bd0:	af02      	add	r7, sp, #8
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	4608      	mov	r0, r1
 8003bd6:	4611      	mov	r1, r2
 8003bd8:	461a      	mov	r2, r3
 8003bda:	4603      	mov	r3, r0
 8003bdc:	817b      	strh	r3, [r7, #10]
 8003bde:	460b      	mov	r3, r1
 8003be0:	813b      	strh	r3, [r7, #8]
 8003be2:	4613      	mov	r3, r2
 8003be4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003be6:	f7fe ff47 	bl	8002a78 <HAL_GetTick>
 8003bea:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b20      	cmp	r3, #32
 8003bf6:	f040 8214 	bne.w	8004022 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	2319      	movs	r3, #25
 8003c00:	2201      	movs	r2, #1
 8003c02:	497b      	ldr	r1, [pc, #492]	@ (8003df0 <HAL_I2C_Mem_Read+0x224>)
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 fb91 	bl	800432c <I2C_WaitOnFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003c10:	2302      	movs	r3, #2
 8003c12:	e207      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d101      	bne.n	8003c22 <HAL_I2C_Mem_Read+0x56>
 8003c1e:	2302      	movs	r3, #2
 8003c20:	e200      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2201      	movs	r2, #1
 8003c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d007      	beq.n	8003c48 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2222      	movs	r2, #34	@ 0x22
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2240      	movs	r2, #64	@ 0x40
 8003c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003c78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7e:	b29a      	uxth	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4a5b      	ldr	r2, [pc, #364]	@ (8003df4 <HAL_I2C_Mem_Read+0x228>)
 8003c88:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c8a:	88f8      	ldrh	r0, [r7, #6]
 8003c8c:	893a      	ldrh	r2, [r7, #8]
 8003c8e:	8979      	ldrh	r1, [r7, #10]
 8003c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c92:	9301      	str	r3, [sp, #4]
 8003c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	4603      	mov	r3, r0
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 fa5e 	bl	800415c <I2C_RequestMemoryRead>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e1bc      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d113      	bne.n	8003cda <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	623b      	str	r3, [r7, #32]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	623b      	str	r3, [r7, #32]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	623b      	str	r3, [r7, #32]
 8003cc6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cd6:	601a      	str	r2, [r3, #0]
 8003cd8:	e190      	b.n	8003ffc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d11b      	bne.n	8003d1a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	61fb      	str	r3, [r7, #28]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	61fb      	str	r3, [r7, #28]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	61fb      	str	r3, [r7, #28]
 8003d06:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	e170      	b.n	8003ffc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d11b      	bne.n	8003d5a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d30:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d42:	2300      	movs	r3, #0
 8003d44:	61bb      	str	r3, [r7, #24]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	61bb      	str	r3, [r7, #24]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	61bb      	str	r3, [r7, #24]
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	e150      	b.n	8003ffc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	617b      	str	r3, [r7, #20]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	617b      	str	r3, [r7, #20]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	617b      	str	r3, [r7, #20]
 8003d6e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003d70:	e144      	b.n	8003ffc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d76:	2b03      	cmp	r3, #3
 8003d78:	f200 80f1 	bhi.w	8003f5e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d123      	bne.n	8003dcc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d86:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 fc79 	bl	8004680 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e145      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	691a      	ldr	r2, [r3, #16]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da2:	b2d2      	uxtb	r2, r2
 8003da4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003daa:	1c5a      	adds	r2, r3, #1
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dca:	e117      	b.n	8003ffc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d14e      	bne.n	8003e72 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dda:	2200      	movs	r2, #0
 8003ddc:	4906      	ldr	r1, [pc, #24]	@ (8003df8 <HAL_I2C_Mem_Read+0x22c>)
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 faa4 	bl	800432c <I2C_WaitOnFlagUntilTimeout>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d008      	beq.n	8003dfc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e11a      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
 8003dee:	bf00      	nop
 8003df0:	00100002 	.word	0x00100002
 8003df4:	ffff0000 	.word	0xffff0000
 8003df8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	691a      	ldr	r2, [r3, #16]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e16:	b2d2      	uxtb	r2, r2
 8003e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1e:	1c5a      	adds	r2, r3, #1
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	691a      	ldr	r2, [r3, #16]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e70:	e0c4      	b.n	8003ffc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e74:	9300      	str	r3, [sp, #0]
 8003e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e78:	2200      	movs	r2, #0
 8003e7a:	496c      	ldr	r1, [pc, #432]	@ (800402c <HAL_I2C_Mem_Read+0x460>)
 8003e7c:	68f8      	ldr	r0, [r7, #12]
 8003e7e:	f000 fa55 	bl	800432c <I2C_WaitOnFlagUntilTimeout>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d001      	beq.n	8003e8c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e0cb      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	691a      	ldr	r2, [r3, #16]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	b2d2      	uxtb	r2, r2
 8003ea8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	1c5a      	adds	r2, r3, #1
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed0:	9300      	str	r3, [sp, #0]
 8003ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	4955      	ldr	r1, [pc, #340]	@ (800402c <HAL_I2C_Mem_Read+0x460>)
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 fa27 	bl	800432c <I2C_WaitOnFlagUntilTimeout>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e09d      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ef6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	691a      	ldr	r2, [r3, #16]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f02:	b2d2      	uxtb	r2, r2
 8003f04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0a:	1c5a      	adds	r2, r3, #1
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f14:	3b01      	subs	r3, #1
 8003f16:	b29a      	uxth	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	691a      	ldr	r2, [r3, #16]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f34:	b2d2      	uxtb	r2, r2
 8003f36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	1c5a      	adds	r2, r3, #1
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f46:	3b01      	subs	r3, #1
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f5c:	e04e      	b.n	8003ffc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f60:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 fb8c 	bl	8004680 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e058      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	691a      	ldr	r2, [r3, #16]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	b2d2      	uxtb	r2, r2
 8003f7e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f84:	1c5a      	adds	r2, r3, #1
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	f003 0304 	and.w	r3, r3, #4
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	d124      	bne.n	8003ffc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb6:	2b03      	cmp	r3, #3
 8003fb8:	d107      	bne.n	8003fca <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fc8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	691a      	ldr	r2, [r3, #16]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd4:	b2d2      	uxtb	r2, r2
 8003fd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fdc:	1c5a      	adds	r2, r3, #1
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	f47f aeb6 	bne.w	8003d72 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2220      	movs	r2, #32
 800400a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800401e:	2300      	movs	r3, #0
 8004020:	e000      	b.n	8004024 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004022:	2302      	movs	r3, #2
  }
}
 8004024:	4618      	mov	r0, r3
 8004026:	3728      	adds	r7, #40	@ 0x28
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	00010004 	.word	0x00010004

08004030 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b088      	sub	sp, #32
 8004034:	af02      	add	r7, sp, #8
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	4608      	mov	r0, r1
 800403a:	4611      	mov	r1, r2
 800403c:	461a      	mov	r2, r3
 800403e:	4603      	mov	r3, r0
 8004040:	817b      	strh	r3, [r7, #10]
 8004042:	460b      	mov	r3, r1
 8004044:	813b      	strh	r3, [r7, #8]
 8004046:	4613      	mov	r3, r2
 8004048:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004058:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800405a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	6a3b      	ldr	r3, [r7, #32]
 8004060:	2200      	movs	r2, #0
 8004062:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004066:	68f8      	ldr	r0, [r7, #12]
 8004068:	f000 f960 	bl	800432c <I2C_WaitOnFlagUntilTimeout>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00d      	beq.n	800408e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004080:	d103      	bne.n	800408a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004088:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e05f      	b.n	800414e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800408e:	897b      	ldrh	r3, [r7, #10]
 8004090:	b2db      	uxtb	r3, r3
 8004092:	461a      	mov	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800409c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	6a3a      	ldr	r2, [r7, #32]
 80040a2:	492d      	ldr	r1, [pc, #180]	@ (8004158 <I2C_RequestMemoryWrite+0x128>)
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f9bb 	bl	8004420 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e04c      	b.n	800414e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040b4:	2300      	movs	r3, #0
 80040b6:	617b      	str	r3, [r7, #20]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	699b      	ldr	r3, [r3, #24]
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040cc:	6a39      	ldr	r1, [r7, #32]
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 fa46 	bl	8004560 <I2C_WaitOnTXEFlagUntilTimeout>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00d      	beq.n	80040f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d107      	bne.n	80040f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e02b      	b.n	800414e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040f6:	88fb      	ldrh	r3, [r7, #6]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d105      	bne.n	8004108 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040fc:	893b      	ldrh	r3, [r7, #8]
 80040fe:	b2da      	uxtb	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	611a      	str	r2, [r3, #16]
 8004106:	e021      	b.n	800414c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004108:	893b      	ldrh	r3, [r7, #8]
 800410a:	0a1b      	lsrs	r3, r3, #8
 800410c:	b29b      	uxth	r3, r3
 800410e:	b2da      	uxtb	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004118:	6a39      	ldr	r1, [r7, #32]
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 fa20 	bl	8004560 <I2C_WaitOnTXEFlagUntilTimeout>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00d      	beq.n	8004142 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412a:	2b04      	cmp	r3, #4
 800412c:	d107      	bne.n	800413e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800413c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e005      	b.n	800414e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004142:	893b      	ldrh	r3, [r7, #8]
 8004144:	b2da      	uxtb	r2, r3
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3718      	adds	r7, #24
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	00010002 	.word	0x00010002

0800415c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b088      	sub	sp, #32
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	4608      	mov	r0, r1
 8004166:	4611      	mov	r1, r2
 8004168:	461a      	mov	r2, r3
 800416a:	4603      	mov	r3, r0
 800416c:	817b      	strh	r3, [r7, #10]
 800416e:	460b      	mov	r3, r1
 8004170:	813b      	strh	r3, [r7, #8]
 8004172:	4613      	mov	r3, r2
 8004174:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004184:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004194:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	6a3b      	ldr	r3, [r7, #32]
 800419c:	2200      	movs	r2, #0
 800419e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 f8c2 	bl	800432c <I2C_WaitOnFlagUntilTimeout>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00d      	beq.n	80041ca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041bc:	d103      	bne.n	80041c6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e0aa      	b.n	8004320 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041ca:	897b      	ldrh	r3, [r7, #10]
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	461a      	mov	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	6a3a      	ldr	r2, [r7, #32]
 80041de:	4952      	ldr	r1, [pc, #328]	@ (8004328 <I2C_RequestMemoryRead+0x1cc>)
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 f91d 	bl	8004420 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e097      	b.n	8004320 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	617b      	str	r3, [r7, #20]
 8004204:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004206:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004208:	6a39      	ldr	r1, [r7, #32]
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 f9a8 	bl	8004560 <I2C_WaitOnTXEFlagUntilTimeout>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00d      	beq.n	8004232 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421a:	2b04      	cmp	r3, #4
 800421c:	d107      	bne.n	800422e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800422c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e076      	b.n	8004320 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004232:	88fb      	ldrh	r3, [r7, #6]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d105      	bne.n	8004244 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004238:	893b      	ldrh	r3, [r7, #8]
 800423a:	b2da      	uxtb	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	611a      	str	r2, [r3, #16]
 8004242:	e021      	b.n	8004288 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004244:	893b      	ldrh	r3, [r7, #8]
 8004246:	0a1b      	lsrs	r3, r3, #8
 8004248:	b29b      	uxth	r3, r3
 800424a:	b2da      	uxtb	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004254:	6a39      	ldr	r1, [r7, #32]
 8004256:	68f8      	ldr	r0, [r7, #12]
 8004258:	f000 f982 	bl	8004560 <I2C_WaitOnTXEFlagUntilTimeout>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00d      	beq.n	800427e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	2b04      	cmp	r3, #4
 8004268:	d107      	bne.n	800427a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004278:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e050      	b.n	8004320 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800427e:	893b      	ldrh	r3, [r7, #8]
 8004280:	b2da      	uxtb	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428a:	6a39      	ldr	r1, [r7, #32]
 800428c:	68f8      	ldr	r0, [r7, #12]
 800428e:	f000 f967 	bl	8004560 <I2C_WaitOnTXEFlagUntilTimeout>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00d      	beq.n	80042b4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429c:	2b04      	cmp	r3, #4
 800429e:	d107      	bne.n	80042b0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e035      	b.n	8004320 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042c2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c6:	9300      	str	r3, [sp, #0]
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80042d0:	68f8      	ldr	r0, [r7, #12]
 80042d2:	f000 f82b 	bl	800432c <I2C_WaitOnFlagUntilTimeout>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00d      	beq.n	80042f8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ea:	d103      	bne.n	80042f4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e013      	b.n	8004320 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80042f8:	897b      	ldrh	r3, [r7, #10]
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	f043 0301 	orr.w	r3, r3, #1
 8004300:	b2da      	uxtb	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430a:	6a3a      	ldr	r2, [r7, #32]
 800430c:	4906      	ldr	r1, [pc, #24]	@ (8004328 <I2C_RequestMemoryRead+0x1cc>)
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 f886 	bl	8004420 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e000      	b.n	8004320 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3718      	adds	r7, #24
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	00010002 	.word	0x00010002

0800432c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	603b      	str	r3, [r7, #0]
 8004338:	4613      	mov	r3, r2
 800433a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800433c:	e048      	b.n	80043d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004344:	d044      	beq.n	80043d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004346:	f7fe fb97 	bl	8002a78 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d302      	bcc.n	800435c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d139      	bne.n	80043d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	0c1b      	lsrs	r3, r3, #16
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b01      	cmp	r3, #1
 8004364:	d10d      	bne.n	8004382 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	695b      	ldr	r3, [r3, #20]
 800436c:	43da      	mvns	r2, r3
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	4013      	ands	r3, r2
 8004372:	b29b      	uxth	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	bf0c      	ite	eq
 8004378:	2301      	moveq	r3, #1
 800437a:	2300      	movne	r3, #0
 800437c:	b2db      	uxtb	r3, r3
 800437e:	461a      	mov	r2, r3
 8004380:	e00c      	b.n	800439c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	43da      	mvns	r2, r3
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	4013      	ands	r3, r2
 800438e:	b29b      	uxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	bf0c      	ite	eq
 8004394:	2301      	moveq	r3, #1
 8004396:	2300      	movne	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	461a      	mov	r2, r3
 800439c:	79fb      	ldrb	r3, [r7, #7]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d116      	bne.n	80043d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043bc:	f043 0220 	orr.w	r2, r3, #32
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e023      	b.n	8004418 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	0c1b      	lsrs	r3, r3, #16
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d10d      	bne.n	80043f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	43da      	mvns	r2, r3
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	4013      	ands	r3, r2
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	bf0c      	ite	eq
 80043ec:	2301      	moveq	r3, #1
 80043ee:	2300      	movne	r3, #0
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	461a      	mov	r2, r3
 80043f4:	e00c      	b.n	8004410 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	43da      	mvns	r2, r3
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	4013      	ands	r3, r2
 8004402:	b29b      	uxth	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	bf0c      	ite	eq
 8004408:	2301      	moveq	r3, #1
 800440a:	2300      	movne	r3, #0
 800440c:	b2db      	uxtb	r3, r3
 800440e:	461a      	mov	r2, r3
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	429a      	cmp	r2, r3
 8004414:	d093      	beq.n	800433e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
 800442c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800442e:	e071      	b.n	8004514 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800443a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800443e:	d123      	bne.n	8004488 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800444e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004458:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2220      	movs	r2, #32
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004474:	f043 0204 	orr.w	r2, r3, #4
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e067      	b.n	8004558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448e:	d041      	beq.n	8004514 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004490:	f7fe faf2 	bl	8002a78 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	429a      	cmp	r2, r3
 800449e:	d302      	bcc.n	80044a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d136      	bne.n	8004514 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	0c1b      	lsrs	r3, r3, #16
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d10c      	bne.n	80044ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	43da      	mvns	r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	4013      	ands	r3, r2
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	bf14      	ite	ne
 80044c2:	2301      	movne	r3, #1
 80044c4:	2300      	moveq	r3, #0
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	e00b      	b.n	80044e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	43da      	mvns	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	4013      	ands	r3, r2
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	bf14      	ite	ne
 80044dc:	2301      	movne	r3, #1
 80044de:	2300      	moveq	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d016      	beq.n	8004514 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	f043 0220 	orr.w	r2, r3, #32
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e021      	b.n	8004558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	0c1b      	lsrs	r3, r3, #16
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b01      	cmp	r3, #1
 800451c:	d10c      	bne.n	8004538 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	43da      	mvns	r2, r3
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	4013      	ands	r3, r2
 800452a:	b29b      	uxth	r3, r3
 800452c:	2b00      	cmp	r3, #0
 800452e:	bf14      	ite	ne
 8004530:	2301      	movne	r3, #1
 8004532:	2300      	moveq	r3, #0
 8004534:	b2db      	uxtb	r3, r3
 8004536:	e00b      	b.n	8004550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	43da      	mvns	r2, r3
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	4013      	ands	r3, r2
 8004544:	b29b      	uxth	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	bf14      	ite	ne
 800454a:	2301      	movne	r3, #1
 800454c:	2300      	moveq	r3, #0
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b00      	cmp	r3, #0
 8004552:	f47f af6d 	bne.w	8004430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800456c:	e034      	b.n	80045d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f000 f8e3 	bl	800473a <I2C_IsAcknowledgeFailed>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e034      	b.n	80045e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004584:	d028      	beq.n	80045d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004586:	f7fe fa77 	bl	8002a78 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	68ba      	ldr	r2, [r7, #8]
 8004592:	429a      	cmp	r2, r3
 8004594:	d302      	bcc.n	800459c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d11d      	bne.n	80045d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a6:	2b80      	cmp	r3, #128	@ 0x80
 80045a8:	d016      	beq.n	80045d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2220      	movs	r2, #32
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c4:	f043 0220 	orr.w	r2, r3, #32
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e007      	b.n	80045e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e2:	2b80      	cmp	r3, #128	@ 0x80
 80045e4:	d1c3      	bne.n	800456e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3710      	adds	r7, #16
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045fc:	e034      	b.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f89b 	bl	800473a <I2C_IsAcknowledgeFailed>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e034      	b.n	8004678 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004614:	d028      	beq.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004616:	f7fe fa2f 	bl	8002a78 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	68ba      	ldr	r2, [r7, #8]
 8004622:	429a      	cmp	r2, r3
 8004624:	d302      	bcc.n	800462c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d11d      	bne.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	f003 0304 	and.w	r3, r3, #4
 8004636:	2b04      	cmp	r3, #4
 8004638:	d016      	beq.n	8004668 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2220      	movs	r2, #32
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004654:	f043 0220 	orr.w	r2, r3, #32
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e007      	b.n	8004678 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	2b04      	cmp	r3, #4
 8004674:	d1c3      	bne.n	80045fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	4618      	mov	r0, r3
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800468c:	e049      	b.n	8004722 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b10      	cmp	r3, #16
 800469a:	d119      	bne.n	80046d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f06f 0210 	mvn.w	r2, #16
 80046a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2220      	movs	r2, #32
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e030      	b.n	8004732 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d0:	f7fe f9d2 	bl	8002a78 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d302      	bcc.n	80046e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d11d      	bne.n	8004722 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f0:	2b40      	cmp	r3, #64	@ 0x40
 80046f2:	d016      	beq.n	8004722 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470e:	f043 0220 	orr.w	r2, r3, #32
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e007      	b.n	8004732 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800472c:	2b40      	cmp	r3, #64	@ 0x40
 800472e:	d1ae      	bne.n	800468e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800474c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004750:	d11b      	bne.n	800478a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800475a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2220      	movs	r2, #32
 8004766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004776:	f043 0204 	orr.w	r2, r3, #4
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d101      	bne.n	80047ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e0cc      	b.n	8004946 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047ac:	4b68      	ldr	r3, [pc, #416]	@ (8004950 <HAL_RCC_ClockConfig+0x1b8>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 030f 	and.w	r3, r3, #15
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d90c      	bls.n	80047d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ba:	4b65      	ldr	r3, [pc, #404]	@ (8004950 <HAL_RCC_ClockConfig+0x1b8>)
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	b2d2      	uxtb	r2, r2
 80047c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047c2:	4b63      	ldr	r3, [pc, #396]	@ (8004950 <HAL_RCC_ClockConfig+0x1b8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	683a      	ldr	r2, [r7, #0]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d001      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e0b8      	b.n	8004946 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d020      	beq.n	8004822 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0304 	and.w	r3, r3, #4
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d005      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047ec:	4b59      	ldr	r3, [pc, #356]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	4a58      	ldr	r2, [pc, #352]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0308 	and.w	r3, r3, #8
 8004800:	2b00      	cmp	r3, #0
 8004802:	d005      	beq.n	8004810 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004804:	4b53      	ldr	r3, [pc, #332]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	4a52      	ldr	r2, [pc, #328]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 800480a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800480e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004810:	4b50      	ldr	r3, [pc, #320]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	494d      	ldr	r1, [pc, #308]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 800481e:	4313      	orrs	r3, r2
 8004820:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d044      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d107      	bne.n	8004846 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004836:	4b47      	ldr	r3, [pc, #284]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d119      	bne.n	8004876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e07f      	b.n	8004946 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	2b02      	cmp	r3, #2
 800484c:	d003      	beq.n	8004856 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004852:	2b03      	cmp	r3, #3
 8004854:	d107      	bne.n	8004866 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004856:	4b3f      	ldr	r3, [pc, #252]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d109      	bne.n	8004876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e06f      	b.n	8004946 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004866:	4b3b      	ldr	r3, [pc, #236]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e067      	b.n	8004946 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004876:	4b37      	ldr	r3, [pc, #220]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f023 0203 	bic.w	r2, r3, #3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	4934      	ldr	r1, [pc, #208]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 8004884:	4313      	orrs	r3, r2
 8004886:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004888:	f7fe f8f6 	bl	8002a78 <HAL_GetTick>
 800488c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488e:	e00a      	b.n	80048a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004890:	f7fe f8f2 	bl	8002a78 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800489e:	4293      	cmp	r3, r2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e04f      	b.n	8004946 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048a6:	4b2b      	ldr	r3, [pc, #172]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 020c 	and.w	r2, r3, #12
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d1eb      	bne.n	8004890 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048b8:	4b25      	ldr	r3, [pc, #148]	@ (8004950 <HAL_RCC_ClockConfig+0x1b8>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 030f 	and.w	r3, r3, #15
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d20c      	bcs.n	80048e0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c6:	4b22      	ldr	r3, [pc, #136]	@ (8004950 <HAL_RCC_ClockConfig+0x1b8>)
 80048c8:	683a      	ldr	r2, [r7, #0]
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ce:	4b20      	ldr	r3, [pc, #128]	@ (8004950 <HAL_RCC_ClockConfig+0x1b8>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d001      	beq.n	80048e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e032      	b.n	8004946 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0304 	and.w	r3, r3, #4
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d008      	beq.n	80048fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048ec:	4b19      	ldr	r3, [pc, #100]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	4916      	ldr	r1, [pc, #88]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0308 	and.w	r3, r3, #8
 8004906:	2b00      	cmp	r3, #0
 8004908:	d009      	beq.n	800491e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800490a:	4b12      	ldr	r3, [pc, #72]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	490e      	ldr	r1, [pc, #56]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	4313      	orrs	r3, r2
 800491c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800491e:	f000 f855 	bl	80049cc <HAL_RCC_GetSysClockFreq>
 8004922:	4602      	mov	r2, r0
 8004924:	4b0b      	ldr	r3, [pc, #44]	@ (8004954 <HAL_RCC_ClockConfig+0x1bc>)
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	091b      	lsrs	r3, r3, #4
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	490a      	ldr	r1, [pc, #40]	@ (8004958 <HAL_RCC_ClockConfig+0x1c0>)
 8004930:	5ccb      	ldrb	r3, [r1, r3]
 8004932:	fa22 f303 	lsr.w	r3, r2, r3
 8004936:	4a09      	ldr	r2, [pc, #36]	@ (800495c <HAL_RCC_ClockConfig+0x1c4>)
 8004938:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800493a:	4b09      	ldr	r3, [pc, #36]	@ (8004960 <HAL_RCC_ClockConfig+0x1c8>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4618      	mov	r0, r3
 8004940:	f7fe f856 	bl	80029f0 <HAL_InitTick>

  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	40023c00 	.word	0x40023c00
 8004954:	40023800 	.word	0x40023800
 8004958:	0800e1bc 	.word	0x0800e1bc
 800495c:	20000000 	.word	0x20000000
 8004960:	20000004 	.word	0x20000004

08004964 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004968:	4b03      	ldr	r3, [pc, #12]	@ (8004978 <HAL_RCC_GetHCLKFreq+0x14>)
 800496a:	681b      	ldr	r3, [r3, #0]
}
 800496c:	4618      	mov	r0, r3
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	20000000 	.word	0x20000000

0800497c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004980:	f7ff fff0 	bl	8004964 <HAL_RCC_GetHCLKFreq>
 8004984:	4602      	mov	r2, r0
 8004986:	4b05      	ldr	r3, [pc, #20]	@ (800499c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	0a9b      	lsrs	r3, r3, #10
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	4903      	ldr	r1, [pc, #12]	@ (80049a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004992:	5ccb      	ldrb	r3, [r1, r3]
 8004994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004998:	4618      	mov	r0, r3
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40023800 	.word	0x40023800
 80049a0:	0800e1cc 	.word	0x0800e1cc

080049a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049a8:	f7ff ffdc 	bl	8004964 <HAL_RCC_GetHCLKFreq>
 80049ac:	4602      	mov	r2, r0
 80049ae:	4b05      	ldr	r3, [pc, #20]	@ (80049c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	0b5b      	lsrs	r3, r3, #13
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	4903      	ldr	r1, [pc, #12]	@ (80049c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ba:	5ccb      	ldrb	r3, [r1, r3]
 80049bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	40023800 	.word	0x40023800
 80049c8:	0800e1cc 	.word	0x0800e1cc

080049cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d0:	b0a6      	sub	sp, #152	@ 0x98
 80049d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80049da:	2300      	movs	r3, #0
 80049dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80049e0:	2300      	movs	r3, #0
 80049e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80049e6:	2300      	movs	r3, #0
 80049e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049f2:	4bc8      	ldr	r3, [pc, #800]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 030c 	and.w	r3, r3, #12
 80049fa:	2b0c      	cmp	r3, #12
 80049fc:	f200 817e 	bhi.w	8004cfc <HAL_RCC_GetSysClockFreq+0x330>
 8004a00:	a201      	add	r2, pc, #4	@ (adr r2, 8004a08 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a06:	bf00      	nop
 8004a08:	08004a3d 	.word	0x08004a3d
 8004a0c:	08004cfd 	.word	0x08004cfd
 8004a10:	08004cfd 	.word	0x08004cfd
 8004a14:	08004cfd 	.word	0x08004cfd
 8004a18:	08004a45 	.word	0x08004a45
 8004a1c:	08004cfd 	.word	0x08004cfd
 8004a20:	08004cfd 	.word	0x08004cfd
 8004a24:	08004cfd 	.word	0x08004cfd
 8004a28:	08004a4d 	.word	0x08004a4d
 8004a2c:	08004cfd 	.word	0x08004cfd
 8004a30:	08004cfd 	.word	0x08004cfd
 8004a34:	08004cfd 	.word	0x08004cfd
 8004a38:	08004bb7 	.word	0x08004bb7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a3c:	4bb6      	ldr	r3, [pc, #728]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x34c>)
 8004a3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004a42:	e15f      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a44:	4bb5      	ldr	r3, [pc, #724]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x350>)
 8004a46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004a4a:	e15b      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a4c:	4bb1      	ldr	r3, [pc, #708]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a58:	4bae      	ldr	r3, [pc, #696]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d031      	beq.n	8004ac8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a64:	4bab      	ldr	r3, [pc, #684]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	099b      	lsrs	r3, r3, #6
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a76:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a78:	2300      	movs	r3, #0
 8004a7a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a7c:	4ba7      	ldr	r3, [pc, #668]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x350>)
 8004a7e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004a82:	462a      	mov	r2, r5
 8004a84:	fb03 f202 	mul.w	r2, r3, r2
 8004a88:	2300      	movs	r3, #0
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	fb01 f303 	mul.w	r3, r1, r3
 8004a90:	4413      	add	r3, r2
 8004a92:	4aa2      	ldr	r2, [pc, #648]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x350>)
 8004a94:	4621      	mov	r1, r4
 8004a96:	fba1 1202 	umull	r1, r2, r1, r2
 8004a9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004a9c:	460a      	mov	r2, r1
 8004a9e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8004aa0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004aa2:	4413      	add	r3, r2
 8004aa4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004aa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004aaa:	2200      	movs	r2, #0
 8004aac:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004aae:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004ab0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ab4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8004ab8:	f7fc f8e6 	bl	8000c88 <__aeabi_uldivmod>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004ac6:	e064      	b.n	8004b92 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ac8:	4b92      	ldr	r3, [pc, #584]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	099b      	lsrs	r3, r3, #6
 8004ace:	2200      	movs	r2, #0
 8004ad0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ad2:	657a      	str	r2, [r7, #84]	@ 0x54
 8004ad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ada:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004adc:	2300      	movs	r3, #0
 8004ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ae0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8004ae4:	4622      	mov	r2, r4
 8004ae6:	462b      	mov	r3, r5
 8004ae8:	f04f 0000 	mov.w	r0, #0
 8004aec:	f04f 0100 	mov.w	r1, #0
 8004af0:	0159      	lsls	r1, r3, #5
 8004af2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004af6:	0150      	lsls	r0, r2, #5
 8004af8:	4602      	mov	r2, r0
 8004afa:	460b      	mov	r3, r1
 8004afc:	4621      	mov	r1, r4
 8004afe:	1a51      	subs	r1, r2, r1
 8004b00:	6139      	str	r1, [r7, #16]
 8004b02:	4629      	mov	r1, r5
 8004b04:	eb63 0301 	sbc.w	r3, r3, r1
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	f04f 0200 	mov.w	r2, #0
 8004b0e:	f04f 0300 	mov.w	r3, #0
 8004b12:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b16:	4659      	mov	r1, fp
 8004b18:	018b      	lsls	r3, r1, #6
 8004b1a:	4651      	mov	r1, sl
 8004b1c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b20:	4651      	mov	r1, sl
 8004b22:	018a      	lsls	r2, r1, #6
 8004b24:	4651      	mov	r1, sl
 8004b26:	ebb2 0801 	subs.w	r8, r2, r1
 8004b2a:	4659      	mov	r1, fp
 8004b2c:	eb63 0901 	sbc.w	r9, r3, r1
 8004b30:	f04f 0200 	mov.w	r2, #0
 8004b34:	f04f 0300 	mov.w	r3, #0
 8004b38:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b3c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b40:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b44:	4690      	mov	r8, r2
 8004b46:	4699      	mov	r9, r3
 8004b48:	4623      	mov	r3, r4
 8004b4a:	eb18 0303 	adds.w	r3, r8, r3
 8004b4e:	60bb      	str	r3, [r7, #8]
 8004b50:	462b      	mov	r3, r5
 8004b52:	eb49 0303 	adc.w	r3, r9, r3
 8004b56:	60fb      	str	r3, [r7, #12]
 8004b58:	f04f 0200 	mov.w	r2, #0
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b64:	4629      	mov	r1, r5
 8004b66:	028b      	lsls	r3, r1, #10
 8004b68:	4621      	mov	r1, r4
 8004b6a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b6e:	4621      	mov	r1, r4
 8004b70:	028a      	lsls	r2, r1, #10
 8004b72:	4610      	mov	r0, r2
 8004b74:	4619      	mov	r1, r3
 8004b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b7e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004b80:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004b84:	f7fc f880 	bl	8000c88 <__aeabi_uldivmod>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b92:	4b60      	ldr	r3, [pc, #384]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	0c1b      	lsrs	r3, r3, #16
 8004b98:	f003 0303 	and.w	r3, r3, #3
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8004ba4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004ba8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004bb4:	e0a6      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bb6:	4b57      	ldr	r3, [pc, #348]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bc2:	4b54      	ldr	r3, [pc, #336]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d02a      	beq.n	8004c24 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bce:	4b51      	ldr	r3, [pc, #324]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	099b      	lsrs	r3, r3, #6
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bdc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004be0:	2100      	movs	r1, #0
 8004be2:	4b4e      	ldr	r3, [pc, #312]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x350>)
 8004be4:	fb03 f201 	mul.w	r2, r3, r1
 8004be8:	2300      	movs	r3, #0
 8004bea:	fb00 f303 	mul.w	r3, r0, r3
 8004bee:	4413      	add	r3, r2
 8004bf0:	4a4a      	ldr	r2, [pc, #296]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x350>)
 8004bf2:	fba0 1202 	umull	r1, r2, r0, r2
 8004bf6:	677a      	str	r2, [r7, #116]	@ 0x74
 8004bf8:	460a      	mov	r2, r1
 8004bfa:	673a      	str	r2, [r7, #112]	@ 0x70
 8004bfc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004bfe:	4413      	add	r3, r2
 8004c00:	677b      	str	r3, [r7, #116]	@ 0x74
 8004c02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c06:	2200      	movs	r2, #0
 8004c08:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c0a:	637a      	str	r2, [r7, #52]	@ 0x34
 8004c0c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004c10:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8004c14:	f7fc f838 	bl	8000c88 <__aeabi_uldivmod>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c22:	e05b      	b.n	8004cdc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c24:	4b3b      	ldr	r3, [pc, #236]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	099b      	lsrs	r3, r3, #6
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c36:	623b      	str	r3, [r7, #32]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c40:	4642      	mov	r2, r8
 8004c42:	464b      	mov	r3, r9
 8004c44:	f04f 0000 	mov.w	r0, #0
 8004c48:	f04f 0100 	mov.w	r1, #0
 8004c4c:	0159      	lsls	r1, r3, #5
 8004c4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c52:	0150      	lsls	r0, r2, #5
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	4641      	mov	r1, r8
 8004c5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c5e:	4649      	mov	r1, r9
 8004c60:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	f04f 0300 	mov.w	r3, #0
 8004c6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c78:	ebb2 040a 	subs.w	r4, r2, sl
 8004c7c:	eb63 050b 	sbc.w	r5, r3, fp
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	00eb      	lsls	r3, r5, #3
 8004c8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c8e:	00e2      	lsls	r2, r4, #3
 8004c90:	4614      	mov	r4, r2
 8004c92:	461d      	mov	r5, r3
 8004c94:	4643      	mov	r3, r8
 8004c96:	18e3      	adds	r3, r4, r3
 8004c98:	603b      	str	r3, [r7, #0]
 8004c9a:	464b      	mov	r3, r9
 8004c9c:	eb45 0303 	adc.w	r3, r5, r3
 8004ca0:	607b      	str	r3, [r7, #4]
 8004ca2:	f04f 0200 	mov.w	r2, #0
 8004ca6:	f04f 0300 	mov.w	r3, #0
 8004caa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cae:	4629      	mov	r1, r5
 8004cb0:	028b      	lsls	r3, r1, #10
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cb8:	4621      	mov	r1, r4
 8004cba:	028a      	lsls	r2, r1, #10
 8004cbc:	4610      	mov	r0, r2
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	61bb      	str	r3, [r7, #24]
 8004cc8:	61fa      	str	r2, [r7, #28]
 8004cca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cce:	f7fb ffdb 	bl	8000c88 <__aeabi_uldivmod>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x348>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	0f1b      	lsrs	r3, r3, #28
 8004ce2:	f003 0307 	and.w	r3, r3, #7
 8004ce6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8004cea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004cee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004cfa:	e003      	b.n	8004d04 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cfc:	4b06      	ldr	r3, [pc, #24]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x34c>)
 8004cfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8004d02:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3798      	adds	r7, #152	@ 0x98
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d12:	bf00      	nop
 8004d14:	40023800 	.word	0x40023800
 8004d18:	00f42400 	.word	0x00f42400
 8004d1c:	017d7840 	.word	0x017d7840

08004d20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d101      	bne.n	8004d32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e28d      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f000 8083 	beq.w	8004e46 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d40:	4b94      	ldr	r3, [pc, #592]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	f003 030c 	and.w	r3, r3, #12
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	d019      	beq.n	8004d80 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d4c:	4b91      	ldr	r3, [pc, #580]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f003 030c 	and.w	r3, r3, #12
        || \
 8004d54:	2b08      	cmp	r3, #8
 8004d56:	d106      	bne.n	8004d66 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d58:	4b8e      	ldr	r3, [pc, #568]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d64:	d00c      	beq.n	8004d80 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d66:	4b8b      	ldr	r3, [pc, #556]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d6e:	2b0c      	cmp	r3, #12
 8004d70:	d112      	bne.n	8004d98 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d72:	4b88      	ldr	r3, [pc, #544]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d7e:	d10b      	bne.n	8004d98 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d80:	4b84      	ldr	r3, [pc, #528]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d05b      	beq.n	8004e44 <HAL_RCC_OscConfig+0x124>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d157      	bne.n	8004e44 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e25a      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da0:	d106      	bne.n	8004db0 <HAL_RCC_OscConfig+0x90>
 8004da2:	4b7c      	ldr	r3, [pc, #496]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a7b      	ldr	r2, [pc, #492]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dac:	6013      	str	r3, [r2, #0]
 8004dae:	e01d      	b.n	8004dec <HAL_RCC_OscConfig+0xcc>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004db8:	d10c      	bne.n	8004dd4 <HAL_RCC_OscConfig+0xb4>
 8004dba:	4b76      	ldr	r3, [pc, #472]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a75      	ldr	r2, [pc, #468]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004dc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dc4:	6013      	str	r3, [r2, #0]
 8004dc6:	4b73      	ldr	r3, [pc, #460]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a72      	ldr	r2, [pc, #456]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd0:	6013      	str	r3, [r2, #0]
 8004dd2:	e00b      	b.n	8004dec <HAL_RCC_OscConfig+0xcc>
 8004dd4:	4b6f      	ldr	r3, [pc, #444]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a6e      	ldr	r2, [pc, #440]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004dda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dde:	6013      	str	r3, [r2, #0]
 8004de0:	4b6c      	ldr	r3, [pc, #432]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a6b      	ldr	r2, [pc, #428]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004de6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d013      	beq.n	8004e1c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df4:	f7fd fe40 	bl	8002a78 <HAL_GetTick>
 8004df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dfa:	e008      	b.n	8004e0e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dfc:	f7fd fe3c 	bl	8002a78 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	2b64      	cmp	r3, #100	@ 0x64
 8004e08:	d901      	bls.n	8004e0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e21f      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e0e:	4b61      	ldr	r3, [pc, #388]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d0f0      	beq.n	8004dfc <HAL_RCC_OscConfig+0xdc>
 8004e1a:	e014      	b.n	8004e46 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1c:	f7fd fe2c 	bl	8002a78 <HAL_GetTick>
 8004e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e24:	f7fd fe28 	bl	8002a78 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b64      	cmp	r3, #100	@ 0x64
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e20b      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e36:	4b57      	ldr	r3, [pc, #348]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1f0      	bne.n	8004e24 <HAL_RCC_OscConfig+0x104>
 8004e42:	e000      	b.n	8004e46 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d06f      	beq.n	8004f32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e52:	4b50      	ldr	r3, [pc, #320]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f003 030c 	and.w	r3, r3, #12
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d017      	beq.n	8004e8e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e5e:	4b4d      	ldr	r3, [pc, #308]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f003 030c 	and.w	r3, r3, #12
        || \
 8004e66:	2b08      	cmp	r3, #8
 8004e68:	d105      	bne.n	8004e76 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e6a:	4b4a      	ldr	r3, [pc, #296]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00b      	beq.n	8004e8e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e76:	4b47      	ldr	r3, [pc, #284]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e7e:	2b0c      	cmp	r3, #12
 8004e80:	d11c      	bne.n	8004ebc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e82:	4b44      	ldr	r3, [pc, #272]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d116      	bne.n	8004ebc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e8e:	4b41      	ldr	r3, [pc, #260]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d005      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x186>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d001      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e1d3      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea6:	4b3b      	ldr	r3, [pc, #236]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	00db      	lsls	r3, r3, #3
 8004eb4:	4937      	ldr	r1, [pc, #220]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eba:	e03a      	b.n	8004f32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d020      	beq.n	8004f06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ec4:	4b34      	ldr	r3, [pc, #208]	@ (8004f98 <HAL_RCC_OscConfig+0x278>)
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eca:	f7fd fdd5 	bl	8002a78 <HAL_GetTick>
 8004ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ed0:	e008      	b.n	8004ee4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ed2:	f7fd fdd1 	bl	8002a78 <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e1b4      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d0f0      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ef0:	4b28      	ldr	r3, [pc, #160]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	00db      	lsls	r3, r3, #3
 8004efe:	4925      	ldr	r1, [pc, #148]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004f00:	4313      	orrs	r3, r2
 8004f02:	600b      	str	r3, [r1, #0]
 8004f04:	e015      	b.n	8004f32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f06:	4b24      	ldr	r3, [pc, #144]	@ (8004f98 <HAL_RCC_OscConfig+0x278>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f0c:	f7fd fdb4 	bl	8002a78 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f14:	f7fd fdb0 	bl	8002a78 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e193      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f26:	4b1b      	ldr	r3, [pc, #108]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0302 	and.w	r3, r3, #2
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1f0      	bne.n	8004f14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0308 	and.w	r3, r3, #8
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d036      	beq.n	8004fac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d016      	beq.n	8004f74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f46:	4b15      	ldr	r3, [pc, #84]	@ (8004f9c <HAL_RCC_OscConfig+0x27c>)
 8004f48:	2201      	movs	r2, #1
 8004f4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f4c:	f7fd fd94 	bl	8002a78 <HAL_GetTick>
 8004f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f52:	e008      	b.n	8004f66 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f54:	f7fd fd90 	bl	8002a78 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d901      	bls.n	8004f66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e173      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f66:	4b0b      	ldr	r3, [pc, #44]	@ (8004f94 <HAL_RCC_OscConfig+0x274>)
 8004f68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d0f0      	beq.n	8004f54 <HAL_RCC_OscConfig+0x234>
 8004f72:	e01b      	b.n	8004fac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f74:	4b09      	ldr	r3, [pc, #36]	@ (8004f9c <HAL_RCC_OscConfig+0x27c>)
 8004f76:	2200      	movs	r2, #0
 8004f78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f7a:	f7fd fd7d 	bl	8002a78 <HAL_GetTick>
 8004f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f80:	e00e      	b.n	8004fa0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f82:	f7fd fd79 	bl	8002a78 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d907      	bls.n	8004fa0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e15c      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
 8004f94:	40023800 	.word	0x40023800
 8004f98:	42470000 	.word	0x42470000
 8004f9c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fa0:	4b8a      	ldr	r3, [pc, #552]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8004fa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1ea      	bne.n	8004f82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 8097 	beq.w	80050e8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fbe:	4b83      	ldr	r3, [pc, #524]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10f      	bne.n	8004fea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fca:	2300      	movs	r3, #0
 8004fcc:	60bb      	str	r3, [r7, #8]
 8004fce:	4b7f      	ldr	r3, [pc, #508]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	4a7e      	ldr	r2, [pc, #504]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8004fd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fda:	4b7c      	ldr	r3, [pc, #496]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe2:	60bb      	str	r3, [r7, #8]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fea:	4b79      	ldr	r3, [pc, #484]	@ (80051d0 <HAL_RCC_OscConfig+0x4b0>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d118      	bne.n	8005028 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ff6:	4b76      	ldr	r3, [pc, #472]	@ (80051d0 <HAL_RCC_OscConfig+0x4b0>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a75      	ldr	r2, [pc, #468]	@ (80051d0 <HAL_RCC_OscConfig+0x4b0>)
 8004ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005002:	f7fd fd39 	bl	8002a78 <HAL_GetTick>
 8005006:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005008:	e008      	b.n	800501c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800500a:	f7fd fd35 	bl	8002a78 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	2b02      	cmp	r3, #2
 8005016:	d901      	bls.n	800501c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e118      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800501c:	4b6c      	ldr	r3, [pc, #432]	@ (80051d0 <HAL_RCC_OscConfig+0x4b0>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005024:	2b00      	cmp	r3, #0
 8005026:	d0f0      	beq.n	800500a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d106      	bne.n	800503e <HAL_RCC_OscConfig+0x31e>
 8005030:	4b66      	ldr	r3, [pc, #408]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005034:	4a65      	ldr	r2, [pc, #404]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005036:	f043 0301 	orr.w	r3, r3, #1
 800503a:	6713      	str	r3, [r2, #112]	@ 0x70
 800503c:	e01c      	b.n	8005078 <HAL_RCC_OscConfig+0x358>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2b05      	cmp	r3, #5
 8005044:	d10c      	bne.n	8005060 <HAL_RCC_OscConfig+0x340>
 8005046:	4b61      	ldr	r3, [pc, #388]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504a:	4a60      	ldr	r2, [pc, #384]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 800504c:	f043 0304 	orr.w	r3, r3, #4
 8005050:	6713      	str	r3, [r2, #112]	@ 0x70
 8005052:	4b5e      	ldr	r3, [pc, #376]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005056:	4a5d      	ldr	r2, [pc, #372]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005058:	f043 0301 	orr.w	r3, r3, #1
 800505c:	6713      	str	r3, [r2, #112]	@ 0x70
 800505e:	e00b      	b.n	8005078 <HAL_RCC_OscConfig+0x358>
 8005060:	4b5a      	ldr	r3, [pc, #360]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005064:	4a59      	ldr	r2, [pc, #356]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005066:	f023 0301 	bic.w	r3, r3, #1
 800506a:	6713      	str	r3, [r2, #112]	@ 0x70
 800506c:	4b57      	ldr	r3, [pc, #348]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 800506e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005070:	4a56      	ldr	r2, [pc, #344]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005072:	f023 0304 	bic.w	r3, r3, #4
 8005076:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d015      	beq.n	80050ac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005080:	f7fd fcfa 	bl	8002a78 <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005086:	e00a      	b.n	800509e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005088:	f7fd fcf6 	bl	8002a78 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005096:	4293      	cmp	r3, r2
 8005098:	d901      	bls.n	800509e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e0d7      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800509e:	4b4b      	ldr	r3, [pc, #300]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 80050a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050a2:	f003 0302 	and.w	r3, r3, #2
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d0ee      	beq.n	8005088 <HAL_RCC_OscConfig+0x368>
 80050aa:	e014      	b.n	80050d6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ac:	f7fd fce4 	bl	8002a78 <HAL_GetTick>
 80050b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050b2:	e00a      	b.n	80050ca <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050b4:	f7fd fce0 	bl	8002a78 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d901      	bls.n	80050ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e0c1      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ca:	4b40      	ldr	r3, [pc, #256]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 80050cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1ee      	bne.n	80050b4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050d6:	7dfb      	ldrb	r3, [r7, #23]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d105      	bne.n	80050e8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050dc:	4b3b      	ldr	r3, [pc, #236]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 80050de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e0:	4a3a      	ldr	r2, [pc, #232]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 80050e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 80ad 	beq.w	800524c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050f2:	4b36      	ldr	r3, [pc, #216]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f003 030c 	and.w	r3, r3, #12
 80050fa:	2b08      	cmp	r3, #8
 80050fc:	d060      	beq.n	80051c0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	2b02      	cmp	r3, #2
 8005104:	d145      	bne.n	8005192 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005106:	4b33      	ldr	r3, [pc, #204]	@ (80051d4 <HAL_RCC_OscConfig+0x4b4>)
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800510c:	f7fd fcb4 	bl	8002a78 <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005112:	e008      	b.n	8005126 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005114:	f7fd fcb0 	bl	8002a78 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b02      	cmp	r3, #2
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e093      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005126:	4b29      	ldr	r3, [pc, #164]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1f0      	bne.n	8005114 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	69da      	ldr	r2, [r3, #28]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	431a      	orrs	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005140:	019b      	lsls	r3, r3, #6
 8005142:	431a      	orrs	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005148:	085b      	lsrs	r3, r3, #1
 800514a:	3b01      	subs	r3, #1
 800514c:	041b      	lsls	r3, r3, #16
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005154:	061b      	lsls	r3, r3, #24
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800515c:	071b      	lsls	r3, r3, #28
 800515e:	491b      	ldr	r1, [pc, #108]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005160:	4313      	orrs	r3, r2
 8005162:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005164:	4b1b      	ldr	r3, [pc, #108]	@ (80051d4 <HAL_RCC_OscConfig+0x4b4>)
 8005166:	2201      	movs	r2, #1
 8005168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800516a:	f7fd fc85 	bl	8002a78 <HAL_GetTick>
 800516e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005170:	e008      	b.n	8005184 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005172:	f7fd fc81 	bl	8002a78 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d901      	bls.n	8005184 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e064      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005184:	4b11      	ldr	r3, [pc, #68]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d0f0      	beq.n	8005172 <HAL_RCC_OscConfig+0x452>
 8005190:	e05c      	b.n	800524c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005192:	4b10      	ldr	r3, [pc, #64]	@ (80051d4 <HAL_RCC_OscConfig+0x4b4>)
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005198:	f7fd fc6e 	bl	8002a78 <HAL_GetTick>
 800519c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800519e:	e008      	b.n	80051b2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a0:	f7fd fc6a 	bl	8002a78 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e04d      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051b2:	4b06      	ldr	r3, [pc, #24]	@ (80051cc <HAL_RCC_OscConfig+0x4ac>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1f0      	bne.n	80051a0 <HAL_RCC_OscConfig+0x480>
 80051be:	e045      	b.n	800524c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d107      	bne.n	80051d8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e040      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
 80051cc:	40023800 	.word	0x40023800
 80051d0:	40007000 	.word	0x40007000
 80051d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005258 <HAL_RCC_OscConfig+0x538>)
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	699b      	ldr	r3, [r3, #24]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d030      	beq.n	8005248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d129      	bne.n	8005248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051fe:	429a      	cmp	r2, r3
 8005200:	d122      	bne.n	8005248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005208:	4013      	ands	r3, r2
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800520e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005210:	4293      	cmp	r3, r2
 8005212:	d119      	bne.n	8005248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800521e:	085b      	lsrs	r3, r3, #1
 8005220:	3b01      	subs	r3, #1
 8005222:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005224:	429a      	cmp	r2, r3
 8005226:	d10f      	bne.n	8005248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005232:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005234:	429a      	cmp	r2, r3
 8005236:	d107      	bne.n	8005248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005242:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005244:	429a      	cmp	r2, r3
 8005246:	d001      	beq.n	800524c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e000      	b.n	800524e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3718      	adds	r7, #24
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	40023800 	.word	0x40023800

0800525c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e041      	b.n	80052f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b00      	cmp	r3, #0
 8005278:	d106      	bne.n	8005288 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7fc fdd0 	bl	8001e28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2202      	movs	r2, #2
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	3304      	adds	r3, #4
 8005298:	4619      	mov	r1, r3
 800529a:	4610      	mov	r0, r2
 800529c:	f000 fb28 	bl	80058f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3708      	adds	r7, #8
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}

080052fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052fa:	b580      	push	{r7, lr}
 80052fc:	b082      	sub	sp, #8
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d101      	bne.n	800530c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e041      	b.n	8005390 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005312:	b2db      	uxtb	r3, r3
 8005314:	2b00      	cmp	r3, #0
 8005316:	d106      	bne.n	8005326 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f7fc fdfb 	bl	8001f1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2202      	movs	r2, #2
 800532a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	3304      	adds	r3, #4
 8005336:	4619      	mov	r1, r3
 8005338:	4610      	mov	r0, r2
 800533a:	f000 fad9 	bl	80058f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3708      	adds	r7, #8
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}

08005398 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d020      	beq.n	80053fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01b      	beq.n	80053fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f06f 0202 	mvn.w	r2, #2
 80053cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	f003 0303 	and.w	r3, r3, #3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d003      	beq.n	80053ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fa65 	bl	80058b2 <HAL_TIM_IC_CaptureCallback>
 80053e8:	e005      	b.n	80053f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 fa57 	bl	800589e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 fa68 	bl	80058c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 0304 	and.w	r3, r3, #4
 8005402:	2b00      	cmp	r3, #0
 8005404:	d020      	beq.n	8005448 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	2b00      	cmp	r3, #0
 800540e:	d01b      	beq.n	8005448 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f06f 0204 	mvn.w	r2, #4
 8005418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 fa3f 	bl	80058b2 <HAL_TIM_IC_CaptureCallback>
 8005434:	e005      	b.n	8005442 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fa31 	bl	800589e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 fa42 	bl	80058c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d020      	beq.n	8005494 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f003 0308 	and.w	r3, r3, #8
 8005458:	2b00      	cmp	r3, #0
 800545a:	d01b      	beq.n	8005494 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f06f 0208 	mvn.w	r2, #8
 8005464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2204      	movs	r2, #4
 800546a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	f003 0303 	and.w	r3, r3, #3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 fa19 	bl	80058b2 <HAL_TIM_IC_CaptureCallback>
 8005480:	e005      	b.n	800548e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 fa0b 	bl	800589e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 fa1c 	bl	80058c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f003 0310 	and.w	r3, r3, #16
 800549a:	2b00      	cmp	r3, #0
 800549c:	d020      	beq.n	80054e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f003 0310 	and.w	r3, r3, #16
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d01b      	beq.n	80054e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f06f 0210 	mvn.w	r2, #16
 80054b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2208      	movs	r2, #8
 80054b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d003      	beq.n	80054ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f9f3 	bl	80058b2 <HAL_TIM_IC_CaptureCallback>
 80054cc:	e005      	b.n	80054da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f9e5 	bl	800589e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f000 f9f6 	bl	80058c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00c      	beq.n	8005504 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d007      	beq.n	8005504 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f06f 0201 	mvn.w	r2, #1
 80054fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f9c3 	bl	800588a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00c      	beq.n	8005528 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005514:	2b00      	cmp	r3, #0
 8005516:	d007      	beq.n	8005528 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 fd60 	bl	8005fe8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00c      	beq.n	800554c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005538:	2b00      	cmp	r3, #0
 800553a:	d007      	beq.n	800554c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f9c7 	bl	80058da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	f003 0320 	and.w	r3, r3, #32
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00c      	beq.n	8005570 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f003 0320 	and.w	r3, r3, #32
 800555c:	2b00      	cmp	r3, #0
 800555e:	d007      	beq.n	8005570 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f06f 0220 	mvn.w	r2, #32
 8005568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 fd32 	bl	8005fd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005570:	bf00      	nop
 8005572:	3710      	adds	r7, #16
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b086      	sub	sp, #24
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005584:	2300      	movs	r3, #0
 8005586:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800558e:	2b01      	cmp	r3, #1
 8005590:	d101      	bne.n	8005596 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005592:	2302      	movs	r3, #2
 8005594:	e0ae      	b.n	80056f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2201      	movs	r2, #1
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2b0c      	cmp	r3, #12
 80055a2:	f200 809f 	bhi.w	80056e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80055a6:	a201      	add	r2, pc, #4	@ (adr r2, 80055ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ac:	080055e1 	.word	0x080055e1
 80055b0:	080056e5 	.word	0x080056e5
 80055b4:	080056e5 	.word	0x080056e5
 80055b8:	080056e5 	.word	0x080056e5
 80055bc:	08005621 	.word	0x08005621
 80055c0:	080056e5 	.word	0x080056e5
 80055c4:	080056e5 	.word	0x080056e5
 80055c8:	080056e5 	.word	0x080056e5
 80055cc:	08005663 	.word	0x08005663
 80055d0:	080056e5 	.word	0x080056e5
 80055d4:	080056e5 	.word	0x080056e5
 80055d8:	080056e5 	.word	0x080056e5
 80055dc:	080056a3 	.word	0x080056a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68b9      	ldr	r1, [r7, #8]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 fa2e 	bl	8005a48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699a      	ldr	r2, [r3, #24]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 0208 	orr.w	r2, r2, #8
 80055fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699a      	ldr	r2, [r3, #24]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0204 	bic.w	r2, r2, #4
 800560a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6999      	ldr	r1, [r3, #24]
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	691a      	ldr	r2, [r3, #16]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	430a      	orrs	r2, r1
 800561c:	619a      	str	r2, [r3, #24]
      break;
 800561e:	e064      	b.n	80056ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68b9      	ldr	r1, [r7, #8]
 8005626:	4618      	mov	r0, r3
 8005628:	f000 fa7e 	bl	8005b28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699a      	ldr	r2, [r3, #24]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800563a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699a      	ldr	r2, [r3, #24]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800564a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6999      	ldr	r1, [r3, #24]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	021a      	lsls	r2, r3, #8
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	619a      	str	r2, [r3, #24]
      break;
 8005660:	e043      	b.n	80056ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68b9      	ldr	r1, [r7, #8]
 8005668:	4618      	mov	r0, r3
 800566a:	f000 fad3 	bl	8005c14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69da      	ldr	r2, [r3, #28]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f042 0208 	orr.w	r2, r2, #8
 800567c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69da      	ldr	r2, [r3, #28]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f022 0204 	bic.w	r2, r2, #4
 800568c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	69d9      	ldr	r1, [r3, #28]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	691a      	ldr	r2, [r3, #16]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	430a      	orrs	r2, r1
 800569e:	61da      	str	r2, [r3, #28]
      break;
 80056a0:	e023      	b.n	80056ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68b9      	ldr	r1, [r7, #8]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 fb27 	bl	8005cfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	69da      	ldr	r2, [r3, #28]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69da      	ldr	r2, [r3, #28]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69d9      	ldr	r1, [r3, #28]
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	021a      	lsls	r2, r3, #8
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	61da      	str	r2, [r3, #28]
      break;
 80056e2:	e002      	b.n	80056ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	75fb      	strb	r3, [r7, #23]
      break;
 80056e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3718      	adds	r7, #24
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_TIM_ConfigClockSource+0x1c>
 8005714:	2302      	movs	r3, #2
 8005716:	e0b4      	b.n	8005882 <HAL_TIM_ConfigClockSource+0x186>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2202      	movs	r2, #2
 8005724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005736:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800573e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68ba      	ldr	r2, [r7, #8]
 8005746:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005750:	d03e      	beq.n	80057d0 <HAL_TIM_ConfigClockSource+0xd4>
 8005752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005756:	f200 8087 	bhi.w	8005868 <HAL_TIM_ConfigClockSource+0x16c>
 800575a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800575e:	f000 8086 	beq.w	800586e <HAL_TIM_ConfigClockSource+0x172>
 8005762:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005766:	d87f      	bhi.n	8005868 <HAL_TIM_ConfigClockSource+0x16c>
 8005768:	2b70      	cmp	r3, #112	@ 0x70
 800576a:	d01a      	beq.n	80057a2 <HAL_TIM_ConfigClockSource+0xa6>
 800576c:	2b70      	cmp	r3, #112	@ 0x70
 800576e:	d87b      	bhi.n	8005868 <HAL_TIM_ConfigClockSource+0x16c>
 8005770:	2b60      	cmp	r3, #96	@ 0x60
 8005772:	d050      	beq.n	8005816 <HAL_TIM_ConfigClockSource+0x11a>
 8005774:	2b60      	cmp	r3, #96	@ 0x60
 8005776:	d877      	bhi.n	8005868 <HAL_TIM_ConfigClockSource+0x16c>
 8005778:	2b50      	cmp	r3, #80	@ 0x50
 800577a:	d03c      	beq.n	80057f6 <HAL_TIM_ConfigClockSource+0xfa>
 800577c:	2b50      	cmp	r3, #80	@ 0x50
 800577e:	d873      	bhi.n	8005868 <HAL_TIM_ConfigClockSource+0x16c>
 8005780:	2b40      	cmp	r3, #64	@ 0x40
 8005782:	d058      	beq.n	8005836 <HAL_TIM_ConfigClockSource+0x13a>
 8005784:	2b40      	cmp	r3, #64	@ 0x40
 8005786:	d86f      	bhi.n	8005868 <HAL_TIM_ConfigClockSource+0x16c>
 8005788:	2b30      	cmp	r3, #48	@ 0x30
 800578a:	d064      	beq.n	8005856 <HAL_TIM_ConfigClockSource+0x15a>
 800578c:	2b30      	cmp	r3, #48	@ 0x30
 800578e:	d86b      	bhi.n	8005868 <HAL_TIM_ConfigClockSource+0x16c>
 8005790:	2b20      	cmp	r3, #32
 8005792:	d060      	beq.n	8005856 <HAL_TIM_ConfigClockSource+0x15a>
 8005794:	2b20      	cmp	r3, #32
 8005796:	d867      	bhi.n	8005868 <HAL_TIM_ConfigClockSource+0x16c>
 8005798:	2b00      	cmp	r3, #0
 800579a:	d05c      	beq.n	8005856 <HAL_TIM_ConfigClockSource+0x15a>
 800579c:	2b10      	cmp	r3, #16
 800579e:	d05a      	beq.n	8005856 <HAL_TIM_ConfigClockSource+0x15a>
 80057a0:	e062      	b.n	8005868 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80057b2:	f000 fb73 	bl	8005e9c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80057c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	609a      	str	r2, [r3, #8]
      break;
 80057ce:	e04f      	b.n	8005870 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80057e0:	f000 fb5c 	bl	8005e9c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	689a      	ldr	r2, [r3, #8]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80057f2:	609a      	str	r2, [r3, #8]
      break;
 80057f4:	e03c      	b.n	8005870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005802:	461a      	mov	r2, r3
 8005804:	f000 fad0 	bl	8005da8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2150      	movs	r1, #80	@ 0x50
 800580e:	4618      	mov	r0, r3
 8005810:	f000 fb29 	bl	8005e66 <TIM_ITRx_SetConfig>
      break;
 8005814:	e02c      	b.n	8005870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005822:	461a      	mov	r2, r3
 8005824:	f000 faef 	bl	8005e06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2160      	movs	r1, #96	@ 0x60
 800582e:	4618      	mov	r0, r3
 8005830:	f000 fb19 	bl	8005e66 <TIM_ITRx_SetConfig>
      break;
 8005834:	e01c      	b.n	8005870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005842:	461a      	mov	r2, r3
 8005844:	f000 fab0 	bl	8005da8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2140      	movs	r1, #64	@ 0x40
 800584e:	4618      	mov	r0, r3
 8005850:	f000 fb09 	bl	8005e66 <TIM_ITRx_SetConfig>
      break;
 8005854:	e00c      	b.n	8005870 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4619      	mov	r1, r3
 8005860:	4610      	mov	r0, r2
 8005862:	f000 fb00 	bl	8005e66 <TIM_ITRx_SetConfig>
      break;
 8005866:	e003      	b.n	8005870 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	73fb      	strb	r3, [r7, #15]
      break;
 800586c:	e000      	b.n	8005870 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800586e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005880:	7bfb      	ldrb	r3, [r7, #15]
}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800588a:	b480      	push	{r7}
 800588c:	b083      	sub	sp, #12
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005892:	bf00      	nop
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr

0800589e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800589e:	b480      	push	{r7}
 80058a0:	b083      	sub	sp, #12
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058a6:	bf00      	nop
 80058a8:	370c      	adds	r7, #12
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr

080058b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058b2:	b480      	push	{r7}
 80058b4:	b083      	sub	sp, #12
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058ba:	bf00      	nop
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b083      	sub	sp, #12
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058ce:	bf00      	nop
 80058d0:	370c      	adds	r7, #12
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr

080058da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058da:	b480      	push	{r7}
 80058dc:	b083      	sub	sp, #12
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058e2:	bf00      	nop
 80058e4:	370c      	adds	r7, #12
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
	...

080058f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a46      	ldr	r2, [pc, #280]	@ (8005a1c <TIM_Base_SetConfig+0x12c>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d013      	beq.n	8005930 <TIM_Base_SetConfig+0x40>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800590e:	d00f      	beq.n	8005930 <TIM_Base_SetConfig+0x40>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a43      	ldr	r2, [pc, #268]	@ (8005a20 <TIM_Base_SetConfig+0x130>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d00b      	beq.n	8005930 <TIM_Base_SetConfig+0x40>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a42      	ldr	r2, [pc, #264]	@ (8005a24 <TIM_Base_SetConfig+0x134>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d007      	beq.n	8005930 <TIM_Base_SetConfig+0x40>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a41      	ldr	r2, [pc, #260]	@ (8005a28 <TIM_Base_SetConfig+0x138>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d003      	beq.n	8005930 <TIM_Base_SetConfig+0x40>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a40      	ldr	r2, [pc, #256]	@ (8005a2c <TIM_Base_SetConfig+0x13c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d108      	bne.n	8005942 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005936:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	4313      	orrs	r3, r2
 8005940:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a35      	ldr	r2, [pc, #212]	@ (8005a1c <TIM_Base_SetConfig+0x12c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d02b      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005950:	d027      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a32      	ldr	r2, [pc, #200]	@ (8005a20 <TIM_Base_SetConfig+0x130>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d023      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a31      	ldr	r2, [pc, #196]	@ (8005a24 <TIM_Base_SetConfig+0x134>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d01f      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a30      	ldr	r2, [pc, #192]	@ (8005a28 <TIM_Base_SetConfig+0x138>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d01b      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a2f      	ldr	r2, [pc, #188]	@ (8005a2c <TIM_Base_SetConfig+0x13c>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d017      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a2e      	ldr	r2, [pc, #184]	@ (8005a30 <TIM_Base_SetConfig+0x140>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d013      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a2d      	ldr	r2, [pc, #180]	@ (8005a34 <TIM_Base_SetConfig+0x144>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d00f      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a2c      	ldr	r2, [pc, #176]	@ (8005a38 <TIM_Base_SetConfig+0x148>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d00b      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a2b      	ldr	r2, [pc, #172]	@ (8005a3c <TIM_Base_SetConfig+0x14c>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d007      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a2a      	ldr	r2, [pc, #168]	@ (8005a40 <TIM_Base_SetConfig+0x150>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d003      	beq.n	80059a2 <TIM_Base_SetConfig+0xb2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a29      	ldr	r2, [pc, #164]	@ (8005a44 <TIM_Base_SetConfig+0x154>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d108      	bne.n	80059b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	4313      	orrs	r3, r2
 80059c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	689a      	ldr	r2, [r3, #8]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a10      	ldr	r2, [pc, #64]	@ (8005a1c <TIM_Base_SetConfig+0x12c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d003      	beq.n	80059e8 <TIM_Base_SetConfig+0xf8>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a12      	ldr	r2, [pc, #72]	@ (8005a2c <TIM_Base_SetConfig+0x13c>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d103      	bne.n	80059f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	691a      	ldr	r2, [r3, #16]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d105      	bne.n	8005a0e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	691b      	ldr	r3, [r3, #16]
 8005a06:	f023 0201 	bic.w	r2, r3, #1
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	611a      	str	r2, [r3, #16]
  }
}
 8005a0e:	bf00      	nop
 8005a10:	3714      	adds	r7, #20
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	40010000 	.word	0x40010000
 8005a20:	40000400 	.word	0x40000400
 8005a24:	40000800 	.word	0x40000800
 8005a28:	40000c00 	.word	0x40000c00
 8005a2c:	40010400 	.word	0x40010400
 8005a30:	40014000 	.word	0x40014000
 8005a34:	40014400 	.word	0x40014400
 8005a38:	40014800 	.word	0x40014800
 8005a3c:	40001800 	.word	0x40001800
 8005a40:	40001c00 	.word	0x40001c00
 8005a44:	40002000 	.word	0x40002000

08005a48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b087      	sub	sp, #28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a1b      	ldr	r3, [r3, #32]
 8005a5c:	f023 0201 	bic.w	r2, r3, #1
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f023 0303 	bic.w	r3, r3, #3
 8005a7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	f023 0302 	bic.w	r3, r3, #2
 8005a90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a20      	ldr	r2, [pc, #128]	@ (8005b20 <TIM_OC1_SetConfig+0xd8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d003      	beq.n	8005aac <TIM_OC1_SetConfig+0x64>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8005b24 <TIM_OC1_SetConfig+0xdc>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d10c      	bne.n	8005ac6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f023 0308 	bic.w	r3, r3, #8
 8005ab2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	697a      	ldr	r2, [r7, #20]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	f023 0304 	bic.w	r3, r3, #4
 8005ac4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a15      	ldr	r2, [pc, #84]	@ (8005b20 <TIM_OC1_SetConfig+0xd8>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d003      	beq.n	8005ad6 <TIM_OC1_SetConfig+0x8e>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a14      	ldr	r2, [pc, #80]	@ (8005b24 <TIM_OC1_SetConfig+0xdc>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d111      	bne.n	8005afa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005adc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ae4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	699b      	ldr	r3, [r3, #24]
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	68fa      	ldr	r2, [r7, #12]
 8005b04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	685a      	ldr	r2, [r3, #4]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	697a      	ldr	r2, [r7, #20]
 8005b12:	621a      	str	r2, [r3, #32]
}
 8005b14:	bf00      	nop
 8005b16:	371c      	adds	r7, #28
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	40010000 	.word	0x40010000
 8005b24:	40010400 	.word	0x40010400

08005b28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b087      	sub	sp, #28
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	f023 0210 	bic.w	r2, r3, #16
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	021b      	lsls	r3, r3, #8
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	f023 0320 	bic.w	r3, r3, #32
 8005b72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	011b      	lsls	r3, r3, #4
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a22      	ldr	r2, [pc, #136]	@ (8005c0c <TIM_OC2_SetConfig+0xe4>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d003      	beq.n	8005b90 <TIM_OC2_SetConfig+0x68>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a21      	ldr	r2, [pc, #132]	@ (8005c10 <TIM_OC2_SetConfig+0xe8>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d10d      	bne.n	8005bac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	011b      	lsls	r3, r3, #4
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005baa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	4a17      	ldr	r2, [pc, #92]	@ (8005c0c <TIM_OC2_SetConfig+0xe4>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d003      	beq.n	8005bbc <TIM_OC2_SetConfig+0x94>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a16      	ldr	r2, [pc, #88]	@ (8005c10 <TIM_OC2_SetConfig+0xe8>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d113      	bne.n	8005be4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005bc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005bca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	693a      	ldr	r2, [r7, #16]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	621a      	str	r2, [r3, #32]
}
 8005bfe:	bf00      	nop
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	40010000 	.word	0x40010000
 8005c10:	40010400 	.word	0x40010400

08005c14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b087      	sub	sp, #28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	69db      	ldr	r3, [r3, #28]
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 0303 	bic.w	r3, r3, #3
 8005c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	021b      	lsls	r3, r3, #8
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a21      	ldr	r2, [pc, #132]	@ (8005cf4 <TIM_OC3_SetConfig+0xe0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d003      	beq.n	8005c7a <TIM_OC3_SetConfig+0x66>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a20      	ldr	r2, [pc, #128]	@ (8005cf8 <TIM_OC3_SetConfig+0xe4>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d10d      	bne.n	8005c96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	021b      	lsls	r3, r3, #8
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a16      	ldr	r2, [pc, #88]	@ (8005cf4 <TIM_OC3_SetConfig+0xe0>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d003      	beq.n	8005ca6 <TIM_OC3_SetConfig+0x92>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a15      	ldr	r2, [pc, #84]	@ (8005cf8 <TIM_OC3_SetConfig+0xe4>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d113      	bne.n	8005cce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005cb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	011b      	lsls	r3, r3, #4
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	011b      	lsls	r3, r3, #4
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	697a      	ldr	r2, [r7, #20]
 8005ce6:	621a      	str	r2, [r3, #32]
}
 8005ce8:	bf00      	nop
 8005cea:	371c      	adds	r7, #28
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr
 8005cf4:	40010000 	.word	0x40010000
 8005cf8:	40010400 	.word	0x40010400

08005cfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	69db      	ldr	r3, [r3, #28]
 8005d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	021b      	lsls	r3, r3, #8
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	031b      	lsls	r3, r3, #12
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a12      	ldr	r2, [pc, #72]	@ (8005da0 <TIM_OC4_SetConfig+0xa4>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d003      	beq.n	8005d64 <TIM_OC4_SetConfig+0x68>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a11      	ldr	r2, [pc, #68]	@ (8005da4 <TIM_OC4_SetConfig+0xa8>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d109      	bne.n	8005d78 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	019b      	lsls	r3, r3, #6
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685a      	ldr	r2, [r3, #4]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	621a      	str	r2, [r3, #32]
}
 8005d92:	bf00      	nop
 8005d94:	371c      	adds	r7, #28
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	40010000 	.word	0x40010000
 8005da4:	40010400 	.word	0x40010400

08005da8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6a1b      	ldr	r3, [r3, #32]
 8005db8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6a1b      	ldr	r3, [r3, #32]
 8005dbe:	f023 0201 	bic.w	r2, r3, #1
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	011b      	lsls	r3, r3, #4
 8005dd8:	693a      	ldr	r2, [r7, #16]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f023 030a 	bic.w	r3, r3, #10
 8005de4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	621a      	str	r2, [r3, #32]
}
 8005dfa:	bf00      	nop
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e06:	b480      	push	{r7}
 8005e08:	b087      	sub	sp, #28
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	60b9      	str	r1, [r7, #8]
 8005e10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	f023 0210 	bic.w	r2, r3, #16
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	031b      	lsls	r3, r3, #12
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e42:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	011b      	lsls	r3, r3, #4
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	693a      	ldr	r2, [r7, #16]
 8005e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	621a      	str	r2, [r3, #32]
}
 8005e5a:	bf00      	nop
 8005e5c:	371c      	adds	r7, #28
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e66:	b480      	push	{r7}
 8005e68:	b085      	sub	sp, #20
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
 8005e6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e7e:	683a      	ldr	r2, [r7, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	f043 0307 	orr.w	r3, r3, #7
 8005e88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	609a      	str	r2, [r3, #8]
}
 8005e90:	bf00      	nop
 8005e92:	3714      	adds	r7, #20
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b087      	sub	sp, #28
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]
 8005ea8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005eb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	021a      	lsls	r2, r3, #8
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	609a      	str	r2, [r3, #8]
}
 8005ed0:	bf00      	nop
 8005ed2:	371c      	adds	r7, #28
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d101      	bne.n	8005ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	e05a      	b.n	8005faa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68fa      	ldr	r2, [r7, #12]
 8005f2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a21      	ldr	r2, [pc, #132]	@ (8005fb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d022      	beq.n	8005f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f40:	d01d      	beq.n	8005f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a1d      	ldr	r2, [pc, #116]	@ (8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d018      	beq.n	8005f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a1b      	ldr	r2, [pc, #108]	@ (8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d013      	beq.n	8005f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a1a      	ldr	r2, [pc, #104]	@ (8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d00e      	beq.n	8005f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a18      	ldr	r2, [pc, #96]	@ (8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d009      	beq.n	8005f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a17      	ldr	r2, [pc, #92]	@ (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d004      	beq.n	8005f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a15      	ldr	r2, [pc, #84]	@ (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d10c      	bne.n	8005f98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	68ba      	ldr	r2, [r7, #8]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68ba      	ldr	r2, [r7, #8]
 8005f96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	40010000 	.word	0x40010000
 8005fbc:	40000400 	.word	0x40000400
 8005fc0:	40000800 	.word	0x40000800
 8005fc4:	40000c00 	.word	0x40000c00
 8005fc8:	40010400 	.word	0x40010400
 8005fcc:	40014000 	.word	0x40014000
 8005fd0:	40001800 	.word	0x40001800

08005fd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fdc:	bf00      	nop
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d101      	bne.n	800600e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e042      	b.n	8006094 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d106      	bne.n	8006028 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7fb fffe 	bl	8002024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2224      	movs	r2, #36	@ 0x24
 800602c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68da      	ldr	r2, [r3, #12]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800603e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 fdf5 	bl	8006c30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006054:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	695a      	ldr	r2, [r3, #20]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006064:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68da      	ldr	r2, [r3, #12]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006074:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2220      	movs	r2, #32
 8006080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2220      	movs	r2, #32
 8006088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006092:	2300      	movs	r3, #0
}
 8006094:	4618      	mov	r0, r3
 8006096:	3708      	adds	r7, #8
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}

0800609c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b08a      	sub	sp, #40	@ 0x28
 80060a0:	af02      	add	r7, sp, #8
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	603b      	str	r3, [r7, #0]
 80060a8:	4613      	mov	r3, r2
 80060aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b20      	cmp	r3, #32
 80060ba:	d175      	bne.n	80061a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d002      	beq.n	80060c8 <HAL_UART_Transmit+0x2c>
 80060c2:	88fb      	ldrh	r3, [r7, #6]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e06e      	b.n	80061aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2221      	movs	r2, #33	@ 0x21
 80060d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060da:	f7fc fccd 	bl	8002a78 <HAL_GetTick>
 80060de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	88fa      	ldrh	r2, [r7, #6]
 80060e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	88fa      	ldrh	r2, [r7, #6]
 80060ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060f4:	d108      	bne.n	8006108 <HAL_UART_Transmit+0x6c>
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d104      	bne.n	8006108 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80060fe:	2300      	movs	r3, #0
 8006100:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	61bb      	str	r3, [r7, #24]
 8006106:	e003      	b.n	8006110 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800610c:	2300      	movs	r3, #0
 800610e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006110:	e02e      	b.n	8006170 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	9300      	str	r3, [sp, #0]
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2200      	movs	r2, #0
 800611a:	2180      	movs	r1, #128	@ 0x80
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 fb91 	bl	8006844 <UART_WaitOnFlagUntilTimeout>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d005      	beq.n	8006134 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2220      	movs	r2, #32
 800612c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e03a      	b.n	80061aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d10b      	bne.n	8006152 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	881b      	ldrh	r3, [r3, #0]
 800613e:	461a      	mov	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006148:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	3302      	adds	r3, #2
 800614e:	61bb      	str	r3, [r7, #24]
 8006150:	e007      	b.n	8006162 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	781a      	ldrb	r2, [r3, #0]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	3301      	adds	r3, #1
 8006160:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006166:	b29b      	uxth	r3, r3
 8006168:	3b01      	subs	r3, #1
 800616a:	b29a      	uxth	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006174:	b29b      	uxth	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1cb      	bne.n	8006112 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	2200      	movs	r2, #0
 8006182:	2140      	movs	r1, #64	@ 0x40
 8006184:	68f8      	ldr	r0, [r7, #12]
 8006186:	f000 fb5d 	bl	8006844 <UART_WaitOnFlagUntilTimeout>
 800618a:	4603      	mov	r3, r0
 800618c:	2b00      	cmp	r3, #0
 800618e:	d005      	beq.n	800619c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e006      	b.n	80061aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2220      	movs	r2, #32
 80061a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80061a4:	2300      	movs	r3, #0
 80061a6:	e000      	b.n	80061aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80061a8:	2302      	movs	r3, #2
  }
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3720      	adds	r7, #32
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b08a      	sub	sp, #40	@ 0x28
 80061b6:	af02      	add	r7, sp, #8
 80061b8:	60f8      	str	r0, [r7, #12]
 80061ba:	60b9      	str	r1, [r7, #8]
 80061bc:	603b      	str	r3, [r7, #0]
 80061be:	4613      	mov	r3, r2
 80061c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80061c2:	2300      	movs	r3, #0
 80061c4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b20      	cmp	r3, #32
 80061d0:	f040 8081 	bne.w	80062d6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d002      	beq.n	80061e0 <HAL_UART_Receive+0x2e>
 80061da:	88fb      	ldrh	r3, [r7, #6]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d101      	bne.n	80061e4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e079      	b.n	80062d8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2222      	movs	r2, #34	@ 0x22
 80061ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061f8:	f7fc fc3e 	bl	8002a78 <HAL_GetTick>
 80061fc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	88fa      	ldrh	r2, [r7, #6]
 8006202:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	88fa      	ldrh	r2, [r7, #6]
 8006208:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006212:	d108      	bne.n	8006226 <HAL_UART_Receive+0x74>
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d104      	bne.n	8006226 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800621c:	2300      	movs	r3, #0
 800621e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	61bb      	str	r3, [r7, #24]
 8006224:	e003      	b.n	800622e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800622a:	2300      	movs	r3, #0
 800622c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800622e:	e047      	b.n	80062c0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	2200      	movs	r2, #0
 8006238:	2120      	movs	r1, #32
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f000 fb02 	bl	8006844 <UART_WaitOnFlagUntilTimeout>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d005      	beq.n	8006252 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2220      	movs	r2, #32
 800624a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800624e:	2303      	movs	r3, #3
 8006250:	e042      	b.n	80062d8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10c      	bne.n	8006272 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	b29b      	uxth	r3, r3
 8006260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006264:	b29a      	uxth	r2, r3
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	3302      	adds	r3, #2
 800626e:	61bb      	str	r3, [r7, #24]
 8006270:	e01f      	b.n	80062b2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800627a:	d007      	beq.n	800628c <HAL_UART_Receive+0xda>
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d10a      	bne.n	800629a <HAL_UART_Receive+0xe8>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d106      	bne.n	800629a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	b2da      	uxtb	r2, r3
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	701a      	strb	r2, [r3, #0]
 8006298:	e008      	b.n	80062ac <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	3301      	adds	r3, #1
 80062b0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	3b01      	subs	r3, #1
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1b2      	bne.n	8006230 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2220      	movs	r2, #32
 80062ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80062d2:	2300      	movs	r3, #0
 80062d4:	e000      	b.n	80062d8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80062d6:	2302      	movs	r3, #2
  }
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3720      	adds	r7, #32
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b0ba      	sub	sp, #232	@ 0xe8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006306:	2300      	movs	r3, #0
 8006308:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800630c:	2300      	movs	r3, #0
 800630e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006316:	f003 030f 	and.w	r3, r3, #15
 800631a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800631e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006322:	2b00      	cmp	r3, #0
 8006324:	d10f      	bne.n	8006346 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800632a:	f003 0320 	and.w	r3, r3, #32
 800632e:	2b00      	cmp	r3, #0
 8006330:	d009      	beq.n	8006346 <HAL_UART_IRQHandler+0x66>
 8006332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d003      	beq.n	8006346 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 fbb8 	bl	8006ab4 <UART_Receive_IT>
      return;
 8006344:	e25b      	b.n	80067fe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006346:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800634a:	2b00      	cmp	r3, #0
 800634c:	f000 80de 	beq.w	800650c <HAL_UART_IRQHandler+0x22c>
 8006350:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006354:	f003 0301 	and.w	r3, r3, #1
 8006358:	2b00      	cmp	r3, #0
 800635a:	d106      	bne.n	800636a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800635c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006360:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006364:	2b00      	cmp	r3, #0
 8006366:	f000 80d1 	beq.w	800650c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800636a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00b      	beq.n	800638e <HAL_UART_IRQHandler+0xae>
 8006376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800637a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800637e:	2b00      	cmp	r3, #0
 8006380:	d005      	beq.n	800638e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006386:	f043 0201 	orr.w	r2, r3, #1
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800638e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006392:	f003 0304 	and.w	r3, r3, #4
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00b      	beq.n	80063b2 <HAL_UART_IRQHandler+0xd2>
 800639a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d005      	beq.n	80063b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063aa:	f043 0202 	orr.w	r2, r3, #2
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063b6:	f003 0302 	and.w	r3, r3, #2
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00b      	beq.n	80063d6 <HAL_UART_IRQHandler+0xf6>
 80063be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d005      	beq.n	80063d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ce:	f043 0204 	orr.w	r2, r3, #4
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d011      	beq.n	8006406 <HAL_UART_IRQHandler+0x126>
 80063e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063e6:	f003 0320 	and.w	r3, r3, #32
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d105      	bne.n	80063fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063f2:	f003 0301 	and.w	r3, r3, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d005      	beq.n	8006406 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063fe:	f043 0208 	orr.w	r2, r3, #8
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800640a:	2b00      	cmp	r3, #0
 800640c:	f000 81f2 	beq.w	80067f4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006414:	f003 0320 	and.w	r3, r3, #32
 8006418:	2b00      	cmp	r3, #0
 800641a:	d008      	beq.n	800642e <HAL_UART_IRQHandler+0x14e>
 800641c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006420:	f003 0320 	and.w	r3, r3, #32
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 fb43 	bl	8006ab4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	695b      	ldr	r3, [r3, #20]
 8006434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006438:	2b40      	cmp	r3, #64	@ 0x40
 800643a:	bf0c      	ite	eq
 800643c:	2301      	moveq	r3, #1
 800643e:	2300      	movne	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644a:	f003 0308 	and.w	r3, r3, #8
 800644e:	2b00      	cmp	r3, #0
 8006450:	d103      	bne.n	800645a <HAL_UART_IRQHandler+0x17a>
 8006452:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006456:	2b00      	cmp	r3, #0
 8006458:	d04f      	beq.n	80064fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 fa4b 	bl	80068f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800646a:	2b40      	cmp	r3, #64	@ 0x40
 800646c:	d141      	bne.n	80064f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	3314      	adds	r3, #20
 8006474:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006478:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800647c:	e853 3f00 	ldrex	r3, [r3]
 8006480:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006484:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006488:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800648c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3314      	adds	r3, #20
 8006496:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800649a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800649e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80064a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80064aa:	e841 2300 	strex	r3, r2, [r1]
 80064ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80064b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1d9      	bne.n	800646e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d013      	beq.n	80064ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c6:	4a7e      	ldr	r2, [pc, #504]	@ (80066c0 <HAL_UART_IRQHandler+0x3e0>)
 80064c8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fc fd32 	bl	8002f38 <HAL_DMA_Abort_IT>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d016      	beq.n	8006508 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80064e4:	4610      	mov	r0, r2
 80064e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e8:	e00e      	b.n	8006508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f994 	bl	8006818 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f0:	e00a      	b.n	8006508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f990 	bl	8006818 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f8:	e006      	b.n	8006508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f98c 	bl	8006818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006506:	e175      	b.n	80067f4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006508:	bf00      	nop
    return;
 800650a:	e173      	b.n	80067f4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006510:	2b01      	cmp	r3, #1
 8006512:	f040 814f 	bne.w	80067b4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800651a:	f003 0310 	and.w	r3, r3, #16
 800651e:	2b00      	cmp	r3, #0
 8006520:	f000 8148 	beq.w	80067b4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006528:	f003 0310 	and.w	r3, r3, #16
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 8141 	beq.w	80067b4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006532:	2300      	movs	r3, #0
 8006534:	60bb      	str	r3, [r7, #8]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	60bb      	str	r3, [r7, #8]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	60bb      	str	r3, [r7, #8]
 8006546:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006552:	2b40      	cmp	r3, #64	@ 0x40
 8006554:	f040 80b6 	bne.w	80066c4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006564:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006568:	2b00      	cmp	r3, #0
 800656a:	f000 8145 	beq.w	80067f8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006572:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006576:	429a      	cmp	r2, r3
 8006578:	f080 813e 	bcs.w	80067f8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006582:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006588:	69db      	ldr	r3, [r3, #28]
 800658a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800658e:	f000 8088 	beq.w	80066a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	330c      	adds	r3, #12
 8006598:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065a0:	e853 3f00 	ldrex	r3, [r3]
 80065a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	330c      	adds	r3, #12
 80065ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80065be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065ce:	e841 2300 	strex	r3, r2, [r1]
 80065d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1d9      	bne.n	8006592 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3314      	adds	r3, #20
 80065e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065e8:	e853 3f00 	ldrex	r3, [r3]
 80065ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80065ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065f0:	f023 0301 	bic.w	r3, r3, #1
 80065f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	3314      	adds	r3, #20
 80065fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006602:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006606:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006608:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800660a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800660e:	e841 2300 	strex	r3, r2, [r1]
 8006612:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006614:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1e1      	bne.n	80065de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	3314      	adds	r3, #20
 8006620:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006622:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800662a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800662c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006630:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3314      	adds	r3, #20
 800663a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800663e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006640:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006642:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006644:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006646:	e841 2300 	strex	r3, r2, [r1]
 800664a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800664c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1e3      	bne.n	800661a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2220      	movs	r2, #32
 8006656:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	330c      	adds	r3, #12
 8006666:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006668:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800666a:	e853 3f00 	ldrex	r3, [r3]
 800666e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006670:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006672:	f023 0310 	bic.w	r3, r3, #16
 8006676:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	330c      	adds	r3, #12
 8006680:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006684:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006686:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006688:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800668a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800668c:	e841 2300 	strex	r3, r2, [r1]
 8006690:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006692:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1e3      	bne.n	8006660 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800669c:	4618      	mov	r0, r3
 800669e:	f7fc fbdb 	bl	8002e58 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2202      	movs	r2, #2
 80066a6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	4619      	mov	r1, r3
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f000 f8b7 	bl	800682c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066be:	e09b      	b.n	80067f8 <HAL_UART_IRQHandler+0x518>
 80066c0:	080069bd 	.word	0x080069bd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066d8:	b29b      	uxth	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f000 808e 	beq.w	80067fc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80066e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 8089 	beq.w	80067fc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	330c      	adds	r3, #12
 80066f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f4:	e853 3f00 	ldrex	r3, [r3]
 80066f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006700:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	330c      	adds	r3, #12
 800670a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800670e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006710:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006712:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006714:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006716:	e841 2300 	strex	r3, r2, [r1]
 800671a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800671c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1e3      	bne.n	80066ea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	3314      	adds	r3, #20
 8006728:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672c:	e853 3f00 	ldrex	r3, [r3]
 8006730:	623b      	str	r3, [r7, #32]
   return(result);
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	f023 0301 	bic.w	r3, r3, #1
 8006738:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	3314      	adds	r3, #20
 8006742:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006746:	633a      	str	r2, [r7, #48]	@ 0x30
 8006748:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800674c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800674e:	e841 2300 	strex	r3, r2, [r1]
 8006752:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1e3      	bne.n	8006722 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2220      	movs	r2, #32
 800675e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	330c      	adds	r3, #12
 800676e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	e853 3f00 	ldrex	r3, [r3]
 8006776:	60fb      	str	r3, [r7, #12]
   return(result);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0310 	bic.w	r3, r3, #16
 800677e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	330c      	adds	r3, #12
 8006788:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800678c:	61fa      	str	r2, [r7, #28]
 800678e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006790:	69b9      	ldr	r1, [r7, #24]
 8006792:	69fa      	ldr	r2, [r7, #28]
 8006794:	e841 2300 	strex	r3, r2, [r1]
 8006798:	617b      	str	r3, [r7, #20]
   return(result);
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1e3      	bne.n	8006768 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067aa:	4619      	mov	r1, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 f83d 	bl	800682c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067b2:	e023      	b.n	80067fc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d009      	beq.n	80067d4 <HAL_UART_IRQHandler+0x4f4>
 80067c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d003      	beq.n	80067d4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f909 	bl	80069e4 <UART_Transmit_IT>
    return;
 80067d2:	e014      	b.n	80067fe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80067d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d00e      	beq.n	80067fe <HAL_UART_IRQHandler+0x51e>
 80067e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d008      	beq.n	80067fe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f949 	bl	8006a84 <UART_EndTransmit_IT>
    return;
 80067f2:	e004      	b.n	80067fe <HAL_UART_IRQHandler+0x51e>
    return;
 80067f4:	bf00      	nop
 80067f6:	e002      	b.n	80067fe <HAL_UART_IRQHandler+0x51e>
      return;
 80067f8:	bf00      	nop
 80067fa:	e000      	b.n	80067fe <HAL_UART_IRQHandler+0x51e>
      return;
 80067fc:	bf00      	nop
  }
}
 80067fe:	37e8      	adds	r7, #232	@ 0xe8
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800680c:	bf00      	nop
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	460b      	mov	r3, r1
 8006836:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006838:	bf00      	nop
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b086      	sub	sp, #24
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	603b      	str	r3, [r7, #0]
 8006850:	4613      	mov	r3, r2
 8006852:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006854:	e03b      	b.n	80068ce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006856:	6a3b      	ldr	r3, [r7, #32]
 8006858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685c:	d037      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800685e:	f7fc f90b 	bl	8002a78 <HAL_GetTick>
 8006862:	4602      	mov	r2, r0
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	1ad3      	subs	r3, r2, r3
 8006868:	6a3a      	ldr	r2, [r7, #32]
 800686a:	429a      	cmp	r2, r3
 800686c:	d302      	bcc.n	8006874 <UART_WaitOnFlagUntilTimeout+0x30>
 800686e:	6a3b      	ldr	r3, [r7, #32]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006874:	2303      	movs	r3, #3
 8006876:	e03a      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	f003 0304 	and.w	r3, r3, #4
 8006882:	2b00      	cmp	r3, #0
 8006884:	d023      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0x8a>
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2b80      	cmp	r3, #128	@ 0x80
 800688a:	d020      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0x8a>
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	2b40      	cmp	r3, #64	@ 0x40
 8006890:	d01d      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0308 	and.w	r3, r3, #8
 800689c:	2b08      	cmp	r3, #8
 800689e:	d116      	bne.n	80068ce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80068a0:	2300      	movs	r3, #0
 80068a2:	617b      	str	r3, [r7, #20]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	617b      	str	r3, [r7, #20]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	617b      	str	r3, [r7, #20]
 80068b4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068b6:	68f8      	ldr	r0, [r7, #12]
 80068b8:	f000 f81d 	bl	80068f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2208      	movs	r2, #8
 80068c0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e00f      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	4013      	ands	r3, r2
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	429a      	cmp	r2, r3
 80068dc:	bf0c      	ite	eq
 80068de:	2301      	moveq	r3, #1
 80068e0:	2300      	movne	r3, #0
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	461a      	mov	r2, r3
 80068e6:	79fb      	ldrb	r3, [r7, #7]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d0b4      	beq.n	8006856 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3718      	adds	r7, #24
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b095      	sub	sp, #84	@ 0x54
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	330c      	adds	r3, #12
 8006904:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006908:	e853 3f00 	ldrex	r3, [r3]
 800690c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800690e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006910:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006914:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	330c      	adds	r3, #12
 800691c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800691e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006920:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006922:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006924:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006926:	e841 2300 	strex	r3, r2, [r1]
 800692a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800692c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1e5      	bne.n	80068fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	3314      	adds	r3, #20
 8006938:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693a:	6a3b      	ldr	r3, [r7, #32]
 800693c:	e853 3f00 	ldrex	r3, [r3]
 8006940:	61fb      	str	r3, [r7, #28]
   return(result);
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	f023 0301 	bic.w	r3, r3, #1
 8006948:	64bb      	str	r3, [r7, #72]	@ 0x48
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	3314      	adds	r3, #20
 8006950:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006952:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006954:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e5      	bne.n	8006932 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800696a:	2b01      	cmp	r3, #1
 800696c:	d119      	bne.n	80069a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	330c      	adds	r3, #12
 8006974:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	e853 3f00 	ldrex	r3, [r3]
 800697c:	60bb      	str	r3, [r7, #8]
   return(result);
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	f023 0310 	bic.w	r3, r3, #16
 8006984:	647b      	str	r3, [r7, #68]	@ 0x44
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	330c      	adds	r3, #12
 800698c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800698e:	61ba      	str	r2, [r7, #24]
 8006990:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006992:	6979      	ldr	r1, [r7, #20]
 8006994:	69ba      	ldr	r2, [r7, #24]
 8006996:	e841 2300 	strex	r3, r2, [r1]
 800699a:	613b      	str	r3, [r7, #16]
   return(result);
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1e5      	bne.n	800696e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2220      	movs	r2, #32
 80069a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80069b0:	bf00      	nop
 80069b2:	3754      	adds	r7, #84	@ 0x54
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2200      	movs	r2, #0
 80069d4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f7ff ff1e 	bl	8006818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069dc:	bf00      	nop
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b21      	cmp	r3, #33	@ 0x21
 80069f6:	d13e      	bne.n	8006a76 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a00:	d114      	bne.n	8006a2c <UART_Transmit_IT+0x48>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d110      	bne.n	8006a2c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	461a      	mov	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a1e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a1b      	ldr	r3, [r3, #32]
 8006a24:	1c9a      	adds	r2, r3, #2
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	621a      	str	r2, [r3, #32]
 8006a2a:	e008      	b.n	8006a3e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a1b      	ldr	r3, [r3, #32]
 8006a30:	1c59      	adds	r1, r3, #1
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	6211      	str	r1, [r2, #32]
 8006a36:	781a      	ldrb	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	3b01      	subs	r3, #1
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10f      	bne.n	8006a72 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68da      	ldr	r2, [r3, #12]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a60:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a70:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a72:	2300      	movs	r3, #0
 8006a74:	e000      	b.n	8006a78 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a76:	2302      	movs	r3, #2
  }
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3714      	adds	r7, #20
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b082      	sub	sp, #8
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a9a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f7ff fead 	bl	8006804 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3708      	adds	r7, #8
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b08c      	sub	sp, #48	@ 0x30
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	2b22      	cmp	r3, #34	@ 0x22
 8006ac6:	f040 80ae 	bne.w	8006c26 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ad2:	d117      	bne.n	8006b04 <UART_Receive_IT+0x50>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d113      	bne.n	8006b04 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006adc:	2300      	movs	r3, #0
 8006ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afc:	1c9a      	adds	r2, r3, #2
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	629a      	str	r2, [r3, #40]	@ 0x28
 8006b02:	e026      	b.n	8006b52 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b16:	d007      	beq.n	8006b28 <UART_Receive_IT+0x74>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10a      	bne.n	8006b36 <UART_Receive_IT+0x82>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	691b      	ldr	r3, [r3, #16]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d106      	bne.n	8006b36 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b32:	701a      	strb	r2, [r3, #0]
 8006b34:	e008      	b.n	8006b48 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b42:	b2da      	uxtb	r2, r3
 8006b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b46:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b4c:	1c5a      	adds	r2, r3, #1
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	3b01      	subs	r3, #1
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	4619      	mov	r1, r3
 8006b60:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d15d      	bne.n	8006c22 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68da      	ldr	r2, [r3, #12]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f022 0220 	bic.w	r2, r2, #32
 8006b74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68da      	ldr	r2, [r3, #12]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	695a      	ldr	r2, [r3, #20]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 0201 	bic.w	r2, r2, #1
 8006b94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2220      	movs	r2, #32
 8006b9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d135      	bne.n	8006c18 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	330c      	adds	r3, #12
 8006bb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	e853 3f00 	ldrex	r3, [r3]
 8006bc0:	613b      	str	r3, [r7, #16]
   return(result);
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f023 0310 	bic.w	r3, r3, #16
 8006bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	330c      	adds	r3, #12
 8006bd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bd2:	623a      	str	r2, [r7, #32]
 8006bd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd6:	69f9      	ldr	r1, [r7, #28]
 8006bd8:	6a3a      	ldr	r2, [r7, #32]
 8006bda:	e841 2300 	strex	r3, r2, [r1]
 8006bde:	61bb      	str	r3, [r7, #24]
   return(result);
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d1e5      	bne.n	8006bb2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0310 	and.w	r3, r3, #16
 8006bf0:	2b10      	cmp	r3, #16
 8006bf2:	d10a      	bne.n	8006c0a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	60fb      	str	r3, [r7, #12]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	60fb      	str	r3, [r7, #12]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	60fb      	str	r3, [r7, #12]
 8006c08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c0e:	4619      	mov	r1, r3
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f7ff fe0b 	bl	800682c <HAL_UARTEx_RxEventCallback>
 8006c16:	e002      	b.n	8006c1e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f7fa fd29 	bl	8001670 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	e002      	b.n	8006c28 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006c22:	2300      	movs	r3, #0
 8006c24:	e000      	b.n	8006c28 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006c26:	2302      	movs	r3, #2
  }
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3730      	adds	r7, #48	@ 0x30
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c34:	b0c0      	sub	sp, #256	@ 0x100
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c4c:	68d9      	ldr	r1, [r3, #12]
 8006c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	ea40 0301 	orr.w	r3, r0, r1
 8006c58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c5e:	689a      	ldr	r2, [r3, #8]
 8006c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	431a      	orrs	r2, r3
 8006c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	431a      	orrs	r2, r3
 8006c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c88:	f021 010c 	bic.w	r1, r1, #12
 8006c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c96:	430b      	orrs	r3, r1
 8006c98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006caa:	6999      	ldr	r1, [r3, #24]
 8006cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	ea40 0301 	orr.w	r3, r0, r1
 8006cb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	4b8f      	ldr	r3, [pc, #572]	@ (8006efc <UART_SetConfig+0x2cc>)
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d005      	beq.n	8006cd0 <UART_SetConfig+0xa0>
 8006cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	4b8d      	ldr	r3, [pc, #564]	@ (8006f00 <UART_SetConfig+0x2d0>)
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	d104      	bne.n	8006cda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006cd0:	f7fd fe68 	bl	80049a4 <HAL_RCC_GetPCLK2Freq>
 8006cd4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006cd8:	e003      	b.n	8006ce2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cda:	f7fd fe4f 	bl	800497c <HAL_RCC_GetPCLK1Freq>
 8006cde:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ce6:	69db      	ldr	r3, [r3, #28]
 8006ce8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cec:	f040 810c 	bne.w	8006f08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006cfa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006cfe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006d02:	4622      	mov	r2, r4
 8006d04:	462b      	mov	r3, r5
 8006d06:	1891      	adds	r1, r2, r2
 8006d08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006d0a:	415b      	adcs	r3, r3
 8006d0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006d12:	4621      	mov	r1, r4
 8006d14:	eb12 0801 	adds.w	r8, r2, r1
 8006d18:	4629      	mov	r1, r5
 8006d1a:	eb43 0901 	adc.w	r9, r3, r1
 8006d1e:	f04f 0200 	mov.w	r2, #0
 8006d22:	f04f 0300 	mov.w	r3, #0
 8006d26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d32:	4690      	mov	r8, r2
 8006d34:	4699      	mov	r9, r3
 8006d36:	4623      	mov	r3, r4
 8006d38:	eb18 0303 	adds.w	r3, r8, r3
 8006d3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d40:	462b      	mov	r3, r5
 8006d42:	eb49 0303 	adc.w	r3, r9, r3
 8006d46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d5e:	460b      	mov	r3, r1
 8006d60:	18db      	adds	r3, r3, r3
 8006d62:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d64:	4613      	mov	r3, r2
 8006d66:	eb42 0303 	adc.w	r3, r2, r3
 8006d6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d74:	f7f9 ff88 	bl	8000c88 <__aeabi_uldivmod>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	4b61      	ldr	r3, [pc, #388]	@ (8006f04 <UART_SetConfig+0x2d4>)
 8006d7e:	fba3 2302 	umull	r2, r3, r3, r2
 8006d82:	095b      	lsrs	r3, r3, #5
 8006d84:	011c      	lsls	r4, r3, #4
 8006d86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d98:	4642      	mov	r2, r8
 8006d9a:	464b      	mov	r3, r9
 8006d9c:	1891      	adds	r1, r2, r2
 8006d9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006da0:	415b      	adcs	r3, r3
 8006da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006da4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006da8:	4641      	mov	r1, r8
 8006daa:	eb12 0a01 	adds.w	sl, r2, r1
 8006dae:	4649      	mov	r1, r9
 8006db0:	eb43 0b01 	adc.w	fp, r3, r1
 8006db4:	f04f 0200 	mov.w	r2, #0
 8006db8:	f04f 0300 	mov.w	r3, #0
 8006dbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006dc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006dc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006dc8:	4692      	mov	sl, r2
 8006dca:	469b      	mov	fp, r3
 8006dcc:	4643      	mov	r3, r8
 8006dce:	eb1a 0303 	adds.w	r3, sl, r3
 8006dd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006dd6:	464b      	mov	r3, r9
 8006dd8:	eb4b 0303 	adc.w	r3, fp, r3
 8006ddc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006dec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006df0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006df4:	460b      	mov	r3, r1
 8006df6:	18db      	adds	r3, r3, r3
 8006df8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	eb42 0303 	adc.w	r3, r2, r3
 8006e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006e06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006e0a:	f7f9 ff3d 	bl	8000c88 <__aeabi_uldivmod>
 8006e0e:	4602      	mov	r2, r0
 8006e10:	460b      	mov	r3, r1
 8006e12:	4611      	mov	r1, r2
 8006e14:	4b3b      	ldr	r3, [pc, #236]	@ (8006f04 <UART_SetConfig+0x2d4>)
 8006e16:	fba3 2301 	umull	r2, r3, r3, r1
 8006e1a:	095b      	lsrs	r3, r3, #5
 8006e1c:	2264      	movs	r2, #100	@ 0x64
 8006e1e:	fb02 f303 	mul.w	r3, r2, r3
 8006e22:	1acb      	subs	r3, r1, r3
 8006e24:	00db      	lsls	r3, r3, #3
 8006e26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006e2a:	4b36      	ldr	r3, [pc, #216]	@ (8006f04 <UART_SetConfig+0x2d4>)
 8006e2c:	fba3 2302 	umull	r2, r3, r3, r2
 8006e30:	095b      	lsrs	r3, r3, #5
 8006e32:	005b      	lsls	r3, r3, #1
 8006e34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e38:	441c      	add	r4, r3
 8006e3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e4c:	4642      	mov	r2, r8
 8006e4e:	464b      	mov	r3, r9
 8006e50:	1891      	adds	r1, r2, r2
 8006e52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e54:	415b      	adcs	r3, r3
 8006e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e5c:	4641      	mov	r1, r8
 8006e5e:	1851      	adds	r1, r2, r1
 8006e60:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e62:	4649      	mov	r1, r9
 8006e64:	414b      	adcs	r3, r1
 8006e66:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e68:	f04f 0200 	mov.w	r2, #0
 8006e6c:	f04f 0300 	mov.w	r3, #0
 8006e70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e74:	4659      	mov	r1, fp
 8006e76:	00cb      	lsls	r3, r1, #3
 8006e78:	4651      	mov	r1, sl
 8006e7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e7e:	4651      	mov	r1, sl
 8006e80:	00ca      	lsls	r2, r1, #3
 8006e82:	4610      	mov	r0, r2
 8006e84:	4619      	mov	r1, r3
 8006e86:	4603      	mov	r3, r0
 8006e88:	4642      	mov	r2, r8
 8006e8a:	189b      	adds	r3, r3, r2
 8006e8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e90:	464b      	mov	r3, r9
 8006e92:	460a      	mov	r2, r1
 8006e94:	eb42 0303 	adc.w	r3, r2, r3
 8006e98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ea8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006eac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	18db      	adds	r3, r3, r3
 8006eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	eb42 0303 	adc.w	r3, r2, r3
 8006ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ebe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ec2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006ec6:	f7f9 fedf 	bl	8000c88 <__aeabi_uldivmod>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	460b      	mov	r3, r1
 8006ece:	4b0d      	ldr	r3, [pc, #52]	@ (8006f04 <UART_SetConfig+0x2d4>)
 8006ed0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ed4:	095b      	lsrs	r3, r3, #5
 8006ed6:	2164      	movs	r1, #100	@ 0x64
 8006ed8:	fb01 f303 	mul.w	r3, r1, r3
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	00db      	lsls	r3, r3, #3
 8006ee0:	3332      	adds	r3, #50	@ 0x32
 8006ee2:	4a08      	ldr	r2, [pc, #32]	@ (8006f04 <UART_SetConfig+0x2d4>)
 8006ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ee8:	095b      	lsrs	r3, r3, #5
 8006eea:	f003 0207 	and.w	r2, r3, #7
 8006eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4422      	add	r2, r4
 8006ef6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ef8:	e106      	b.n	8007108 <UART_SetConfig+0x4d8>
 8006efa:	bf00      	nop
 8006efc:	40011000 	.word	0x40011000
 8006f00:	40011400 	.word	0x40011400
 8006f04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006f16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006f1a:	4642      	mov	r2, r8
 8006f1c:	464b      	mov	r3, r9
 8006f1e:	1891      	adds	r1, r2, r2
 8006f20:	6239      	str	r1, [r7, #32]
 8006f22:	415b      	adcs	r3, r3
 8006f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f2a:	4641      	mov	r1, r8
 8006f2c:	1854      	adds	r4, r2, r1
 8006f2e:	4649      	mov	r1, r9
 8006f30:	eb43 0501 	adc.w	r5, r3, r1
 8006f34:	f04f 0200 	mov.w	r2, #0
 8006f38:	f04f 0300 	mov.w	r3, #0
 8006f3c:	00eb      	lsls	r3, r5, #3
 8006f3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f42:	00e2      	lsls	r2, r4, #3
 8006f44:	4614      	mov	r4, r2
 8006f46:	461d      	mov	r5, r3
 8006f48:	4643      	mov	r3, r8
 8006f4a:	18e3      	adds	r3, r4, r3
 8006f4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f50:	464b      	mov	r3, r9
 8006f52:	eb45 0303 	adc.w	r3, r5, r3
 8006f56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f6a:	f04f 0200 	mov.w	r2, #0
 8006f6e:	f04f 0300 	mov.w	r3, #0
 8006f72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f76:	4629      	mov	r1, r5
 8006f78:	008b      	lsls	r3, r1, #2
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f80:	4621      	mov	r1, r4
 8006f82:	008a      	lsls	r2, r1, #2
 8006f84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f88:	f7f9 fe7e 	bl	8000c88 <__aeabi_uldivmod>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	460b      	mov	r3, r1
 8006f90:	4b60      	ldr	r3, [pc, #384]	@ (8007114 <UART_SetConfig+0x4e4>)
 8006f92:	fba3 2302 	umull	r2, r3, r3, r2
 8006f96:	095b      	lsrs	r3, r3, #5
 8006f98:	011c      	lsls	r4, r3, #4
 8006f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006fa4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006fa8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006fac:	4642      	mov	r2, r8
 8006fae:	464b      	mov	r3, r9
 8006fb0:	1891      	adds	r1, r2, r2
 8006fb2:	61b9      	str	r1, [r7, #24]
 8006fb4:	415b      	adcs	r3, r3
 8006fb6:	61fb      	str	r3, [r7, #28]
 8006fb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fbc:	4641      	mov	r1, r8
 8006fbe:	1851      	adds	r1, r2, r1
 8006fc0:	6139      	str	r1, [r7, #16]
 8006fc2:	4649      	mov	r1, r9
 8006fc4:	414b      	adcs	r3, r1
 8006fc6:	617b      	str	r3, [r7, #20]
 8006fc8:	f04f 0200 	mov.w	r2, #0
 8006fcc:	f04f 0300 	mov.w	r3, #0
 8006fd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fd4:	4659      	mov	r1, fp
 8006fd6:	00cb      	lsls	r3, r1, #3
 8006fd8:	4651      	mov	r1, sl
 8006fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fde:	4651      	mov	r1, sl
 8006fe0:	00ca      	lsls	r2, r1, #3
 8006fe2:	4610      	mov	r0, r2
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	4642      	mov	r2, r8
 8006fea:	189b      	adds	r3, r3, r2
 8006fec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ff0:	464b      	mov	r3, r9
 8006ff2:	460a      	mov	r2, r1
 8006ff4:	eb42 0303 	adc.w	r3, r2, r3
 8006ff8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007006:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007008:	f04f 0200 	mov.w	r2, #0
 800700c:	f04f 0300 	mov.w	r3, #0
 8007010:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007014:	4649      	mov	r1, r9
 8007016:	008b      	lsls	r3, r1, #2
 8007018:	4641      	mov	r1, r8
 800701a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800701e:	4641      	mov	r1, r8
 8007020:	008a      	lsls	r2, r1, #2
 8007022:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007026:	f7f9 fe2f 	bl	8000c88 <__aeabi_uldivmod>
 800702a:	4602      	mov	r2, r0
 800702c:	460b      	mov	r3, r1
 800702e:	4611      	mov	r1, r2
 8007030:	4b38      	ldr	r3, [pc, #224]	@ (8007114 <UART_SetConfig+0x4e4>)
 8007032:	fba3 2301 	umull	r2, r3, r3, r1
 8007036:	095b      	lsrs	r3, r3, #5
 8007038:	2264      	movs	r2, #100	@ 0x64
 800703a:	fb02 f303 	mul.w	r3, r2, r3
 800703e:	1acb      	subs	r3, r1, r3
 8007040:	011b      	lsls	r3, r3, #4
 8007042:	3332      	adds	r3, #50	@ 0x32
 8007044:	4a33      	ldr	r2, [pc, #204]	@ (8007114 <UART_SetConfig+0x4e4>)
 8007046:	fba2 2303 	umull	r2, r3, r2, r3
 800704a:	095b      	lsrs	r3, r3, #5
 800704c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007050:	441c      	add	r4, r3
 8007052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007056:	2200      	movs	r2, #0
 8007058:	673b      	str	r3, [r7, #112]	@ 0x70
 800705a:	677a      	str	r2, [r7, #116]	@ 0x74
 800705c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007060:	4642      	mov	r2, r8
 8007062:	464b      	mov	r3, r9
 8007064:	1891      	adds	r1, r2, r2
 8007066:	60b9      	str	r1, [r7, #8]
 8007068:	415b      	adcs	r3, r3
 800706a:	60fb      	str	r3, [r7, #12]
 800706c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007070:	4641      	mov	r1, r8
 8007072:	1851      	adds	r1, r2, r1
 8007074:	6039      	str	r1, [r7, #0]
 8007076:	4649      	mov	r1, r9
 8007078:	414b      	adcs	r3, r1
 800707a:	607b      	str	r3, [r7, #4]
 800707c:	f04f 0200 	mov.w	r2, #0
 8007080:	f04f 0300 	mov.w	r3, #0
 8007084:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007088:	4659      	mov	r1, fp
 800708a:	00cb      	lsls	r3, r1, #3
 800708c:	4651      	mov	r1, sl
 800708e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007092:	4651      	mov	r1, sl
 8007094:	00ca      	lsls	r2, r1, #3
 8007096:	4610      	mov	r0, r2
 8007098:	4619      	mov	r1, r3
 800709a:	4603      	mov	r3, r0
 800709c:	4642      	mov	r2, r8
 800709e:	189b      	adds	r3, r3, r2
 80070a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070a2:	464b      	mov	r3, r9
 80070a4:	460a      	mov	r2, r1
 80070a6:	eb42 0303 	adc.w	r3, r2, r3
 80070aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80070ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80070b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80070b8:	f04f 0200 	mov.w	r2, #0
 80070bc:	f04f 0300 	mov.w	r3, #0
 80070c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80070c4:	4649      	mov	r1, r9
 80070c6:	008b      	lsls	r3, r1, #2
 80070c8:	4641      	mov	r1, r8
 80070ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070ce:	4641      	mov	r1, r8
 80070d0:	008a      	lsls	r2, r1, #2
 80070d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80070d6:	f7f9 fdd7 	bl	8000c88 <__aeabi_uldivmod>
 80070da:	4602      	mov	r2, r0
 80070dc:	460b      	mov	r3, r1
 80070de:	4b0d      	ldr	r3, [pc, #52]	@ (8007114 <UART_SetConfig+0x4e4>)
 80070e0:	fba3 1302 	umull	r1, r3, r3, r2
 80070e4:	095b      	lsrs	r3, r3, #5
 80070e6:	2164      	movs	r1, #100	@ 0x64
 80070e8:	fb01 f303 	mul.w	r3, r1, r3
 80070ec:	1ad3      	subs	r3, r2, r3
 80070ee:	011b      	lsls	r3, r3, #4
 80070f0:	3332      	adds	r3, #50	@ 0x32
 80070f2:	4a08      	ldr	r2, [pc, #32]	@ (8007114 <UART_SetConfig+0x4e4>)
 80070f4:	fba2 2303 	umull	r2, r3, r2, r3
 80070f8:	095b      	lsrs	r3, r3, #5
 80070fa:	f003 020f 	and.w	r2, r3, #15
 80070fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4422      	add	r2, r4
 8007106:	609a      	str	r2, [r3, #8]
}
 8007108:	bf00      	nop
 800710a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800710e:	46bd      	mov	sp, r7
 8007110:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007114:	51eb851f 	.word	0x51eb851f

08007118 <__NVIC_SetPriority>:
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	4603      	mov	r3, r0
 8007120:	6039      	str	r1, [r7, #0]
 8007122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007128:	2b00      	cmp	r3, #0
 800712a:	db0a      	blt.n	8007142 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	b2da      	uxtb	r2, r3
 8007130:	490c      	ldr	r1, [pc, #48]	@ (8007164 <__NVIC_SetPriority+0x4c>)
 8007132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007136:	0112      	lsls	r2, r2, #4
 8007138:	b2d2      	uxtb	r2, r2
 800713a:	440b      	add	r3, r1
 800713c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007140:	e00a      	b.n	8007158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	b2da      	uxtb	r2, r3
 8007146:	4908      	ldr	r1, [pc, #32]	@ (8007168 <__NVIC_SetPriority+0x50>)
 8007148:	79fb      	ldrb	r3, [r7, #7]
 800714a:	f003 030f 	and.w	r3, r3, #15
 800714e:	3b04      	subs	r3, #4
 8007150:	0112      	lsls	r2, r2, #4
 8007152:	b2d2      	uxtb	r2, r2
 8007154:	440b      	add	r3, r1
 8007156:	761a      	strb	r2, [r3, #24]
}
 8007158:	bf00      	nop
 800715a:	370c      	adds	r7, #12
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr
 8007164:	e000e100 	.word	0xe000e100
 8007168:	e000ed00 	.word	0xe000ed00

0800716c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800716c:	b580      	push	{r7, lr}
 800716e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007170:	2100      	movs	r1, #0
 8007172:	f06f 0004 	mvn.w	r0, #4
 8007176:	f7ff ffcf 	bl	8007118 <__NVIC_SetPriority>
#endif
}
 800717a:	bf00      	nop
 800717c:	bd80      	pop	{r7, pc}
	...

08007180 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007186:	f3ef 8305 	mrs	r3, IPSR
 800718a:	603b      	str	r3, [r7, #0]
  return(result);
 800718c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800718e:	2b00      	cmp	r3, #0
 8007190:	d003      	beq.n	800719a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007192:	f06f 0305 	mvn.w	r3, #5
 8007196:	607b      	str	r3, [r7, #4]
 8007198:	e00c      	b.n	80071b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800719a:	4b0a      	ldr	r3, [pc, #40]	@ (80071c4 <osKernelInitialize+0x44>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d105      	bne.n	80071ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80071a2:	4b08      	ldr	r3, [pc, #32]	@ (80071c4 <osKernelInitialize+0x44>)
 80071a4:	2201      	movs	r2, #1
 80071a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80071a8:	2300      	movs	r3, #0
 80071aa:	607b      	str	r3, [r7, #4]
 80071ac:	e002      	b.n	80071b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80071ae:	f04f 33ff 	mov.w	r3, #4294967295
 80071b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80071b4:	687b      	ldr	r3, [r7, #4]
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20000624 	.word	0x20000624

080071c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071ce:	f3ef 8305 	mrs	r3, IPSR
 80071d2:	603b      	str	r3, [r7, #0]
  return(result);
 80071d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d003      	beq.n	80071e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80071da:	f06f 0305 	mvn.w	r3, #5
 80071de:	607b      	str	r3, [r7, #4]
 80071e0:	e010      	b.n	8007204 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80071e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007210 <osKernelStart+0x48>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d109      	bne.n	80071fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80071ea:	f7ff ffbf 	bl	800716c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80071ee:	4b08      	ldr	r3, [pc, #32]	@ (8007210 <osKernelStart+0x48>)
 80071f0:	2202      	movs	r2, #2
 80071f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80071f4:	f001 fa68 	bl	80086c8 <vTaskStartScheduler>
      stat = osOK;
 80071f8:	2300      	movs	r3, #0
 80071fa:	607b      	str	r3, [r7, #4]
 80071fc:	e002      	b.n	8007204 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80071fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007202:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007204:	687b      	ldr	r3, [r7, #4]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3708      	adds	r7, #8
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20000624 	.word	0x20000624

08007214 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007214:	b580      	push	{r7, lr}
 8007216:	b08e      	sub	sp, #56	@ 0x38
 8007218:	af04      	add	r7, sp, #16
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	60b9      	str	r1, [r7, #8]
 800721e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007220:	2300      	movs	r3, #0
 8007222:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007224:	f3ef 8305 	mrs	r3, IPSR
 8007228:	617b      	str	r3, [r7, #20]
  return(result);
 800722a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800722c:	2b00      	cmp	r3, #0
 800722e:	d17e      	bne.n	800732e <osThreadNew+0x11a>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d07b      	beq.n	800732e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007236:	2380      	movs	r3, #128	@ 0x80
 8007238:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800723a:	2318      	movs	r3, #24
 800723c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800723e:	2300      	movs	r3, #0
 8007240:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007242:	f04f 33ff 	mov.w	r3, #4294967295
 8007246:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d045      	beq.n	80072da <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d002      	beq.n	800725c <osThreadNew+0x48>
        name = attr->name;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d002      	beq.n	800726a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	699b      	ldr	r3, [r3, #24]
 8007268:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800726a:	69fb      	ldr	r3, [r7, #28]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d008      	beq.n	8007282 <osThreadNew+0x6e>
 8007270:	69fb      	ldr	r3, [r7, #28]
 8007272:	2b38      	cmp	r3, #56	@ 0x38
 8007274:	d805      	bhi.n	8007282 <osThreadNew+0x6e>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d001      	beq.n	8007286 <osThreadNew+0x72>
        return (NULL);
 8007282:	2300      	movs	r3, #0
 8007284:	e054      	b.n	8007330 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d003      	beq.n	8007296 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	695b      	ldr	r3, [r3, #20]
 8007292:	089b      	lsrs	r3, r3, #2
 8007294:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00e      	beq.n	80072bc <osThreadNew+0xa8>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	2b5b      	cmp	r3, #91	@ 0x5b
 80072a4:	d90a      	bls.n	80072bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d006      	beq.n	80072bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	695b      	ldr	r3, [r3, #20]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d002      	beq.n	80072bc <osThreadNew+0xa8>
        mem = 1;
 80072b6:	2301      	movs	r3, #1
 80072b8:	61bb      	str	r3, [r7, #24]
 80072ba:	e010      	b.n	80072de <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d10c      	bne.n	80072de <osThreadNew+0xca>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d108      	bne.n	80072de <osThreadNew+0xca>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d104      	bne.n	80072de <osThreadNew+0xca>
          mem = 0;
 80072d4:	2300      	movs	r3, #0
 80072d6:	61bb      	str	r3, [r7, #24]
 80072d8:	e001      	b.n	80072de <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80072da:	2300      	movs	r3, #0
 80072dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d110      	bne.n	8007306 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80072ec:	9202      	str	r2, [sp, #8]
 80072ee:	9301      	str	r3, [sp, #4]
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	9300      	str	r3, [sp, #0]
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	6a3a      	ldr	r2, [r7, #32]
 80072f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072fa:	68f8      	ldr	r0, [r7, #12]
 80072fc:	f001 f808 	bl	8008310 <xTaskCreateStatic>
 8007300:	4603      	mov	r3, r0
 8007302:	613b      	str	r3, [r7, #16]
 8007304:	e013      	b.n	800732e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d110      	bne.n	800732e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800730c:	6a3b      	ldr	r3, [r7, #32]
 800730e:	b29a      	uxth	r2, r3
 8007310:	f107 0310 	add.w	r3, r7, #16
 8007314:	9301      	str	r3, [sp, #4]
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f001 f856 	bl	80083d0 <xTaskCreate>
 8007324:	4603      	mov	r3, r0
 8007326:	2b01      	cmp	r3, #1
 8007328:	d001      	beq.n	800732e <osThreadNew+0x11a>
            hTask = NULL;
 800732a:	2300      	movs	r3, #0
 800732c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800732e:	693b      	ldr	r3, [r7, #16]
}
 8007330:	4618      	mov	r0, r3
 8007332:	3728      	adds	r7, #40	@ 0x28
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007340:	f3ef 8305 	mrs	r3, IPSR
 8007344:	60bb      	str	r3, [r7, #8]
  return(result);
 8007346:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007348:	2b00      	cmp	r3, #0
 800734a:	d003      	beq.n	8007354 <osDelay+0x1c>
    stat = osErrorISR;
 800734c:	f06f 0305 	mvn.w	r3, #5
 8007350:	60fb      	str	r3, [r7, #12]
 8007352:	e007      	b.n	8007364 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007354:	2300      	movs	r3, #0
 8007356:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d002      	beq.n	8007364 <osDelay+0x2c>
      vTaskDelay(ticks);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f001 f97c 	bl	800865c <vTaskDelay>
    }
  }

  return (stat);
 8007364:	68fb      	ldr	r3, [r7, #12]
}
 8007366:	4618      	mov	r0, r3
 8007368:	3710      	adds	r7, #16
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}

0800736e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800736e:	b580      	push	{r7, lr}
 8007370:	b08a      	sub	sp, #40	@ 0x28
 8007372:	af02      	add	r7, sp, #8
 8007374:	60f8      	str	r0, [r7, #12]
 8007376:	60b9      	str	r1, [r7, #8]
 8007378:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800737a:	2300      	movs	r3, #0
 800737c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800737e:	f3ef 8305 	mrs	r3, IPSR
 8007382:	613b      	str	r3, [r7, #16]
  return(result);
 8007384:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007386:	2b00      	cmp	r3, #0
 8007388:	d15f      	bne.n	800744a <osMessageQueueNew+0xdc>
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d05c      	beq.n	800744a <osMessageQueueNew+0xdc>
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d059      	beq.n	800744a <osMessageQueueNew+0xdc>
    mem = -1;
 8007396:	f04f 33ff 	mov.w	r3, #4294967295
 800739a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d029      	beq.n	80073f6 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d012      	beq.n	80073d0 <osMessageQueueNew+0x62>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	2b4f      	cmp	r3, #79	@ 0x4f
 80073b0:	d90e      	bls.n	80073d0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00a      	beq.n	80073d0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	695a      	ldr	r2, [r3, #20]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	68b9      	ldr	r1, [r7, #8]
 80073c2:	fb01 f303 	mul.w	r3, r1, r3
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d302      	bcc.n	80073d0 <osMessageQueueNew+0x62>
        mem = 1;
 80073ca:	2301      	movs	r3, #1
 80073cc:	61bb      	str	r3, [r7, #24]
 80073ce:	e014      	b.n	80073fa <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d110      	bne.n	80073fa <osMessageQueueNew+0x8c>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d10c      	bne.n	80073fa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d108      	bne.n	80073fa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	695b      	ldr	r3, [r3, #20]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d104      	bne.n	80073fa <osMessageQueueNew+0x8c>
          mem = 0;
 80073f0:	2300      	movs	r3, #0
 80073f2:	61bb      	str	r3, [r7, #24]
 80073f4:	e001      	b.n	80073fa <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80073f6:	2300      	movs	r3, #0
 80073f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d10b      	bne.n	8007418 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	691a      	ldr	r2, [r3, #16]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	2100      	movs	r1, #0
 800740a:	9100      	str	r1, [sp, #0]
 800740c:	68b9      	ldr	r1, [r7, #8]
 800740e:	68f8      	ldr	r0, [r7, #12]
 8007410:	f000 fa30 	bl	8007874 <xQueueGenericCreateStatic>
 8007414:	61f8      	str	r0, [r7, #28]
 8007416:	e008      	b.n	800742a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d105      	bne.n	800742a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800741e:	2200      	movs	r2, #0
 8007420:	68b9      	ldr	r1, [r7, #8]
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f000 faa3 	bl	800796e <xQueueGenericCreate>
 8007428:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800742a:	69fb      	ldr	r3, [r7, #28]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00c      	beq.n	800744a <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d003      	beq.n	800743e <osMessageQueueNew+0xd0>
        name = attr->name;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	617b      	str	r3, [r7, #20]
 800743c:	e001      	b.n	8007442 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800743e:	2300      	movs	r3, #0
 8007440:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007442:	6979      	ldr	r1, [r7, #20]
 8007444:	69f8      	ldr	r0, [r7, #28]
 8007446:	f000 ff05 	bl	8008254 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800744a:	69fb      	ldr	r3, [r7, #28]
}
 800744c:	4618      	mov	r0, r3
 800744e:	3720      	adds	r7, #32
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007454:	b580      	push	{r7, lr}
 8007456:	b088      	sub	sp, #32
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	603b      	str	r3, [r7, #0]
 8007460:	4613      	mov	r3, r2
 8007462:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007468:	2300      	movs	r3, #0
 800746a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800746c:	f3ef 8305 	mrs	r3, IPSR
 8007470:	617b      	str	r3, [r7, #20]
  return(result);
 8007472:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007474:	2b00      	cmp	r3, #0
 8007476:	d028      	beq.n	80074ca <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d005      	beq.n	800748a <osMessageQueuePut+0x36>
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d002      	beq.n	800748a <osMessageQueuePut+0x36>
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d003      	beq.n	8007492 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800748a:	f06f 0303 	mvn.w	r3, #3
 800748e:	61fb      	str	r3, [r7, #28]
 8007490:	e038      	b.n	8007504 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8007492:	2300      	movs	r3, #0
 8007494:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007496:	f107 0210 	add.w	r2, r7, #16
 800749a:	2300      	movs	r3, #0
 800749c:	68b9      	ldr	r1, [r7, #8]
 800749e:	69b8      	ldr	r0, [r7, #24]
 80074a0:	f000 fbc6 	bl	8007c30 <xQueueGenericSendFromISR>
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d003      	beq.n	80074b2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80074aa:	f06f 0302 	mvn.w	r3, #2
 80074ae:	61fb      	str	r3, [r7, #28]
 80074b0:	e028      	b.n	8007504 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d025      	beq.n	8007504 <osMessageQueuePut+0xb0>
 80074b8:	4b15      	ldr	r3, [pc, #84]	@ (8007510 <osMessageQueuePut+0xbc>)
 80074ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074be:	601a      	str	r2, [r3, #0]
 80074c0:	f3bf 8f4f 	dsb	sy
 80074c4:	f3bf 8f6f 	isb	sy
 80074c8:	e01c      	b.n	8007504 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80074ca:	69bb      	ldr	r3, [r7, #24]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <osMessageQueuePut+0x82>
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d103      	bne.n	80074de <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80074d6:	f06f 0303 	mvn.w	r3, #3
 80074da:	61fb      	str	r3, [r7, #28]
 80074dc:	e012      	b.n	8007504 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80074de:	2300      	movs	r3, #0
 80074e0:	683a      	ldr	r2, [r7, #0]
 80074e2:	68b9      	ldr	r1, [r7, #8]
 80074e4:	69b8      	ldr	r0, [r7, #24]
 80074e6:	f000 faa1 	bl	8007a2c <xQueueGenericSend>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d009      	beq.n	8007504 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d003      	beq.n	80074fe <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80074f6:	f06f 0301 	mvn.w	r3, #1
 80074fa:	61fb      	str	r3, [r7, #28]
 80074fc:	e002      	b.n	8007504 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80074fe:	f06f 0302 	mvn.w	r3, #2
 8007502:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007504:	69fb      	ldr	r3, [r7, #28]
}
 8007506:	4618      	mov	r0, r3
 8007508:	3720      	adds	r7, #32
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	e000ed04 	.word	0xe000ed04

08007514 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007514:	b580      	push	{r7, lr}
 8007516:	b088      	sub	sp, #32
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
 8007520:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007526:	2300      	movs	r3, #0
 8007528:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800752a:	f3ef 8305 	mrs	r3, IPSR
 800752e:	617b      	str	r3, [r7, #20]
  return(result);
 8007530:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007532:	2b00      	cmp	r3, #0
 8007534:	d028      	beq.n	8007588 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007536:	69bb      	ldr	r3, [r7, #24]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d005      	beq.n	8007548 <osMessageQueueGet+0x34>
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d002      	beq.n	8007548 <osMessageQueueGet+0x34>
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d003      	beq.n	8007550 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8007548:	f06f 0303 	mvn.w	r3, #3
 800754c:	61fb      	str	r3, [r7, #28]
 800754e:	e037      	b.n	80075c0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8007550:	2300      	movs	r3, #0
 8007552:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007554:	f107 0310 	add.w	r3, r7, #16
 8007558:	461a      	mov	r2, r3
 800755a:	68b9      	ldr	r1, [r7, #8]
 800755c:	69b8      	ldr	r0, [r7, #24]
 800755e:	f000 fce7 	bl	8007f30 <xQueueReceiveFromISR>
 8007562:	4603      	mov	r3, r0
 8007564:	2b01      	cmp	r3, #1
 8007566:	d003      	beq.n	8007570 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8007568:	f06f 0302 	mvn.w	r3, #2
 800756c:	61fb      	str	r3, [r7, #28]
 800756e:	e027      	b.n	80075c0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d024      	beq.n	80075c0 <osMessageQueueGet+0xac>
 8007576:	4b15      	ldr	r3, [pc, #84]	@ (80075cc <osMessageQueueGet+0xb8>)
 8007578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800757c:	601a      	str	r2, [r3, #0]
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	e01b      	b.n	80075c0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007588:	69bb      	ldr	r3, [r7, #24]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d002      	beq.n	8007594 <osMessageQueueGet+0x80>
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d103      	bne.n	800759c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007594:	f06f 0303 	mvn.w	r3, #3
 8007598:	61fb      	str	r3, [r7, #28]
 800759a:	e011      	b.n	80075c0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800759c:	683a      	ldr	r2, [r7, #0]
 800759e:	68b9      	ldr	r1, [r7, #8]
 80075a0:	69b8      	ldr	r0, [r7, #24]
 80075a2:	f000 fbe3 	bl	8007d6c <xQueueReceive>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d009      	beq.n	80075c0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d003      	beq.n	80075ba <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80075b2:	f06f 0301 	mvn.w	r3, #1
 80075b6:	61fb      	str	r3, [r7, #28]
 80075b8:	e002      	b.n	80075c0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80075ba:	f06f 0302 	mvn.w	r3, #2
 80075be:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80075c0:	69fb      	ldr	r3, [r7, #28]
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3720      	adds	r7, #32
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	e000ed04 	.word	0xe000ed04

080075d0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80075d0:	b480      	push	{r7}
 80075d2:	b085      	sub	sp, #20
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	4a07      	ldr	r2, [pc, #28]	@ (80075fc <vApplicationGetIdleTaskMemory+0x2c>)
 80075e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	4a06      	ldr	r2, [pc, #24]	@ (8007600 <vApplicationGetIdleTaskMemory+0x30>)
 80075e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2280      	movs	r2, #128	@ 0x80
 80075ec:	601a      	str	r2, [r3, #0]
}
 80075ee:	bf00      	nop
 80075f0:	3714      	adds	r7, #20
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr
 80075fa:	bf00      	nop
 80075fc:	20000628 	.word	0x20000628
 8007600:	20000684 	.word	0x20000684

08007604 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	4a07      	ldr	r2, [pc, #28]	@ (8007630 <vApplicationGetTimerTaskMemory+0x2c>)
 8007614:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	4a06      	ldr	r2, [pc, #24]	@ (8007634 <vApplicationGetTimerTaskMemory+0x30>)
 800761a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007622:	601a      	str	r2, [r3, #0]
}
 8007624:	bf00      	nop
 8007626:	3714      	adds	r7, #20
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr
 8007630:	20000884 	.word	0x20000884
 8007634:	200008e0 	.word	0x200008e0

08007638 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007638:	b480      	push	{r7}
 800763a:	b083      	sub	sp, #12
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f103 0208 	add.w	r2, r3, #8
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f04f 32ff 	mov.w	r2, #4294967295
 8007650:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f103 0208 	add.w	r2, r3, #8
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f103 0208 	add.w	r2, r3, #8
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007678:	b480      	push	{r7}
 800767a:	b083      	sub	sp, #12
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007686:	bf00      	nop
 8007688:	370c      	adds	r7, #12
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr

08007692 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007692:	b480      	push	{r7}
 8007694:	b085      	sub	sp, #20
 8007696:	af00      	add	r7, sp, #0
 8007698:	6078      	str	r0, [r7, #4]
 800769a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	689a      	ldr	r2, [r3, #8]
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	683a      	ldr	r2, [r7, #0]
 80076b6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	683a      	ldr	r2, [r7, #0]
 80076bc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	1c5a      	adds	r2, r3, #1
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	601a      	str	r2, [r3, #0]
}
 80076ce:	bf00      	nop
 80076d0:	3714      	adds	r7, #20
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076da:	b480      	push	{r7}
 80076dc:	b085      	sub	sp, #20
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
 80076e2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076f0:	d103      	bne.n	80076fa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	60fb      	str	r3, [r7, #12]
 80076f8:	e00c      	b.n	8007714 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	3308      	adds	r3, #8
 80076fe:	60fb      	str	r3, [r7, #12]
 8007700:	e002      	b.n	8007708 <vListInsert+0x2e>
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	60fb      	str	r3, [r7, #12]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68ba      	ldr	r2, [r7, #8]
 8007710:	429a      	cmp	r2, r3
 8007712:	d2f6      	bcs.n	8007702 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	683a      	ldr	r2, [r7, #0]
 8007722:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	683a      	ldr	r2, [r7, #0]
 800772e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	1c5a      	adds	r2, r3, #1
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	601a      	str	r2, [r3, #0]
}
 8007740:	bf00      	nop
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800774c:	b480      	push	{r7}
 800774e:	b085      	sub	sp, #20
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	691b      	ldr	r3, [r3, #16]
 8007758:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	6892      	ldr	r2, [r2, #8]
 8007762:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	6852      	ldr	r2, [r2, #4]
 800776c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	429a      	cmp	r2, r3
 8007776:	d103      	bne.n	8007780 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	689a      	ldr	r2, [r3, #8]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2200      	movs	r2, #0
 8007784:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	1e5a      	subs	r2, r3, #1
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
}
 8007794:	4618      	mov	r0, r3
 8007796:	3714      	adds	r7, #20
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d10b      	bne.n	80077cc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80077b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b8:	f383 8811 	msr	BASEPRI, r3
 80077bc:	f3bf 8f6f 	isb	sy
 80077c0:	f3bf 8f4f 	dsb	sy
 80077c4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80077c6:	bf00      	nop
 80077c8:	bf00      	nop
 80077ca:	e7fd      	b.n	80077c8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80077cc:	f002 fa14 	bl	8009bf8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077d8:	68f9      	ldr	r1, [r7, #12]
 80077da:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077dc:	fb01 f303 	mul.w	r3, r1, r3
 80077e0:	441a      	add	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077fc:	3b01      	subs	r3, #1
 80077fe:	68f9      	ldr	r1, [r7, #12]
 8007800:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007802:	fb01 f303 	mul.w	r3, r1, r3
 8007806:	441a      	add	r2, r3
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	22ff      	movs	r2, #255	@ 0xff
 8007810:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	22ff      	movs	r2, #255	@ 0xff
 8007818:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d114      	bne.n	800784c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d01a      	beq.n	8007860 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	3310      	adds	r3, #16
 800782e:	4618      	mov	r0, r3
 8007830:	f001 f9d8 	bl	8008be4 <xTaskRemoveFromEventList>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d012      	beq.n	8007860 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800783a:	4b0d      	ldr	r3, [pc, #52]	@ (8007870 <xQueueGenericReset+0xd0>)
 800783c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007840:	601a      	str	r2, [r3, #0]
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	f3bf 8f6f 	isb	sy
 800784a:	e009      	b.n	8007860 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	3310      	adds	r3, #16
 8007850:	4618      	mov	r0, r3
 8007852:	f7ff fef1 	bl	8007638 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	3324      	adds	r3, #36	@ 0x24
 800785a:	4618      	mov	r0, r3
 800785c:	f7ff feec 	bl	8007638 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007860:	f002 f9fc 	bl	8009c5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007864:	2301      	movs	r3, #1
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	e000ed04 	.word	0xe000ed04

08007874 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007874:	b580      	push	{r7, lr}
 8007876:	b08e      	sub	sp, #56	@ 0x38
 8007878:	af02      	add	r7, sp, #8
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	60b9      	str	r1, [r7, #8]
 800787e:	607a      	str	r2, [r7, #4]
 8007880:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d10b      	bne.n	80078a0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788c:	f383 8811 	msr	BASEPRI, r3
 8007890:	f3bf 8f6f 	isb	sy
 8007894:	f3bf 8f4f 	dsb	sy
 8007898:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800789a:	bf00      	nop
 800789c:	bf00      	nop
 800789e:	e7fd      	b.n	800789c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10b      	bne.n	80078be <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80078a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078aa:	f383 8811 	msr	BASEPRI, r3
 80078ae:	f3bf 8f6f 	isb	sy
 80078b2:	f3bf 8f4f 	dsb	sy
 80078b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078b8:	bf00      	nop
 80078ba:	bf00      	nop
 80078bc:	e7fd      	b.n	80078ba <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d002      	beq.n	80078ca <xQueueGenericCreateStatic+0x56>
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d001      	beq.n	80078ce <xQueueGenericCreateStatic+0x5a>
 80078ca:	2301      	movs	r3, #1
 80078cc:	e000      	b.n	80078d0 <xQueueGenericCreateStatic+0x5c>
 80078ce:	2300      	movs	r3, #0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d10b      	bne.n	80078ec <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80078d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078d8:	f383 8811 	msr	BASEPRI, r3
 80078dc:	f3bf 8f6f 	isb	sy
 80078e0:	f3bf 8f4f 	dsb	sy
 80078e4:	623b      	str	r3, [r7, #32]
}
 80078e6:	bf00      	nop
 80078e8:	bf00      	nop
 80078ea:	e7fd      	b.n	80078e8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d102      	bne.n	80078f8 <xQueueGenericCreateStatic+0x84>
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d101      	bne.n	80078fc <xQueueGenericCreateStatic+0x88>
 80078f8:	2301      	movs	r3, #1
 80078fa:	e000      	b.n	80078fe <xQueueGenericCreateStatic+0x8a>
 80078fc:	2300      	movs	r3, #0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d10b      	bne.n	800791a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	61fb      	str	r3, [r7, #28]
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop
 8007918:	e7fd      	b.n	8007916 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800791a:	2350      	movs	r3, #80	@ 0x50
 800791c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	2b50      	cmp	r3, #80	@ 0x50
 8007922:	d00b      	beq.n	800793c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007928:	f383 8811 	msr	BASEPRI, r3
 800792c:	f3bf 8f6f 	isb	sy
 8007930:	f3bf 8f4f 	dsb	sy
 8007934:	61bb      	str	r3, [r7, #24]
}
 8007936:	bf00      	nop
 8007938:	bf00      	nop
 800793a:	e7fd      	b.n	8007938 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800793c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007944:	2b00      	cmp	r3, #0
 8007946:	d00d      	beq.n	8007964 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007950:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007956:	9300      	str	r3, [sp, #0]
 8007958:	4613      	mov	r3, r2
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	68b9      	ldr	r1, [r7, #8]
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f000 f840 	bl	80079e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007966:	4618      	mov	r0, r3
 8007968:	3730      	adds	r7, #48	@ 0x30
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}

0800796e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800796e:	b580      	push	{r7, lr}
 8007970:	b08a      	sub	sp, #40	@ 0x28
 8007972:	af02      	add	r7, sp, #8
 8007974:	60f8      	str	r0, [r7, #12]
 8007976:	60b9      	str	r1, [r7, #8]
 8007978:	4613      	mov	r3, r2
 800797a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d10b      	bne.n	800799a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007986:	f383 8811 	msr	BASEPRI, r3
 800798a:	f3bf 8f6f 	isb	sy
 800798e:	f3bf 8f4f 	dsb	sy
 8007992:	613b      	str	r3, [r7, #16]
}
 8007994:	bf00      	nop
 8007996:	bf00      	nop
 8007998:	e7fd      	b.n	8007996 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	68ba      	ldr	r2, [r7, #8]
 800799e:	fb02 f303 	mul.w	r3, r2, r3
 80079a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	3350      	adds	r3, #80	@ 0x50
 80079a8:	4618      	mov	r0, r3
 80079aa:	f002 fa47 	bl	8009e3c <pvPortMalloc>
 80079ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d011      	beq.n	80079da <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80079b6:	69bb      	ldr	r3, [r7, #24]
 80079b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	3350      	adds	r3, #80	@ 0x50
 80079be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80079c8:	79fa      	ldrb	r2, [r7, #7]
 80079ca:	69bb      	ldr	r3, [r7, #24]
 80079cc:	9300      	str	r3, [sp, #0]
 80079ce:	4613      	mov	r3, r2
 80079d0:	697a      	ldr	r2, [r7, #20]
 80079d2:	68b9      	ldr	r1, [r7, #8]
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f000 f805 	bl	80079e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80079da:	69bb      	ldr	r3, [r7, #24]
	}
 80079dc:	4618      	mov	r0, r3
 80079de:	3720      	adds	r7, #32
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	60f8      	str	r0, [r7, #12]
 80079ec:	60b9      	str	r1, [r7, #8]
 80079ee:	607a      	str	r2, [r7, #4]
 80079f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d103      	bne.n	8007a00 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	69ba      	ldr	r2, [r7, #24]
 80079fc:	601a      	str	r2, [r3, #0]
 80079fe:	e002      	b.n	8007a06 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	68fa      	ldr	r2, [r7, #12]
 8007a0a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	68ba      	ldr	r2, [r7, #8]
 8007a10:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a12:	2101      	movs	r1, #1
 8007a14:	69b8      	ldr	r0, [r7, #24]
 8007a16:	f7ff fec3 	bl	80077a0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	78fa      	ldrb	r2, [r7, #3]
 8007a1e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007a22:	bf00      	nop
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
	...

08007a2c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b08e      	sub	sp, #56	@ 0x38
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	607a      	str	r2, [r7, #4]
 8007a38:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10b      	bne.n	8007a60 <xQueueGenericSend+0x34>
	__asm volatile
 8007a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a4c:	f383 8811 	msr	BASEPRI, r3
 8007a50:	f3bf 8f6f 	isb	sy
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007a5a:	bf00      	nop
 8007a5c:	bf00      	nop
 8007a5e:	e7fd      	b.n	8007a5c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d103      	bne.n	8007a6e <xQueueGenericSend+0x42>
 8007a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d101      	bne.n	8007a72 <xQueueGenericSend+0x46>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	e000      	b.n	8007a74 <xQueueGenericSend+0x48>
 8007a72:	2300      	movs	r3, #0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d10b      	bne.n	8007a90 <xQueueGenericSend+0x64>
	__asm volatile
 8007a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7c:	f383 8811 	msr	BASEPRI, r3
 8007a80:	f3bf 8f6f 	isb	sy
 8007a84:	f3bf 8f4f 	dsb	sy
 8007a88:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a8a:	bf00      	nop
 8007a8c:	bf00      	nop
 8007a8e:	e7fd      	b.n	8007a8c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d103      	bne.n	8007a9e <xQueueGenericSend+0x72>
 8007a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d101      	bne.n	8007aa2 <xQueueGenericSend+0x76>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e000      	b.n	8007aa4 <xQueueGenericSend+0x78>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10b      	bne.n	8007ac0 <xQueueGenericSend+0x94>
	__asm volatile
 8007aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aac:	f383 8811 	msr	BASEPRI, r3
 8007ab0:	f3bf 8f6f 	isb	sy
 8007ab4:	f3bf 8f4f 	dsb	sy
 8007ab8:	623b      	str	r3, [r7, #32]
}
 8007aba:	bf00      	nop
 8007abc:	bf00      	nop
 8007abe:	e7fd      	b.n	8007abc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ac0:	f001 fa50 	bl	8008f64 <xTaskGetSchedulerState>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d102      	bne.n	8007ad0 <xQueueGenericSend+0xa4>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d101      	bne.n	8007ad4 <xQueueGenericSend+0xa8>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e000      	b.n	8007ad6 <xQueueGenericSend+0xaa>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10b      	bne.n	8007af2 <xQueueGenericSend+0xc6>
	__asm volatile
 8007ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	61fb      	str	r3, [r7, #28]
}
 8007aec:	bf00      	nop
 8007aee:	bf00      	nop
 8007af0:	e7fd      	b.n	8007aee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007af2:	f002 f881 	bl	8009bf8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d302      	bcc.n	8007b08 <xQueueGenericSend+0xdc>
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d129      	bne.n	8007b5c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b08:	683a      	ldr	r2, [r7, #0]
 8007b0a:	68b9      	ldr	r1, [r7, #8]
 8007b0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b0e:	f000 fa91 	bl	8008034 <prvCopyDataToQueue>
 8007b12:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d010      	beq.n	8007b3e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1e:	3324      	adds	r3, #36	@ 0x24
 8007b20:	4618      	mov	r0, r3
 8007b22:	f001 f85f 	bl	8008be4 <xTaskRemoveFromEventList>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d013      	beq.n	8007b54 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007b2c:	4b3f      	ldr	r3, [pc, #252]	@ (8007c2c <xQueueGenericSend+0x200>)
 8007b2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b32:	601a      	str	r2, [r3, #0]
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	f3bf 8f6f 	isb	sy
 8007b3c:	e00a      	b.n	8007b54 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d007      	beq.n	8007b54 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007b44:	4b39      	ldr	r3, [pc, #228]	@ (8007c2c <xQueueGenericSend+0x200>)
 8007b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b4a:	601a      	str	r2, [r3, #0]
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007b54:	f002 f882 	bl	8009c5c <vPortExitCritical>
				return pdPASS;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e063      	b.n	8007c24 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d103      	bne.n	8007b6a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b62:	f002 f87b 	bl	8009c5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b66:	2300      	movs	r3, #0
 8007b68:	e05c      	b.n	8007c24 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d106      	bne.n	8007b7e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b70:	f107 0314 	add.w	r3, r7, #20
 8007b74:	4618      	mov	r0, r3
 8007b76:	f001 f899 	bl	8008cac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b7e:	f002 f86d 	bl	8009c5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b82:	f000 fe09 	bl	8008798 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b86:	f002 f837 	bl	8009bf8 <vPortEnterCritical>
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b90:	b25b      	sxtb	r3, r3
 8007b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b96:	d103      	bne.n	8007ba0 <xQueueGenericSend+0x174>
 8007b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ba6:	b25b      	sxtb	r3, r3
 8007ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bac:	d103      	bne.n	8007bb6 <xQueueGenericSend+0x18a>
 8007bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007bb6:	f002 f851 	bl	8009c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007bba:	1d3a      	adds	r2, r7, #4
 8007bbc:	f107 0314 	add.w	r3, r7, #20
 8007bc0:	4611      	mov	r1, r2
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f001 f888 	bl	8008cd8 <xTaskCheckForTimeOut>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d124      	bne.n	8007c18 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007bce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bd0:	f000 fb28 	bl	8008224 <prvIsQueueFull>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d018      	beq.n	8007c0c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bdc:	3310      	adds	r3, #16
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	4611      	mov	r1, r2
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 ffac 	bl	8008b40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007be8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bea:	f000 fab3 	bl	8008154 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007bee:	f000 fde1 	bl	80087b4 <xTaskResumeAll>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f47f af7c 	bne.w	8007af2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8007c2c <xQueueGenericSend+0x200>)
 8007bfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c00:	601a      	str	r2, [r3, #0]
 8007c02:	f3bf 8f4f 	dsb	sy
 8007c06:	f3bf 8f6f 	isb	sy
 8007c0a:	e772      	b.n	8007af2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007c0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c0e:	f000 faa1 	bl	8008154 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c12:	f000 fdcf 	bl	80087b4 <xTaskResumeAll>
 8007c16:	e76c      	b.n	8007af2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007c18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c1a:	f000 fa9b 	bl	8008154 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c1e:	f000 fdc9 	bl	80087b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007c22:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3738      	adds	r7, #56	@ 0x38
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	e000ed04 	.word	0xe000ed04

08007c30 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b090      	sub	sp, #64	@ 0x40
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	607a      	str	r2, [r7, #4]
 8007c3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d10b      	bne.n	8007c60 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c4c:	f383 8811 	msr	BASEPRI, r3
 8007c50:	f3bf 8f6f 	isb	sy
 8007c54:	f3bf 8f4f 	dsb	sy
 8007c58:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c5a:	bf00      	nop
 8007c5c:	bf00      	nop
 8007c5e:	e7fd      	b.n	8007c5c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d103      	bne.n	8007c6e <xQueueGenericSendFromISR+0x3e>
 8007c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d101      	bne.n	8007c72 <xQueueGenericSendFromISR+0x42>
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e000      	b.n	8007c74 <xQueueGenericSendFromISR+0x44>
 8007c72:	2300      	movs	r3, #0
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d10b      	bne.n	8007c90 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7c:	f383 8811 	msr	BASEPRI, r3
 8007c80:	f3bf 8f6f 	isb	sy
 8007c84:	f3bf 8f4f 	dsb	sy
 8007c88:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c8a:	bf00      	nop
 8007c8c:	bf00      	nop
 8007c8e:	e7fd      	b.n	8007c8c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d103      	bne.n	8007c9e <xQueueGenericSendFromISR+0x6e>
 8007c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d101      	bne.n	8007ca2 <xQueueGenericSendFromISR+0x72>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e000      	b.n	8007ca4 <xQueueGenericSendFromISR+0x74>
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10b      	bne.n	8007cc0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cac:	f383 8811 	msr	BASEPRI, r3
 8007cb0:	f3bf 8f6f 	isb	sy
 8007cb4:	f3bf 8f4f 	dsb	sy
 8007cb8:	623b      	str	r3, [r7, #32]
}
 8007cba:	bf00      	nop
 8007cbc:	bf00      	nop
 8007cbe:	e7fd      	b.n	8007cbc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007cc0:	f002 f87a 	bl	8009db8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007cc4:	f3ef 8211 	mrs	r2, BASEPRI
 8007cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	61fa      	str	r2, [r7, #28]
 8007cda:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007cdc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cde:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ce2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d302      	bcc.n	8007cf2 <xQueueGenericSendFromISR+0xc2>
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	d12f      	bne.n	8007d52 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cf8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d02:	683a      	ldr	r2, [r7, #0]
 8007d04:	68b9      	ldr	r1, [r7, #8]
 8007d06:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007d08:	f000 f994 	bl	8008034 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d0c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d14:	d112      	bne.n	8007d3c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d016      	beq.n	8007d4c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d20:	3324      	adds	r3, #36	@ 0x24
 8007d22:	4618      	mov	r0, r3
 8007d24:	f000 ff5e 	bl	8008be4 <xTaskRemoveFromEventList>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00e      	beq.n	8007d4c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00b      	beq.n	8007d4c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2201      	movs	r2, #1
 8007d38:	601a      	str	r2, [r3, #0]
 8007d3a:	e007      	b.n	8007d4c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d3c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007d40:	3301      	adds	r3, #1
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	b25a      	sxtb	r2, r3
 8007d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007d50:	e001      	b.n	8007d56 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d52:	2300      	movs	r3, #0
 8007d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d58:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007d60:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3740      	adds	r7, #64	@ 0x40
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}

08007d6c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b08c      	sub	sp, #48	@ 0x30
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10b      	bne.n	8007d9e <xQueueReceive+0x32>
	__asm volatile
 8007d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8a:	f383 8811 	msr	BASEPRI, r3
 8007d8e:	f3bf 8f6f 	isb	sy
 8007d92:	f3bf 8f4f 	dsb	sy
 8007d96:	623b      	str	r3, [r7, #32]
}
 8007d98:	bf00      	nop
 8007d9a:	bf00      	nop
 8007d9c:	e7fd      	b.n	8007d9a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d103      	bne.n	8007dac <xQueueReceive+0x40>
 8007da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d101      	bne.n	8007db0 <xQueueReceive+0x44>
 8007dac:	2301      	movs	r3, #1
 8007dae:	e000      	b.n	8007db2 <xQueueReceive+0x46>
 8007db0:	2300      	movs	r3, #0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d10b      	bne.n	8007dce <xQueueReceive+0x62>
	__asm volatile
 8007db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dba:	f383 8811 	msr	BASEPRI, r3
 8007dbe:	f3bf 8f6f 	isb	sy
 8007dc2:	f3bf 8f4f 	dsb	sy
 8007dc6:	61fb      	str	r3, [r7, #28]
}
 8007dc8:	bf00      	nop
 8007dca:	bf00      	nop
 8007dcc:	e7fd      	b.n	8007dca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007dce:	f001 f8c9 	bl	8008f64 <xTaskGetSchedulerState>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d102      	bne.n	8007dde <xQueueReceive+0x72>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d101      	bne.n	8007de2 <xQueueReceive+0x76>
 8007dde:	2301      	movs	r3, #1
 8007de0:	e000      	b.n	8007de4 <xQueueReceive+0x78>
 8007de2:	2300      	movs	r3, #0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d10b      	bne.n	8007e00 <xQueueReceive+0x94>
	__asm volatile
 8007de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dec:	f383 8811 	msr	BASEPRI, r3
 8007df0:	f3bf 8f6f 	isb	sy
 8007df4:	f3bf 8f4f 	dsb	sy
 8007df8:	61bb      	str	r3, [r7, #24]
}
 8007dfa:	bf00      	nop
 8007dfc:	bf00      	nop
 8007dfe:	e7fd      	b.n	8007dfc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e00:	f001 fefa 	bl	8009bf8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e08:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d01f      	beq.n	8007e50 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e10:	68b9      	ldr	r1, [r7, #8]
 8007e12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e14:	f000 f978 	bl	8008108 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e1a:	1e5a      	subs	r2, r3, #1
 8007e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00f      	beq.n	8007e48 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2a:	3310      	adds	r3, #16
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f000 fed9 	bl	8008be4 <xTaskRemoveFromEventList>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d007      	beq.n	8007e48 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e38:	4b3c      	ldr	r3, [pc, #240]	@ (8007f2c <xQueueReceive+0x1c0>)
 8007e3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e3e:	601a      	str	r2, [r3, #0]
 8007e40:	f3bf 8f4f 	dsb	sy
 8007e44:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007e48:	f001 ff08 	bl	8009c5c <vPortExitCritical>
				return pdPASS;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e069      	b.n	8007f24 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d103      	bne.n	8007e5e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e56:	f001 ff01 	bl	8009c5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	e062      	b.n	8007f24 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d106      	bne.n	8007e72 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e64:	f107 0310 	add.w	r3, r7, #16
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f000 ff1f 	bl	8008cac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e72:	f001 fef3 	bl	8009c5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e76:	f000 fc8f 	bl	8008798 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e7a:	f001 febd 	bl	8009bf8 <vPortEnterCritical>
 8007e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e84:	b25b      	sxtb	r3, r3
 8007e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e8a:	d103      	bne.n	8007e94 <xQueueReceive+0x128>
 8007e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e9a:	b25b      	sxtb	r3, r3
 8007e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea0:	d103      	bne.n	8007eaa <xQueueReceive+0x13e>
 8007ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007eaa:	f001 fed7 	bl	8009c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007eae:	1d3a      	adds	r2, r7, #4
 8007eb0:	f107 0310 	add.w	r3, r7, #16
 8007eb4:	4611      	mov	r1, r2
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f000 ff0e 	bl	8008cd8 <xTaskCheckForTimeOut>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d123      	bne.n	8007f0a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ec2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ec4:	f000 f998 	bl	80081f8 <prvIsQueueEmpty>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d017      	beq.n	8007efe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed0:	3324      	adds	r3, #36	@ 0x24
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	4611      	mov	r1, r2
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f000 fe32 	bl	8008b40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007edc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ede:	f000 f939 	bl	8008154 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ee2:	f000 fc67 	bl	80087b4 <xTaskResumeAll>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d189      	bne.n	8007e00 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007eec:	4b0f      	ldr	r3, [pc, #60]	@ (8007f2c <xQueueReceive+0x1c0>)
 8007eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ef2:	601a      	str	r2, [r3, #0]
 8007ef4:	f3bf 8f4f 	dsb	sy
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	e780      	b.n	8007e00 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007efe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f00:	f000 f928 	bl	8008154 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f04:	f000 fc56 	bl	80087b4 <xTaskResumeAll>
 8007f08:	e77a      	b.n	8007e00 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007f0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f0c:	f000 f922 	bl	8008154 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f10:	f000 fc50 	bl	80087b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f16:	f000 f96f 	bl	80081f8 <prvIsQueueEmpty>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	f43f af6f 	beq.w	8007e00 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007f22:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3730      	adds	r7, #48	@ 0x30
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	e000ed04 	.word	0xe000ed04

08007f30 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b08e      	sub	sp, #56	@ 0x38
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d10b      	bne.n	8007f5e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4a:	f383 8811 	msr	BASEPRI, r3
 8007f4e:	f3bf 8f6f 	isb	sy
 8007f52:	f3bf 8f4f 	dsb	sy
 8007f56:	623b      	str	r3, [r7, #32]
}
 8007f58:	bf00      	nop
 8007f5a:	bf00      	nop
 8007f5c:	e7fd      	b.n	8007f5a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d103      	bne.n	8007f6c <xQueueReceiveFromISR+0x3c>
 8007f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <xQueueReceiveFromISR+0x40>
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e000      	b.n	8007f72 <xQueueReceiveFromISR+0x42>
 8007f70:	2300      	movs	r3, #0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d10b      	bne.n	8007f8e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	61fb      	str	r3, [r7, #28]
}
 8007f88:	bf00      	nop
 8007f8a:	bf00      	nop
 8007f8c:	e7fd      	b.n	8007f8a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f8e:	f001 ff13 	bl	8009db8 <vPortValidateInterruptPriority>
	__asm volatile
 8007f92:	f3ef 8211 	mrs	r2, BASEPRI
 8007f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9a:	f383 8811 	msr	BASEPRI, r3
 8007f9e:	f3bf 8f6f 	isb	sy
 8007fa2:	f3bf 8f4f 	dsb	sy
 8007fa6:	61ba      	str	r2, [r7, #24]
 8007fa8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007faa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d02f      	beq.n	800801a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007fc4:	68b9      	ldr	r1, [r7, #8]
 8007fc6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fc8:	f000 f89e 	bl	8008108 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fce:	1e5a      	subs	r2, r3, #1
 8007fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007fd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fdc:	d112      	bne.n	8008004 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d016      	beq.n	8008014 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe8:	3310      	adds	r3, #16
 8007fea:	4618      	mov	r0, r3
 8007fec:	f000 fdfa 	bl	8008be4 <xTaskRemoveFromEventList>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d00e      	beq.n	8008014 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d00b      	beq.n	8008014 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	601a      	str	r2, [r3, #0]
 8008002:	e007      	b.n	8008014 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008004:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008008:	3301      	adds	r3, #1
 800800a:	b2db      	uxtb	r3, r3
 800800c:	b25a      	sxtb	r2, r3
 800800e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008014:	2301      	movs	r3, #1
 8008016:	637b      	str	r3, [r7, #52]	@ 0x34
 8008018:	e001      	b.n	800801e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800801a:	2300      	movs	r3, #0
 800801c:	637b      	str	r3, [r7, #52]	@ 0x34
 800801e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008020:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	f383 8811 	msr	BASEPRI, r3
}
 8008028:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800802a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800802c:	4618      	mov	r0, r3
 800802e:	3738      	adds	r7, #56	@ 0x38
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
 800803a:	60f8      	str	r0, [r7, #12]
 800803c:	60b9      	str	r1, [r7, #8]
 800803e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008040:	2300      	movs	r3, #0
 8008042:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008048:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800804e:	2b00      	cmp	r3, #0
 8008050:	d10d      	bne.n	800806e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d14d      	bne.n	80080f6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	4618      	mov	r0, r3
 8008060:	f000 ff9e 	bl	8008fa0 <xTaskPriorityDisinherit>
 8008064:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2200      	movs	r2, #0
 800806a:	609a      	str	r2, [r3, #8]
 800806c:	e043      	b.n	80080f6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d119      	bne.n	80080a8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6858      	ldr	r0, [r3, #4]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800807c:	461a      	mov	r2, r3
 800807e:	68b9      	ldr	r1, [r7, #8]
 8008080:	f003 f857 	bl	800b132 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	685a      	ldr	r2, [r3, #4]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808c:	441a      	add	r2, r3
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	685a      	ldr	r2, [r3, #4]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	429a      	cmp	r2, r3
 800809c:	d32b      	bcc.n	80080f6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	605a      	str	r2, [r3, #4]
 80080a6:	e026      	b.n	80080f6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	68d8      	ldr	r0, [r3, #12]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b0:	461a      	mov	r2, r3
 80080b2:	68b9      	ldr	r1, [r7, #8]
 80080b4:	f003 f83d 	bl	800b132 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	68da      	ldr	r2, [r3, #12]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c0:	425b      	negs	r3, r3
 80080c2:	441a      	add	r2, r3
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	68da      	ldr	r2, [r3, #12]
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d207      	bcs.n	80080e4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	689a      	ldr	r2, [r3, #8]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080dc:	425b      	negs	r3, r3
 80080de:	441a      	add	r2, r3
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2b02      	cmp	r3, #2
 80080e8:	d105      	bne.n	80080f6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d002      	beq.n	80080f6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	3b01      	subs	r3, #1
 80080f4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	1c5a      	adds	r2, r3, #1
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80080fe:	697b      	ldr	r3, [r7, #20]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3718      	adds	r7, #24
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008116:	2b00      	cmp	r3, #0
 8008118:	d018      	beq.n	800814c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	68da      	ldr	r2, [r3, #12]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008122:	441a      	add	r2, r3
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	68da      	ldr	r2, [r3, #12]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	429a      	cmp	r2, r3
 8008132:	d303      	bcc.n	800813c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	68d9      	ldr	r1, [r3, #12]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008144:	461a      	mov	r2, r3
 8008146:	6838      	ldr	r0, [r7, #0]
 8008148:	f002 fff3 	bl	800b132 <memcpy>
	}
}
 800814c:	bf00      	nop
 800814e:	3708      	adds	r7, #8
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b084      	sub	sp, #16
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800815c:	f001 fd4c 	bl	8009bf8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008166:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008168:	e011      	b.n	800818e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800816e:	2b00      	cmp	r3, #0
 8008170:	d012      	beq.n	8008198 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	3324      	adds	r3, #36	@ 0x24
 8008176:	4618      	mov	r0, r3
 8008178:	f000 fd34 	bl	8008be4 <xTaskRemoveFromEventList>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d001      	beq.n	8008186 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008182:	f000 fe0d 	bl	8008da0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008186:	7bfb      	ldrb	r3, [r7, #15]
 8008188:	3b01      	subs	r3, #1
 800818a:	b2db      	uxtb	r3, r3
 800818c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800818e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008192:	2b00      	cmp	r3, #0
 8008194:	dce9      	bgt.n	800816a <prvUnlockQueue+0x16>
 8008196:	e000      	b.n	800819a <prvUnlockQueue+0x46>
					break;
 8008198:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	22ff      	movs	r2, #255	@ 0xff
 800819e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80081a2:	f001 fd5b 	bl	8009c5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80081a6:	f001 fd27 	bl	8009bf8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081b2:	e011      	b.n	80081d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	691b      	ldr	r3, [r3, #16]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d012      	beq.n	80081e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	3310      	adds	r3, #16
 80081c0:	4618      	mov	r0, r3
 80081c2:	f000 fd0f 	bl	8008be4 <xTaskRemoveFromEventList>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d001      	beq.n	80081d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80081cc:	f000 fde8 	bl	8008da0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80081d0:	7bbb      	ldrb	r3, [r7, #14]
 80081d2:	3b01      	subs	r3, #1
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	dce9      	bgt.n	80081b4 <prvUnlockQueue+0x60>
 80081e0:	e000      	b.n	80081e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80081e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	22ff      	movs	r2, #255	@ 0xff
 80081e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80081ec:	f001 fd36 	bl	8009c5c <vPortExitCritical>
}
 80081f0:	bf00      	nop
 80081f2:	3710      	adds	r7, #16
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b084      	sub	sp, #16
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008200:	f001 fcfa 	bl	8009bf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008208:	2b00      	cmp	r3, #0
 800820a:	d102      	bne.n	8008212 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800820c:	2301      	movs	r3, #1
 800820e:	60fb      	str	r3, [r7, #12]
 8008210:	e001      	b.n	8008216 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008212:	2300      	movs	r3, #0
 8008214:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008216:	f001 fd21 	bl	8009c5c <vPortExitCritical>

	return xReturn;
 800821a:	68fb      	ldr	r3, [r7, #12]
}
 800821c:	4618      	mov	r0, r3
 800821e:	3710      	adds	r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800822c:	f001 fce4 	bl	8009bf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008238:	429a      	cmp	r2, r3
 800823a:	d102      	bne.n	8008242 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800823c:	2301      	movs	r3, #1
 800823e:	60fb      	str	r3, [r7, #12]
 8008240:	e001      	b.n	8008246 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008242:	2300      	movs	r3, #0
 8008244:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008246:	f001 fd09 	bl	8009c5c <vPortExitCritical>

	return xReturn;
 800824a:	68fb      	ldr	r3, [r7, #12]
}
 800824c:	4618      	mov	r0, r3
 800824e:	3710      	adds	r7, #16
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008254:	b480      	push	{r7}
 8008256:	b085      	sub	sp, #20
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800825e:	2300      	movs	r3, #0
 8008260:	60fb      	str	r3, [r7, #12]
 8008262:	e014      	b.n	800828e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008264:	4a0f      	ldr	r2, [pc, #60]	@ (80082a4 <vQueueAddToRegistry+0x50>)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d10b      	bne.n	8008288 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008270:	490c      	ldr	r1, [pc, #48]	@ (80082a4 <vQueueAddToRegistry+0x50>)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	683a      	ldr	r2, [r7, #0]
 8008276:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800827a:	4a0a      	ldr	r2, [pc, #40]	@ (80082a4 <vQueueAddToRegistry+0x50>)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	00db      	lsls	r3, r3, #3
 8008280:	4413      	add	r3, r2
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008286:	e006      	b.n	8008296 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	3301      	adds	r3, #1
 800828c:	60fb      	str	r3, [r7, #12]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2b07      	cmp	r3, #7
 8008292:	d9e7      	bls.n	8008264 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008294:	bf00      	nop
 8008296:	bf00      	nop
 8008298:	3714      	adds	r7, #20
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop
 80082a4:	20000ce0 	.word	0x20000ce0

080082a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b086      	sub	sp, #24
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80082b8:	f001 fc9e 	bl	8009bf8 <vPortEnterCritical>
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082c2:	b25b      	sxtb	r3, r3
 80082c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c8:	d103      	bne.n	80082d2 <vQueueWaitForMessageRestricted+0x2a>
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082d8:	b25b      	sxtb	r3, r3
 80082da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082de:	d103      	bne.n	80082e8 <vQueueWaitForMessageRestricted+0x40>
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082e8:	f001 fcb8 	bl	8009c5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d106      	bne.n	8008302 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	3324      	adds	r3, #36	@ 0x24
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	68b9      	ldr	r1, [r7, #8]
 80082fc:	4618      	mov	r0, r3
 80082fe:	f000 fc45 	bl	8008b8c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008302:	6978      	ldr	r0, [r7, #20]
 8008304:	f7ff ff26 	bl	8008154 <prvUnlockQueue>
	}
 8008308:	bf00      	nop
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008310:	b580      	push	{r7, lr}
 8008312:	b08e      	sub	sp, #56	@ 0x38
 8008314:	af04      	add	r7, sp, #16
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
 800831c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800831e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10b      	bne.n	800833c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008328:	f383 8811 	msr	BASEPRI, r3
 800832c:	f3bf 8f6f 	isb	sy
 8008330:	f3bf 8f4f 	dsb	sy
 8008334:	623b      	str	r3, [r7, #32]
}
 8008336:	bf00      	nop
 8008338:	bf00      	nop
 800833a:	e7fd      	b.n	8008338 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800833c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833e:	2b00      	cmp	r3, #0
 8008340:	d10b      	bne.n	800835a <xTaskCreateStatic+0x4a>
	__asm volatile
 8008342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008346:	f383 8811 	msr	BASEPRI, r3
 800834a:	f3bf 8f6f 	isb	sy
 800834e:	f3bf 8f4f 	dsb	sy
 8008352:	61fb      	str	r3, [r7, #28]
}
 8008354:	bf00      	nop
 8008356:	bf00      	nop
 8008358:	e7fd      	b.n	8008356 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800835a:	235c      	movs	r3, #92	@ 0x5c
 800835c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	2b5c      	cmp	r3, #92	@ 0x5c
 8008362:	d00b      	beq.n	800837c <xTaskCreateStatic+0x6c>
	__asm volatile
 8008364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008368:	f383 8811 	msr	BASEPRI, r3
 800836c:	f3bf 8f6f 	isb	sy
 8008370:	f3bf 8f4f 	dsb	sy
 8008374:	61bb      	str	r3, [r7, #24]
}
 8008376:	bf00      	nop
 8008378:	bf00      	nop
 800837a:	e7fd      	b.n	8008378 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800837c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800837e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008380:	2b00      	cmp	r3, #0
 8008382:	d01e      	beq.n	80083c2 <xTaskCreateStatic+0xb2>
 8008384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008386:	2b00      	cmp	r3, #0
 8008388:	d01b      	beq.n	80083c2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800838a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800838c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800838e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008390:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008392:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008396:	2202      	movs	r2, #2
 8008398:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800839c:	2300      	movs	r3, #0
 800839e:	9303      	str	r3, [sp, #12]
 80083a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a2:	9302      	str	r3, [sp, #8]
 80083a4:	f107 0314 	add.w	r3, r7, #20
 80083a8:	9301      	str	r3, [sp, #4]
 80083aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ac:	9300      	str	r3, [sp, #0]
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	68b9      	ldr	r1, [r7, #8]
 80083b4:	68f8      	ldr	r0, [r7, #12]
 80083b6:	f000 f850 	bl	800845a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80083ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80083bc:	f000 f8de 	bl	800857c <prvAddNewTaskToReadyList>
 80083c0:	e001      	b.n	80083c6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80083c2:	2300      	movs	r3, #0
 80083c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80083c6:	697b      	ldr	r3, [r7, #20]
	}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3728      	adds	r7, #40	@ 0x28
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b08c      	sub	sp, #48	@ 0x30
 80083d4:	af04      	add	r7, sp, #16
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	603b      	str	r3, [r7, #0]
 80083dc:	4613      	mov	r3, r2
 80083de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80083e0:	88fb      	ldrh	r3, [r7, #6]
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	4618      	mov	r0, r3
 80083e6:	f001 fd29 	bl	8009e3c <pvPortMalloc>
 80083ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d00e      	beq.n	8008410 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80083f2:	205c      	movs	r0, #92	@ 0x5c
 80083f4:	f001 fd22 	bl	8009e3c <pvPortMalloc>
 80083f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d003      	beq.n	8008408 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	631a      	str	r2, [r3, #48]	@ 0x30
 8008406:	e005      	b.n	8008414 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008408:	6978      	ldr	r0, [r7, #20]
 800840a:	f001 fde5 	bl	8009fd8 <vPortFree>
 800840e:	e001      	b.n	8008414 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008410:	2300      	movs	r3, #0
 8008412:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d017      	beq.n	800844a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008422:	88fa      	ldrh	r2, [r7, #6]
 8008424:	2300      	movs	r3, #0
 8008426:	9303      	str	r3, [sp, #12]
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	9302      	str	r3, [sp, #8]
 800842c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842e:	9301      	str	r3, [sp, #4]
 8008430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008432:	9300      	str	r3, [sp, #0]
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	68b9      	ldr	r1, [r7, #8]
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f000 f80e 	bl	800845a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800843e:	69f8      	ldr	r0, [r7, #28]
 8008440:	f000 f89c 	bl	800857c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008444:	2301      	movs	r3, #1
 8008446:	61bb      	str	r3, [r7, #24]
 8008448:	e002      	b.n	8008450 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800844a:	f04f 33ff 	mov.w	r3, #4294967295
 800844e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008450:	69bb      	ldr	r3, [r7, #24]
	}
 8008452:	4618      	mov	r0, r3
 8008454:	3720      	adds	r7, #32
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}

0800845a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800845a:	b580      	push	{r7, lr}
 800845c:	b088      	sub	sp, #32
 800845e:	af00      	add	r7, sp, #0
 8008460:	60f8      	str	r0, [r7, #12]
 8008462:	60b9      	str	r1, [r7, #8]
 8008464:	607a      	str	r2, [r7, #4]
 8008466:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	461a      	mov	r2, r3
 8008472:	21a5      	movs	r1, #165	@ 0xa5
 8008474:	f002 fdba 	bl	800afec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008482:	3b01      	subs	r3, #1
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4413      	add	r3, r2
 8008488:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	f023 0307 	bic.w	r3, r3, #7
 8008490:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	f003 0307 	and.w	r3, r3, #7
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00b      	beq.n	80084b4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	617b      	str	r3, [r7, #20]
}
 80084ae:	bf00      	nop
 80084b0:	bf00      	nop
 80084b2:	e7fd      	b.n	80084b0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d01f      	beq.n	80084fa <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084ba:	2300      	movs	r3, #0
 80084bc:	61fb      	str	r3, [r7, #28]
 80084be:	e012      	b.n	80084e6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80084c0:	68ba      	ldr	r2, [r7, #8]
 80084c2:	69fb      	ldr	r3, [r7, #28]
 80084c4:	4413      	add	r3, r2
 80084c6:	7819      	ldrb	r1, [r3, #0]
 80084c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	4413      	add	r3, r2
 80084ce:	3334      	adds	r3, #52	@ 0x34
 80084d0:	460a      	mov	r2, r1
 80084d2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80084d4:	68ba      	ldr	r2, [r7, #8]
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	4413      	add	r3, r2
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d006      	beq.n	80084ee <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	3301      	adds	r3, #1
 80084e4:	61fb      	str	r3, [r7, #28]
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	2b0f      	cmp	r3, #15
 80084ea:	d9e9      	bls.n	80084c0 <prvInitialiseNewTask+0x66>
 80084ec:	e000      	b.n	80084f0 <prvInitialiseNewTask+0x96>
			{
				break;
 80084ee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80084f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f2:	2200      	movs	r2, #0
 80084f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80084f8:	e003      	b.n	8008502 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80084fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fc:	2200      	movs	r2, #0
 80084fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008504:	2b37      	cmp	r3, #55	@ 0x37
 8008506:	d901      	bls.n	800850c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008508:	2337      	movs	r3, #55	@ 0x37
 800850a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800850c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008510:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008516:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851a:	2200      	movs	r2, #0
 800851c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800851e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008520:	3304      	adds	r3, #4
 8008522:	4618      	mov	r0, r3
 8008524:	f7ff f8a8 	bl	8007678 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852a:	3318      	adds	r3, #24
 800852c:	4618      	mov	r0, r3
 800852e:	f7ff f8a3 	bl	8007678 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008536:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800853a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800853e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008540:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008546:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854a:	2200      	movs	r2, #0
 800854c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800854e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008550:	2200      	movs	r2, #0
 8008552:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	68f9      	ldr	r1, [r7, #12]
 800855a:	69b8      	ldr	r0, [r7, #24]
 800855c:	f001 fa1e 	bl	800999c <pxPortInitialiseStack>
 8008560:	4602      	mov	r2, r0
 8008562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008564:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008568:	2b00      	cmp	r3, #0
 800856a:	d002      	beq.n	8008572 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800856c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800856e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008570:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008572:	bf00      	nop
 8008574:	3720      	adds	r7, #32
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
	...

0800857c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008584:	f001 fb38 	bl	8009bf8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008588:	4b2d      	ldr	r3, [pc, #180]	@ (8008640 <prvAddNewTaskToReadyList+0xc4>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	3301      	adds	r3, #1
 800858e:	4a2c      	ldr	r2, [pc, #176]	@ (8008640 <prvAddNewTaskToReadyList+0xc4>)
 8008590:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008592:	4b2c      	ldr	r3, [pc, #176]	@ (8008644 <prvAddNewTaskToReadyList+0xc8>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d109      	bne.n	80085ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800859a:	4a2a      	ldr	r2, [pc, #168]	@ (8008644 <prvAddNewTaskToReadyList+0xc8>)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80085a0:	4b27      	ldr	r3, [pc, #156]	@ (8008640 <prvAddNewTaskToReadyList+0xc4>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d110      	bne.n	80085ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80085a8:	f000 fc1e 	bl	8008de8 <prvInitialiseTaskLists>
 80085ac:	e00d      	b.n	80085ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80085ae:	4b26      	ldr	r3, [pc, #152]	@ (8008648 <prvAddNewTaskToReadyList+0xcc>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d109      	bne.n	80085ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80085b6:	4b23      	ldr	r3, [pc, #140]	@ (8008644 <prvAddNewTaskToReadyList+0xc8>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d802      	bhi.n	80085ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80085c4:	4a1f      	ldr	r2, [pc, #124]	@ (8008644 <prvAddNewTaskToReadyList+0xc8>)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80085ca:	4b20      	ldr	r3, [pc, #128]	@ (800864c <prvAddNewTaskToReadyList+0xd0>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	3301      	adds	r3, #1
 80085d0:	4a1e      	ldr	r2, [pc, #120]	@ (800864c <prvAddNewTaskToReadyList+0xd0>)
 80085d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80085d4:	4b1d      	ldr	r3, [pc, #116]	@ (800864c <prvAddNewTaskToReadyList+0xd0>)
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085e0:	4b1b      	ldr	r3, [pc, #108]	@ (8008650 <prvAddNewTaskToReadyList+0xd4>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d903      	bls.n	80085f0 <prvAddNewTaskToReadyList+0x74>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ec:	4a18      	ldr	r2, [pc, #96]	@ (8008650 <prvAddNewTaskToReadyList+0xd4>)
 80085ee:	6013      	str	r3, [r2, #0]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f4:	4613      	mov	r3, r2
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	4413      	add	r3, r2
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	4a15      	ldr	r2, [pc, #84]	@ (8008654 <prvAddNewTaskToReadyList+0xd8>)
 80085fe:	441a      	add	r2, r3
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	3304      	adds	r3, #4
 8008604:	4619      	mov	r1, r3
 8008606:	4610      	mov	r0, r2
 8008608:	f7ff f843 	bl	8007692 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800860c:	f001 fb26 	bl	8009c5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008610:	4b0d      	ldr	r3, [pc, #52]	@ (8008648 <prvAddNewTaskToReadyList+0xcc>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d00e      	beq.n	8008636 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008618:	4b0a      	ldr	r3, [pc, #40]	@ (8008644 <prvAddNewTaskToReadyList+0xc8>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008622:	429a      	cmp	r2, r3
 8008624:	d207      	bcs.n	8008636 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008626:	4b0c      	ldr	r3, [pc, #48]	@ (8008658 <prvAddNewTaskToReadyList+0xdc>)
 8008628:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800862c:	601a      	str	r2, [r3, #0]
 800862e:	f3bf 8f4f 	dsb	sy
 8008632:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008636:	bf00      	nop
 8008638:	3708      	adds	r7, #8
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	200011f4 	.word	0x200011f4
 8008644:	20000d20 	.word	0x20000d20
 8008648:	20001200 	.word	0x20001200
 800864c:	20001210 	.word	0x20001210
 8008650:	200011fc 	.word	0x200011fc
 8008654:	20000d24 	.word	0x20000d24
 8008658:	e000ed04 	.word	0xe000ed04

0800865c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008664:	2300      	movs	r3, #0
 8008666:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d018      	beq.n	80086a0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800866e:	4b14      	ldr	r3, [pc, #80]	@ (80086c0 <vTaskDelay+0x64>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d00b      	beq.n	800868e <vTaskDelay+0x32>
	__asm volatile
 8008676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867a:	f383 8811 	msr	BASEPRI, r3
 800867e:	f3bf 8f6f 	isb	sy
 8008682:	f3bf 8f4f 	dsb	sy
 8008686:	60bb      	str	r3, [r7, #8]
}
 8008688:	bf00      	nop
 800868a:	bf00      	nop
 800868c:	e7fd      	b.n	800868a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800868e:	f000 f883 	bl	8008798 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008692:	2100      	movs	r1, #0
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 fdd3 	bl	8009240 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800869a:	f000 f88b 	bl	80087b4 <xTaskResumeAll>
 800869e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d107      	bne.n	80086b6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80086a6:	4b07      	ldr	r3, [pc, #28]	@ (80086c4 <vTaskDelay+0x68>)
 80086a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086ac:	601a      	str	r2, [r3, #0]
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80086b6:	bf00      	nop
 80086b8:	3710      	adds	r7, #16
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	bf00      	nop
 80086c0:	2000121c 	.word	0x2000121c
 80086c4:	e000ed04 	.word	0xe000ed04

080086c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08a      	sub	sp, #40	@ 0x28
 80086cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80086ce:	2300      	movs	r3, #0
 80086d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80086d2:	2300      	movs	r3, #0
 80086d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80086d6:	463a      	mov	r2, r7
 80086d8:	1d39      	adds	r1, r7, #4
 80086da:	f107 0308 	add.w	r3, r7, #8
 80086de:	4618      	mov	r0, r3
 80086e0:	f7fe ff76 	bl	80075d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80086e4:	6839      	ldr	r1, [r7, #0]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	68ba      	ldr	r2, [r7, #8]
 80086ea:	9202      	str	r2, [sp, #8]
 80086ec:	9301      	str	r3, [sp, #4]
 80086ee:	2300      	movs	r3, #0
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	2300      	movs	r3, #0
 80086f4:	460a      	mov	r2, r1
 80086f6:	4922      	ldr	r1, [pc, #136]	@ (8008780 <vTaskStartScheduler+0xb8>)
 80086f8:	4822      	ldr	r0, [pc, #136]	@ (8008784 <vTaskStartScheduler+0xbc>)
 80086fa:	f7ff fe09 	bl	8008310 <xTaskCreateStatic>
 80086fe:	4603      	mov	r3, r0
 8008700:	4a21      	ldr	r2, [pc, #132]	@ (8008788 <vTaskStartScheduler+0xc0>)
 8008702:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008704:	4b20      	ldr	r3, [pc, #128]	@ (8008788 <vTaskStartScheduler+0xc0>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d002      	beq.n	8008712 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800870c:	2301      	movs	r3, #1
 800870e:	617b      	str	r3, [r7, #20]
 8008710:	e001      	b.n	8008716 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008712:	2300      	movs	r3, #0
 8008714:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	2b01      	cmp	r3, #1
 800871a:	d102      	bne.n	8008722 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800871c:	f000 fde4 	bl	80092e8 <xTimerCreateTimerTask>
 8008720:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	2b01      	cmp	r3, #1
 8008726:	d116      	bne.n	8008756 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800872c:	f383 8811 	msr	BASEPRI, r3
 8008730:	f3bf 8f6f 	isb	sy
 8008734:	f3bf 8f4f 	dsb	sy
 8008738:	613b      	str	r3, [r7, #16]
}
 800873a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800873c:	4b13      	ldr	r3, [pc, #76]	@ (800878c <vTaskStartScheduler+0xc4>)
 800873e:	f04f 32ff 	mov.w	r2, #4294967295
 8008742:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008744:	4b12      	ldr	r3, [pc, #72]	@ (8008790 <vTaskStartScheduler+0xc8>)
 8008746:	2201      	movs	r2, #1
 8008748:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800874a:	4b12      	ldr	r3, [pc, #72]	@ (8008794 <vTaskStartScheduler+0xcc>)
 800874c:	2200      	movs	r2, #0
 800874e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008750:	f001 f9ae 	bl	8009ab0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008754:	e00f      	b.n	8008776 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800875c:	d10b      	bne.n	8008776 <vTaskStartScheduler+0xae>
	__asm volatile
 800875e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008762:	f383 8811 	msr	BASEPRI, r3
 8008766:	f3bf 8f6f 	isb	sy
 800876a:	f3bf 8f4f 	dsb	sy
 800876e:	60fb      	str	r3, [r7, #12]
}
 8008770:	bf00      	nop
 8008772:	bf00      	nop
 8008774:	e7fd      	b.n	8008772 <vTaskStartScheduler+0xaa>
}
 8008776:	bf00      	nop
 8008778:	3718      	adds	r7, #24
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	0800e1a0 	.word	0x0800e1a0
 8008784:	08008db9 	.word	0x08008db9
 8008788:	20001218 	.word	0x20001218
 800878c:	20001214 	.word	0x20001214
 8008790:	20001200 	.word	0x20001200
 8008794:	200011f8 	.word	0x200011f8

08008798 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008798:	b480      	push	{r7}
 800879a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800879c:	4b04      	ldr	r3, [pc, #16]	@ (80087b0 <vTaskSuspendAll+0x18>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	3301      	adds	r3, #1
 80087a2:	4a03      	ldr	r2, [pc, #12]	@ (80087b0 <vTaskSuspendAll+0x18>)
 80087a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80087a6:	bf00      	nop
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr
 80087b0:	2000121c 	.word	0x2000121c

080087b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80087ba:	2300      	movs	r3, #0
 80087bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80087be:	2300      	movs	r3, #0
 80087c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80087c2:	4b42      	ldr	r3, [pc, #264]	@ (80088cc <xTaskResumeAll+0x118>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d10b      	bne.n	80087e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80087ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ce:	f383 8811 	msr	BASEPRI, r3
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	603b      	str	r3, [r7, #0]
}
 80087dc:	bf00      	nop
 80087de:	bf00      	nop
 80087e0:	e7fd      	b.n	80087de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80087e2:	f001 fa09 	bl	8009bf8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80087e6:	4b39      	ldr	r3, [pc, #228]	@ (80088cc <xTaskResumeAll+0x118>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3b01      	subs	r3, #1
 80087ec:	4a37      	ldr	r2, [pc, #220]	@ (80088cc <xTaskResumeAll+0x118>)
 80087ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087f0:	4b36      	ldr	r3, [pc, #216]	@ (80088cc <xTaskResumeAll+0x118>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d162      	bne.n	80088be <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80087f8:	4b35      	ldr	r3, [pc, #212]	@ (80088d0 <xTaskResumeAll+0x11c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d05e      	beq.n	80088be <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008800:	e02f      	b.n	8008862 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008802:	4b34      	ldr	r3, [pc, #208]	@ (80088d4 <xTaskResumeAll+0x120>)
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	3318      	adds	r3, #24
 800880e:	4618      	mov	r0, r3
 8008810:	f7fe ff9c 	bl	800774c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	3304      	adds	r3, #4
 8008818:	4618      	mov	r0, r3
 800881a:	f7fe ff97 	bl	800774c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008822:	4b2d      	ldr	r3, [pc, #180]	@ (80088d8 <xTaskResumeAll+0x124>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	429a      	cmp	r2, r3
 8008828:	d903      	bls.n	8008832 <xTaskResumeAll+0x7e>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882e:	4a2a      	ldr	r2, [pc, #168]	@ (80088d8 <xTaskResumeAll+0x124>)
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008836:	4613      	mov	r3, r2
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	4413      	add	r3, r2
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4a27      	ldr	r2, [pc, #156]	@ (80088dc <xTaskResumeAll+0x128>)
 8008840:	441a      	add	r2, r3
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	3304      	adds	r3, #4
 8008846:	4619      	mov	r1, r3
 8008848:	4610      	mov	r0, r2
 800884a:	f7fe ff22 	bl	8007692 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008852:	4b23      	ldr	r3, [pc, #140]	@ (80088e0 <xTaskResumeAll+0x12c>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008858:	429a      	cmp	r2, r3
 800885a:	d302      	bcc.n	8008862 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800885c:	4b21      	ldr	r3, [pc, #132]	@ (80088e4 <xTaskResumeAll+0x130>)
 800885e:	2201      	movs	r2, #1
 8008860:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008862:	4b1c      	ldr	r3, [pc, #112]	@ (80088d4 <xTaskResumeAll+0x120>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d1cb      	bne.n	8008802 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d001      	beq.n	8008874 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008870:	f000 fb58 	bl	8008f24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008874:	4b1c      	ldr	r3, [pc, #112]	@ (80088e8 <xTaskResumeAll+0x134>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d010      	beq.n	80088a2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008880:	f000 f846 	bl	8008910 <xTaskIncrementTick>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d002      	beq.n	8008890 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800888a:	4b16      	ldr	r3, [pc, #88]	@ (80088e4 <xTaskResumeAll+0x130>)
 800888c:	2201      	movs	r2, #1
 800888e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	3b01      	subs	r3, #1
 8008894:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1f1      	bne.n	8008880 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800889c:	4b12      	ldr	r3, [pc, #72]	@ (80088e8 <xTaskResumeAll+0x134>)
 800889e:	2200      	movs	r2, #0
 80088a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80088a2:	4b10      	ldr	r3, [pc, #64]	@ (80088e4 <xTaskResumeAll+0x130>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d009      	beq.n	80088be <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80088aa:	2301      	movs	r3, #1
 80088ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80088ae:	4b0f      	ldr	r3, [pc, #60]	@ (80088ec <xTaskResumeAll+0x138>)
 80088b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088b4:	601a      	str	r2, [r3, #0]
 80088b6:	f3bf 8f4f 	dsb	sy
 80088ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80088be:	f001 f9cd 	bl	8009c5c <vPortExitCritical>

	return xAlreadyYielded;
 80088c2:	68bb      	ldr	r3, [r7, #8]
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3710      	adds	r7, #16
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}
 80088cc:	2000121c 	.word	0x2000121c
 80088d0:	200011f4 	.word	0x200011f4
 80088d4:	200011b4 	.word	0x200011b4
 80088d8:	200011fc 	.word	0x200011fc
 80088dc:	20000d24 	.word	0x20000d24
 80088e0:	20000d20 	.word	0x20000d20
 80088e4:	20001208 	.word	0x20001208
 80088e8:	20001204 	.word	0x20001204
 80088ec:	e000ed04 	.word	0xe000ed04

080088f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80088f6:	4b05      	ldr	r3, [pc, #20]	@ (800890c <xTaskGetTickCount+0x1c>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80088fc:	687b      	ldr	r3, [r7, #4]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr
 800890a:	bf00      	nop
 800890c:	200011f8 	.word	0x200011f8

08008910 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b086      	sub	sp, #24
 8008914:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008916:	2300      	movs	r3, #0
 8008918:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800891a:	4b4f      	ldr	r3, [pc, #316]	@ (8008a58 <xTaskIncrementTick+0x148>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	f040 8090 	bne.w	8008a44 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008924:	4b4d      	ldr	r3, [pc, #308]	@ (8008a5c <xTaskIncrementTick+0x14c>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	3301      	adds	r3, #1
 800892a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800892c:	4a4b      	ldr	r2, [pc, #300]	@ (8008a5c <xTaskIncrementTick+0x14c>)
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d121      	bne.n	800897c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008938:	4b49      	ldr	r3, [pc, #292]	@ (8008a60 <xTaskIncrementTick+0x150>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d00b      	beq.n	800895a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008946:	f383 8811 	msr	BASEPRI, r3
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	603b      	str	r3, [r7, #0]
}
 8008954:	bf00      	nop
 8008956:	bf00      	nop
 8008958:	e7fd      	b.n	8008956 <xTaskIncrementTick+0x46>
 800895a:	4b41      	ldr	r3, [pc, #260]	@ (8008a60 <xTaskIncrementTick+0x150>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	60fb      	str	r3, [r7, #12]
 8008960:	4b40      	ldr	r3, [pc, #256]	@ (8008a64 <xTaskIncrementTick+0x154>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a3e      	ldr	r2, [pc, #248]	@ (8008a60 <xTaskIncrementTick+0x150>)
 8008966:	6013      	str	r3, [r2, #0]
 8008968:	4a3e      	ldr	r2, [pc, #248]	@ (8008a64 <xTaskIncrementTick+0x154>)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6013      	str	r3, [r2, #0]
 800896e:	4b3e      	ldr	r3, [pc, #248]	@ (8008a68 <xTaskIncrementTick+0x158>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	3301      	adds	r3, #1
 8008974:	4a3c      	ldr	r2, [pc, #240]	@ (8008a68 <xTaskIncrementTick+0x158>)
 8008976:	6013      	str	r3, [r2, #0]
 8008978:	f000 fad4 	bl	8008f24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800897c:	4b3b      	ldr	r3, [pc, #236]	@ (8008a6c <xTaskIncrementTick+0x15c>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	693a      	ldr	r2, [r7, #16]
 8008982:	429a      	cmp	r2, r3
 8008984:	d349      	bcc.n	8008a1a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008986:	4b36      	ldr	r3, [pc, #216]	@ (8008a60 <xTaskIncrementTick+0x150>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d104      	bne.n	800899a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008990:	4b36      	ldr	r3, [pc, #216]	@ (8008a6c <xTaskIncrementTick+0x15c>)
 8008992:	f04f 32ff 	mov.w	r2, #4294967295
 8008996:	601a      	str	r2, [r3, #0]
					break;
 8008998:	e03f      	b.n	8008a1a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800899a:	4b31      	ldr	r3, [pc, #196]	@ (8008a60 <xTaskIncrementTick+0x150>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80089aa:	693a      	ldr	r2, [r7, #16]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d203      	bcs.n	80089ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80089b2:	4a2e      	ldr	r2, [pc, #184]	@ (8008a6c <xTaskIncrementTick+0x15c>)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80089b8:	e02f      	b.n	8008a1a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	3304      	adds	r3, #4
 80089be:	4618      	mov	r0, r3
 80089c0:	f7fe fec4 	bl	800774c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d004      	beq.n	80089d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	3318      	adds	r3, #24
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fe febb 	bl	800774c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089da:	4b25      	ldr	r3, [pc, #148]	@ (8008a70 <xTaskIncrementTick+0x160>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d903      	bls.n	80089ea <xTaskIncrementTick+0xda>
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e6:	4a22      	ldr	r2, [pc, #136]	@ (8008a70 <xTaskIncrementTick+0x160>)
 80089e8:	6013      	str	r3, [r2, #0]
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ee:	4613      	mov	r3, r2
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	4413      	add	r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4a1f      	ldr	r2, [pc, #124]	@ (8008a74 <xTaskIncrementTick+0x164>)
 80089f8:	441a      	add	r2, r3
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	3304      	adds	r3, #4
 80089fe:	4619      	mov	r1, r3
 8008a00:	4610      	mov	r0, r2
 8008a02:	f7fe fe46 	bl	8007692 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8008a78 <xTaskIncrementTick+0x168>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d3b8      	bcc.n	8008986 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008a14:	2301      	movs	r3, #1
 8008a16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a18:	e7b5      	b.n	8008986 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008a1a:	4b17      	ldr	r3, [pc, #92]	@ (8008a78 <xTaskIncrementTick+0x168>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a20:	4914      	ldr	r1, [pc, #80]	@ (8008a74 <xTaskIncrementTick+0x164>)
 8008a22:	4613      	mov	r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	4413      	add	r3, r2
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	440b      	add	r3, r1
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2b01      	cmp	r3, #1
 8008a30:	d901      	bls.n	8008a36 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008a32:	2301      	movs	r3, #1
 8008a34:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008a36:	4b11      	ldr	r3, [pc, #68]	@ (8008a7c <xTaskIncrementTick+0x16c>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d007      	beq.n	8008a4e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	617b      	str	r3, [r7, #20]
 8008a42:	e004      	b.n	8008a4e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008a44:	4b0e      	ldr	r3, [pc, #56]	@ (8008a80 <xTaskIncrementTick+0x170>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	3301      	adds	r3, #1
 8008a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8008a80 <xTaskIncrementTick+0x170>)
 8008a4c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008a4e:	697b      	ldr	r3, [r7, #20]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3718      	adds	r7, #24
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	2000121c 	.word	0x2000121c
 8008a5c:	200011f8 	.word	0x200011f8
 8008a60:	200011ac 	.word	0x200011ac
 8008a64:	200011b0 	.word	0x200011b0
 8008a68:	2000120c 	.word	0x2000120c
 8008a6c:	20001214 	.word	0x20001214
 8008a70:	200011fc 	.word	0x200011fc
 8008a74:	20000d24 	.word	0x20000d24
 8008a78:	20000d20 	.word	0x20000d20
 8008a7c:	20001208 	.word	0x20001208
 8008a80:	20001204 	.word	0x20001204

08008a84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008a84:	b480      	push	{r7}
 8008a86:	b085      	sub	sp, #20
 8008a88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008a8a:	4b28      	ldr	r3, [pc, #160]	@ (8008b2c <vTaskSwitchContext+0xa8>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d003      	beq.n	8008a9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008a92:	4b27      	ldr	r3, [pc, #156]	@ (8008b30 <vTaskSwitchContext+0xac>)
 8008a94:	2201      	movs	r2, #1
 8008a96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008a98:	e042      	b.n	8008b20 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008a9a:	4b25      	ldr	r3, [pc, #148]	@ (8008b30 <vTaskSwitchContext+0xac>)
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008aa0:	4b24      	ldr	r3, [pc, #144]	@ (8008b34 <vTaskSwitchContext+0xb0>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	60fb      	str	r3, [r7, #12]
 8008aa6:	e011      	b.n	8008acc <vTaskSwitchContext+0x48>
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d10b      	bne.n	8008ac6 <vTaskSwitchContext+0x42>
	__asm volatile
 8008aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab2:	f383 8811 	msr	BASEPRI, r3
 8008ab6:	f3bf 8f6f 	isb	sy
 8008aba:	f3bf 8f4f 	dsb	sy
 8008abe:	607b      	str	r3, [r7, #4]
}
 8008ac0:	bf00      	nop
 8008ac2:	bf00      	nop
 8008ac4:	e7fd      	b.n	8008ac2 <vTaskSwitchContext+0x3e>
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	60fb      	str	r3, [r7, #12]
 8008acc:	491a      	ldr	r1, [pc, #104]	@ (8008b38 <vTaskSwitchContext+0xb4>)
 8008ace:	68fa      	ldr	r2, [r7, #12]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	4413      	add	r3, r2
 8008ad6:	009b      	lsls	r3, r3, #2
 8008ad8:	440b      	add	r3, r1
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d0e3      	beq.n	8008aa8 <vTaskSwitchContext+0x24>
 8008ae0:	68fa      	ldr	r2, [r7, #12]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	4413      	add	r3, r2
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	4a13      	ldr	r2, [pc, #76]	@ (8008b38 <vTaskSwitchContext+0xb4>)
 8008aec:	4413      	add	r3, r2
 8008aee:	60bb      	str	r3, [r7, #8]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	685a      	ldr	r2, [r3, #4]
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	605a      	str	r2, [r3, #4]
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	3308      	adds	r3, #8
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d104      	bne.n	8008b10 <vTaskSwitchContext+0x8c>
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	685a      	ldr	r2, [r3, #4]
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	605a      	str	r2, [r3, #4]
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	4a09      	ldr	r2, [pc, #36]	@ (8008b3c <vTaskSwitchContext+0xb8>)
 8008b18:	6013      	str	r3, [r2, #0]
 8008b1a:	4a06      	ldr	r2, [pc, #24]	@ (8008b34 <vTaskSwitchContext+0xb0>)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	6013      	str	r3, [r2, #0]
}
 8008b20:	bf00      	nop
 8008b22:	3714      	adds	r7, #20
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr
 8008b2c:	2000121c 	.word	0x2000121c
 8008b30:	20001208 	.word	0x20001208
 8008b34:	200011fc 	.word	0x200011fc
 8008b38:	20000d24 	.word	0x20000d24
 8008b3c:	20000d20 	.word	0x20000d20

08008b40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d10b      	bne.n	8008b68 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b54:	f383 8811 	msr	BASEPRI, r3
 8008b58:	f3bf 8f6f 	isb	sy
 8008b5c:	f3bf 8f4f 	dsb	sy
 8008b60:	60fb      	str	r3, [r7, #12]
}
 8008b62:	bf00      	nop
 8008b64:	bf00      	nop
 8008b66:	e7fd      	b.n	8008b64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008b68:	4b07      	ldr	r3, [pc, #28]	@ (8008b88 <vTaskPlaceOnEventList+0x48>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	3318      	adds	r3, #24
 8008b6e:	4619      	mov	r1, r3
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f7fe fdb2 	bl	80076da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008b76:	2101      	movs	r1, #1
 8008b78:	6838      	ldr	r0, [r7, #0]
 8008b7a:	f000 fb61 	bl	8009240 <prvAddCurrentTaskToDelayedList>
}
 8008b7e:	bf00      	nop
 8008b80:	3710      	adds	r7, #16
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}
 8008b86:	bf00      	nop
 8008b88:	20000d20 	.word	0x20000d20

08008b8c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b086      	sub	sp, #24
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d10b      	bne.n	8008bb6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba2:	f383 8811 	msr	BASEPRI, r3
 8008ba6:	f3bf 8f6f 	isb	sy
 8008baa:	f3bf 8f4f 	dsb	sy
 8008bae:	617b      	str	r3, [r7, #20]
}
 8008bb0:	bf00      	nop
 8008bb2:	bf00      	nop
 8008bb4:	e7fd      	b.n	8008bb2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8008be0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	3318      	adds	r3, #24
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	68f8      	ldr	r0, [r7, #12]
 8008bc0:	f7fe fd67 	bl	8007692 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d002      	beq.n	8008bd0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008bca:	f04f 33ff 	mov.w	r3, #4294967295
 8008bce:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008bd0:	6879      	ldr	r1, [r7, #4]
 8008bd2:	68b8      	ldr	r0, [r7, #8]
 8008bd4:	f000 fb34 	bl	8009240 <prvAddCurrentTaskToDelayedList>
	}
 8008bd8:	bf00      	nop
 8008bda:	3718      	adds	r7, #24
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}
 8008be0:	20000d20 	.word	0x20000d20

08008be4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b086      	sub	sp, #24
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d10b      	bne.n	8008c12 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfe:	f383 8811 	msr	BASEPRI, r3
 8008c02:	f3bf 8f6f 	isb	sy
 8008c06:	f3bf 8f4f 	dsb	sy
 8008c0a:	60fb      	str	r3, [r7, #12]
}
 8008c0c:	bf00      	nop
 8008c0e:	bf00      	nop
 8008c10:	e7fd      	b.n	8008c0e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	3318      	adds	r3, #24
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7fe fd98 	bl	800774c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8008c94 <xTaskRemoveFromEventList+0xb0>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d11d      	bne.n	8008c60 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	3304      	adds	r3, #4
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f7fe fd8f 	bl	800774c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c32:	4b19      	ldr	r3, [pc, #100]	@ (8008c98 <xTaskRemoveFromEventList+0xb4>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d903      	bls.n	8008c42 <xTaskRemoveFromEventList+0x5e>
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c3e:	4a16      	ldr	r2, [pc, #88]	@ (8008c98 <xTaskRemoveFromEventList+0xb4>)
 8008c40:	6013      	str	r3, [r2, #0]
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c46:	4613      	mov	r3, r2
 8008c48:	009b      	lsls	r3, r3, #2
 8008c4a:	4413      	add	r3, r2
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	4a13      	ldr	r2, [pc, #76]	@ (8008c9c <xTaskRemoveFromEventList+0xb8>)
 8008c50:	441a      	add	r2, r3
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	3304      	adds	r3, #4
 8008c56:	4619      	mov	r1, r3
 8008c58:	4610      	mov	r0, r2
 8008c5a:	f7fe fd1a 	bl	8007692 <vListInsertEnd>
 8008c5e:	e005      	b.n	8008c6c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	3318      	adds	r3, #24
 8008c64:	4619      	mov	r1, r3
 8008c66:	480e      	ldr	r0, [pc, #56]	@ (8008ca0 <xTaskRemoveFromEventList+0xbc>)
 8008c68:	f7fe fd13 	bl	8007692 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c70:	4b0c      	ldr	r3, [pc, #48]	@ (8008ca4 <xTaskRemoveFromEventList+0xc0>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d905      	bls.n	8008c86 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8008ca8 <xTaskRemoveFromEventList+0xc4>)
 8008c80:	2201      	movs	r2, #1
 8008c82:	601a      	str	r2, [r3, #0]
 8008c84:	e001      	b.n	8008c8a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008c86:	2300      	movs	r3, #0
 8008c88:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008c8a:	697b      	ldr	r3, [r7, #20]
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3718      	adds	r7, #24
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}
 8008c94:	2000121c 	.word	0x2000121c
 8008c98:	200011fc 	.word	0x200011fc
 8008c9c:	20000d24 	.word	0x20000d24
 8008ca0:	200011b4 	.word	0x200011b4
 8008ca4:	20000d20 	.word	0x20000d20
 8008ca8:	20001208 	.word	0x20001208

08008cac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008cb4:	4b06      	ldr	r3, [pc, #24]	@ (8008cd0 <vTaskInternalSetTimeOutState+0x24>)
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008cbc:	4b05      	ldr	r3, [pc, #20]	@ (8008cd4 <vTaskInternalSetTimeOutState+0x28>)
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	605a      	str	r2, [r3, #4]
}
 8008cc4:	bf00      	nop
 8008cc6:	370c      	adds	r7, #12
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr
 8008cd0:	2000120c 	.word	0x2000120c
 8008cd4:	200011f8 	.word	0x200011f8

08008cd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b088      	sub	sp, #32
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d10b      	bne.n	8008d00 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cec:	f383 8811 	msr	BASEPRI, r3
 8008cf0:	f3bf 8f6f 	isb	sy
 8008cf4:	f3bf 8f4f 	dsb	sy
 8008cf8:	613b      	str	r3, [r7, #16]
}
 8008cfa:	bf00      	nop
 8008cfc:	bf00      	nop
 8008cfe:	e7fd      	b.n	8008cfc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d10b      	bne.n	8008d1e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d0a:	f383 8811 	msr	BASEPRI, r3
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f3bf 8f4f 	dsb	sy
 8008d16:	60fb      	str	r3, [r7, #12]
}
 8008d18:	bf00      	nop
 8008d1a:	bf00      	nop
 8008d1c:	e7fd      	b.n	8008d1a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008d1e:	f000 ff6b 	bl	8009bf8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008d22:	4b1d      	ldr	r3, [pc, #116]	@ (8008d98 <xTaskCheckForTimeOut+0xc0>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	69ba      	ldr	r2, [r7, #24]
 8008d2e:	1ad3      	subs	r3, r2, r3
 8008d30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3a:	d102      	bne.n	8008d42 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	61fb      	str	r3, [r7, #28]
 8008d40:	e023      	b.n	8008d8a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	4b15      	ldr	r3, [pc, #84]	@ (8008d9c <xTaskCheckForTimeOut+0xc4>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d007      	beq.n	8008d5e <xTaskCheckForTimeOut+0x86>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	69ba      	ldr	r2, [r7, #24]
 8008d54:	429a      	cmp	r2, r3
 8008d56:	d302      	bcc.n	8008d5e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	61fb      	str	r3, [r7, #28]
 8008d5c:	e015      	b.n	8008d8a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	697a      	ldr	r2, [r7, #20]
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d20b      	bcs.n	8008d80 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	1ad2      	subs	r2, r2, r3
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f7ff ff99 	bl	8008cac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	61fb      	str	r3, [r7, #28]
 8008d7e:	e004      	b.n	8008d8a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	2200      	movs	r2, #0
 8008d84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008d86:	2301      	movs	r3, #1
 8008d88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008d8a:	f000 ff67 	bl	8009c5c <vPortExitCritical>

	return xReturn;
 8008d8e:	69fb      	ldr	r3, [r7, #28]
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3720      	adds	r7, #32
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}
 8008d98:	200011f8 	.word	0x200011f8
 8008d9c:	2000120c 	.word	0x2000120c

08008da0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008da0:	b480      	push	{r7}
 8008da2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008da4:	4b03      	ldr	r3, [pc, #12]	@ (8008db4 <vTaskMissedYield+0x14>)
 8008da6:	2201      	movs	r2, #1
 8008da8:	601a      	str	r2, [r3, #0]
}
 8008daa:	bf00      	nop
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr
 8008db4:	20001208 	.word	0x20001208

08008db8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b082      	sub	sp, #8
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008dc0:	f000 f852 	bl	8008e68 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008dc4:	4b06      	ldr	r3, [pc, #24]	@ (8008de0 <prvIdleTask+0x28>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d9f9      	bls.n	8008dc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008dcc:	4b05      	ldr	r3, [pc, #20]	@ (8008de4 <prvIdleTask+0x2c>)
 8008dce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dd2:	601a      	str	r2, [r3, #0]
 8008dd4:	f3bf 8f4f 	dsb	sy
 8008dd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ddc:	e7f0      	b.n	8008dc0 <prvIdleTask+0x8>
 8008dde:	bf00      	nop
 8008de0:	20000d24 	.word	0x20000d24
 8008de4:	e000ed04 	.word	0xe000ed04

08008de8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008dee:	2300      	movs	r3, #0
 8008df0:	607b      	str	r3, [r7, #4]
 8008df2:	e00c      	b.n	8008e0e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	4613      	mov	r3, r2
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	4413      	add	r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	4a12      	ldr	r2, [pc, #72]	@ (8008e48 <prvInitialiseTaskLists+0x60>)
 8008e00:	4413      	add	r3, r2
 8008e02:	4618      	mov	r0, r3
 8008e04:	f7fe fc18 	bl	8007638 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	607b      	str	r3, [r7, #4]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2b37      	cmp	r3, #55	@ 0x37
 8008e12:	d9ef      	bls.n	8008df4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008e14:	480d      	ldr	r0, [pc, #52]	@ (8008e4c <prvInitialiseTaskLists+0x64>)
 8008e16:	f7fe fc0f 	bl	8007638 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008e1a:	480d      	ldr	r0, [pc, #52]	@ (8008e50 <prvInitialiseTaskLists+0x68>)
 8008e1c:	f7fe fc0c 	bl	8007638 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008e20:	480c      	ldr	r0, [pc, #48]	@ (8008e54 <prvInitialiseTaskLists+0x6c>)
 8008e22:	f7fe fc09 	bl	8007638 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008e26:	480c      	ldr	r0, [pc, #48]	@ (8008e58 <prvInitialiseTaskLists+0x70>)
 8008e28:	f7fe fc06 	bl	8007638 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008e2c:	480b      	ldr	r0, [pc, #44]	@ (8008e5c <prvInitialiseTaskLists+0x74>)
 8008e2e:	f7fe fc03 	bl	8007638 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008e32:	4b0b      	ldr	r3, [pc, #44]	@ (8008e60 <prvInitialiseTaskLists+0x78>)
 8008e34:	4a05      	ldr	r2, [pc, #20]	@ (8008e4c <prvInitialiseTaskLists+0x64>)
 8008e36:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008e38:	4b0a      	ldr	r3, [pc, #40]	@ (8008e64 <prvInitialiseTaskLists+0x7c>)
 8008e3a:	4a05      	ldr	r2, [pc, #20]	@ (8008e50 <prvInitialiseTaskLists+0x68>)
 8008e3c:	601a      	str	r2, [r3, #0]
}
 8008e3e:	bf00      	nop
 8008e40:	3708      	adds	r7, #8
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	bf00      	nop
 8008e48:	20000d24 	.word	0x20000d24
 8008e4c:	20001184 	.word	0x20001184
 8008e50:	20001198 	.word	0x20001198
 8008e54:	200011b4 	.word	0x200011b4
 8008e58:	200011c8 	.word	0x200011c8
 8008e5c:	200011e0 	.word	0x200011e0
 8008e60:	200011ac 	.word	0x200011ac
 8008e64:	200011b0 	.word	0x200011b0

08008e68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008e6e:	e019      	b.n	8008ea4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008e70:	f000 fec2 	bl	8009bf8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e74:	4b10      	ldr	r3, [pc, #64]	@ (8008eb8 <prvCheckTasksWaitingTermination+0x50>)
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	3304      	adds	r3, #4
 8008e80:	4618      	mov	r0, r3
 8008e82:	f7fe fc63 	bl	800774c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008e86:	4b0d      	ldr	r3, [pc, #52]	@ (8008ebc <prvCheckTasksWaitingTermination+0x54>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	4a0b      	ldr	r2, [pc, #44]	@ (8008ebc <prvCheckTasksWaitingTermination+0x54>)
 8008e8e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008e90:	4b0b      	ldr	r3, [pc, #44]	@ (8008ec0 <prvCheckTasksWaitingTermination+0x58>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	3b01      	subs	r3, #1
 8008e96:	4a0a      	ldr	r2, [pc, #40]	@ (8008ec0 <prvCheckTasksWaitingTermination+0x58>)
 8008e98:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008e9a:	f000 fedf 	bl	8009c5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 f810 	bl	8008ec4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ea4:	4b06      	ldr	r3, [pc, #24]	@ (8008ec0 <prvCheckTasksWaitingTermination+0x58>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d1e1      	bne.n	8008e70 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008eac:	bf00      	nop
 8008eae:	bf00      	nop
 8008eb0:	3708      	adds	r7, #8
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	200011c8 	.word	0x200011c8
 8008ebc:	200011f4 	.word	0x200011f4
 8008ec0:	200011dc 	.word	0x200011dc

08008ec4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d108      	bne.n	8008ee8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eda:	4618      	mov	r0, r3
 8008edc:	f001 f87c 	bl	8009fd8 <vPortFree>
				vPortFree( pxTCB );
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f001 f879 	bl	8009fd8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008ee6:	e019      	b.n	8008f1c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d103      	bne.n	8008efa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f001 f870 	bl	8009fd8 <vPortFree>
	}
 8008ef8:	e010      	b.n	8008f1c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008f00:	2b02      	cmp	r3, #2
 8008f02:	d00b      	beq.n	8008f1c <prvDeleteTCB+0x58>
	__asm volatile
 8008f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f08:	f383 8811 	msr	BASEPRI, r3
 8008f0c:	f3bf 8f6f 	isb	sy
 8008f10:	f3bf 8f4f 	dsb	sy
 8008f14:	60fb      	str	r3, [r7, #12]
}
 8008f16:	bf00      	nop
 8008f18:	bf00      	nop
 8008f1a:	e7fd      	b.n	8008f18 <prvDeleteTCB+0x54>
	}
 8008f1c:	bf00      	nop
 8008f1e:	3710      	adds	r7, #16
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8008f5c <prvResetNextTaskUnblockTime+0x38>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d104      	bne.n	8008f3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008f34:	4b0a      	ldr	r3, [pc, #40]	@ (8008f60 <prvResetNextTaskUnblockTime+0x3c>)
 8008f36:	f04f 32ff 	mov.w	r2, #4294967295
 8008f3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008f3c:	e008      	b.n	8008f50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f3e:	4b07      	ldr	r3, [pc, #28]	@ (8008f5c <prvResetNextTaskUnblockTime+0x38>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	4a04      	ldr	r2, [pc, #16]	@ (8008f60 <prvResetNextTaskUnblockTime+0x3c>)
 8008f4e:	6013      	str	r3, [r2, #0]
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr
 8008f5c:	200011ac 	.word	0x200011ac
 8008f60:	20001214 	.word	0x20001214

08008f64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8008f98 <xTaskGetSchedulerState+0x34>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d102      	bne.n	8008f78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008f72:	2301      	movs	r3, #1
 8008f74:	607b      	str	r3, [r7, #4]
 8008f76:	e008      	b.n	8008f8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f78:	4b08      	ldr	r3, [pc, #32]	@ (8008f9c <xTaskGetSchedulerState+0x38>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d102      	bne.n	8008f86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008f80:	2302      	movs	r3, #2
 8008f82:	607b      	str	r3, [r7, #4]
 8008f84:	e001      	b.n	8008f8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008f86:	2300      	movs	r3, #0
 8008f88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008f8a:	687b      	ldr	r3, [r7, #4]
	}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr
 8008f98:	20001200 	.word	0x20001200
 8008f9c:	2000121c 	.word	0x2000121c

08008fa0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b086      	sub	sp, #24
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008fac:	2300      	movs	r3, #0
 8008fae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d058      	beq.n	8009068 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008fb6:	4b2f      	ldr	r3, [pc, #188]	@ (8009074 <xTaskPriorityDisinherit+0xd4>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d00b      	beq.n	8008fd8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc4:	f383 8811 	msr	BASEPRI, r3
 8008fc8:	f3bf 8f6f 	isb	sy
 8008fcc:	f3bf 8f4f 	dsb	sy
 8008fd0:	60fb      	str	r3, [r7, #12]
}
 8008fd2:	bf00      	nop
 8008fd4:	bf00      	nop
 8008fd6:	e7fd      	b.n	8008fd4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d10b      	bne.n	8008ff8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe4:	f383 8811 	msr	BASEPRI, r3
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	60bb      	str	r3, [r7, #8]
}
 8008ff2:	bf00      	nop
 8008ff4:	bf00      	nop
 8008ff6:	e7fd      	b.n	8008ff4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ffc:	1e5a      	subs	r2, r3, #1
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800900a:	429a      	cmp	r2, r3
 800900c:	d02c      	beq.n	8009068 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009012:	2b00      	cmp	r3, #0
 8009014:	d128      	bne.n	8009068 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	3304      	adds	r3, #4
 800901a:	4618      	mov	r0, r3
 800901c:	f7fe fb96 	bl	800774c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009024:	693b      	ldr	r3, [r7, #16]
 8009026:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009038:	4b0f      	ldr	r3, [pc, #60]	@ (8009078 <xTaskPriorityDisinherit+0xd8>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	429a      	cmp	r2, r3
 800903e:	d903      	bls.n	8009048 <xTaskPriorityDisinherit+0xa8>
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009044:	4a0c      	ldr	r2, [pc, #48]	@ (8009078 <xTaskPriorityDisinherit+0xd8>)
 8009046:	6013      	str	r3, [r2, #0]
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800904c:	4613      	mov	r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	4413      	add	r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	4a09      	ldr	r2, [pc, #36]	@ (800907c <xTaskPriorityDisinherit+0xdc>)
 8009056:	441a      	add	r2, r3
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	3304      	adds	r3, #4
 800905c:	4619      	mov	r1, r3
 800905e:	4610      	mov	r0, r2
 8009060:	f7fe fb17 	bl	8007692 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009064:	2301      	movs	r3, #1
 8009066:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009068:	697b      	ldr	r3, [r7, #20]
	}
 800906a:	4618      	mov	r0, r3
 800906c:	3718      	adds	r7, #24
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
 8009072:	bf00      	nop
 8009074:	20000d20 	.word	0x20000d20
 8009078:	200011fc 	.word	0x200011fc
 800907c:	20000d24 	.word	0x20000d24

08009080 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009080:	b580      	push	{r7, lr}
 8009082:	b08e      	sub	sp, #56	@ 0x38
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	603b      	str	r3, [r7, #0]
 800908c:	4613      	mov	r3, r2
 800908e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009090:	2301      	movs	r3, #1
 8009092:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d10b      	bne.n	80090b2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800909a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800909e:	f383 8811 	msr	BASEPRI, r3
 80090a2:	f3bf 8f6f 	isb	sy
 80090a6:	f3bf 8f4f 	dsb	sy
 80090aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80090ac:	bf00      	nop
 80090ae:	bf00      	nop
 80090b0:	e7fd      	b.n	80090ae <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80090b2:	f000 fe81 	bl	8009db8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80090ba:	f3ef 8211 	mrs	r2, BASEPRI
 80090be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	623a      	str	r2, [r7, #32]
 80090d0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80090d2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80090d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d003      	beq.n	80090e4 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80090dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80090e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80090ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80090ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f0:	2202      	movs	r2, #2
 80090f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 80090f6:	79fb      	ldrb	r3, [r7, #7]
 80090f8:	2b04      	cmp	r3, #4
 80090fa:	d829      	bhi.n	8009150 <xTaskGenericNotifyFromISR+0xd0>
 80090fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009104 <xTaskGenericNotifyFromISR+0x84>)
 80090fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009102:	bf00      	nop
 8009104:	08009173 	.word	0x08009173
 8009108:	08009119 	.word	0x08009119
 800910c:	08009127 	.word	0x08009127
 8009110:	08009133 	.word	0x08009133
 8009114:	0800913b 	.word	0x0800913b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	431a      	orrs	r2, r3
 8009120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009122:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009124:	e028      	b.n	8009178 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800912a:	1c5a      	adds	r2, r3, #1
 800912c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800912e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009130:	e022      	b.n	8009178 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009134:	68ba      	ldr	r2, [r7, #8]
 8009136:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8009138:	e01e      	b.n	8009178 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800913a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800913e:	2b02      	cmp	r3, #2
 8009140:	d003      	beq.n	800914a <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009144:	68ba      	ldr	r2, [r7, #8]
 8009146:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009148:	e016      	b.n	8009178 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 800914a:	2300      	movs	r3, #0
 800914c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800914e:	e013      	b.n	8009178 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009158:	d00d      	beq.n	8009176 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 800915a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800915e:	f383 8811 	msr	BASEPRI, r3
 8009162:	f3bf 8f6f 	isb	sy
 8009166:	f3bf 8f4f 	dsb	sy
 800916a:	61bb      	str	r3, [r7, #24]
}
 800916c:	bf00      	nop
 800916e:	bf00      	nop
 8009170:	e7fd      	b.n	800916e <xTaskGenericNotifyFromISR+0xee>
					break;
 8009172:	bf00      	nop
 8009174:	e000      	b.n	8009178 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8009176:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009178:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800917c:	2b01      	cmp	r3, #1
 800917e:	d147      	bne.n	8009210 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00b      	beq.n	80091a0 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8009188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918c:	f383 8811 	msr	BASEPRI, r3
 8009190:	f3bf 8f6f 	isb	sy
 8009194:	f3bf 8f4f 	dsb	sy
 8009198:	617b      	str	r3, [r7, #20]
}
 800919a:	bf00      	nop
 800919c:	bf00      	nop
 800919e:	e7fd      	b.n	800919c <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091a0:	4b21      	ldr	r3, [pc, #132]	@ (8009228 <xTaskGenericNotifyFromISR+0x1a8>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d11d      	bne.n	80091e4 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091aa:	3304      	adds	r3, #4
 80091ac:	4618      	mov	r0, r3
 80091ae:	f7fe facd 	bl	800774c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80091b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091b6:	4b1d      	ldr	r3, [pc, #116]	@ (800922c <xTaskGenericNotifyFromISR+0x1ac>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d903      	bls.n	80091c6 <xTaskGenericNotifyFromISR+0x146>
 80091be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091c2:	4a1a      	ldr	r2, [pc, #104]	@ (800922c <xTaskGenericNotifyFromISR+0x1ac>)
 80091c4:	6013      	str	r3, [r2, #0]
 80091c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ca:	4613      	mov	r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	4413      	add	r3, r2
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	4a17      	ldr	r2, [pc, #92]	@ (8009230 <xTaskGenericNotifyFromISR+0x1b0>)
 80091d4:	441a      	add	r2, r3
 80091d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d8:	3304      	adds	r3, #4
 80091da:	4619      	mov	r1, r3
 80091dc:	4610      	mov	r0, r2
 80091de:	f7fe fa58 	bl	8007692 <vListInsertEnd>
 80091e2:	e005      	b.n	80091f0 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80091e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e6:	3318      	adds	r3, #24
 80091e8:	4619      	mov	r1, r3
 80091ea:	4812      	ldr	r0, [pc, #72]	@ (8009234 <xTaskGenericNotifyFromISR+0x1b4>)
 80091ec:	f7fe fa51 	bl	8007692 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80091f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091f4:	4b10      	ldr	r3, [pc, #64]	@ (8009238 <xTaskGenericNotifyFromISR+0x1b8>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d908      	bls.n	8009210 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80091fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009200:	2b00      	cmp	r3, #0
 8009202:	d002      	beq.n	800920a <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009204:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009206:	2201      	movs	r2, #1
 8009208:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800920a:	4b0c      	ldr	r3, [pc, #48]	@ (800923c <xTaskGenericNotifyFromISR+0x1bc>)
 800920c:	2201      	movs	r2, #1
 800920e:	601a      	str	r2, [r3, #0]
 8009210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009212:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	f383 8811 	msr	BASEPRI, r3
}
 800921a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800921c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800921e:	4618      	mov	r0, r3
 8009220:	3738      	adds	r7, #56	@ 0x38
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}
 8009226:	bf00      	nop
 8009228:	2000121c 	.word	0x2000121c
 800922c:	200011fc 	.word	0x200011fc
 8009230:	20000d24 	.word	0x20000d24
 8009234:	200011b4 	.word	0x200011b4
 8009238:	20000d20 	.word	0x20000d20
 800923c:	20001208 	.word	0x20001208

08009240 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800924a:	4b21      	ldr	r3, [pc, #132]	@ (80092d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009250:	4b20      	ldr	r3, [pc, #128]	@ (80092d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	3304      	adds	r3, #4
 8009256:	4618      	mov	r0, r3
 8009258:	f7fe fa78 	bl	800774c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009262:	d10a      	bne.n	800927a <prvAddCurrentTaskToDelayedList+0x3a>
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d007      	beq.n	800927a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800926a:	4b1a      	ldr	r3, [pc, #104]	@ (80092d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	3304      	adds	r3, #4
 8009270:	4619      	mov	r1, r3
 8009272:	4819      	ldr	r0, [pc, #100]	@ (80092d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009274:	f7fe fa0d 	bl	8007692 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009278:	e026      	b.n	80092c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800927a:	68fa      	ldr	r2, [r7, #12]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	4413      	add	r3, r2
 8009280:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009282:	4b14      	ldr	r3, [pc, #80]	@ (80092d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	68ba      	ldr	r2, [r7, #8]
 8009288:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800928a:	68ba      	ldr	r2, [r7, #8]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	429a      	cmp	r2, r3
 8009290:	d209      	bcs.n	80092a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009292:	4b12      	ldr	r3, [pc, #72]	@ (80092dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8009294:	681a      	ldr	r2, [r3, #0]
 8009296:	4b0f      	ldr	r3, [pc, #60]	@ (80092d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	3304      	adds	r3, #4
 800929c:	4619      	mov	r1, r3
 800929e:	4610      	mov	r0, r2
 80092a0:	f7fe fa1b 	bl	80076da <vListInsert>
}
 80092a4:	e010      	b.n	80092c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092a6:	4b0e      	ldr	r3, [pc, #56]	@ (80092e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80092a8:	681a      	ldr	r2, [r3, #0]
 80092aa:	4b0a      	ldr	r3, [pc, #40]	@ (80092d4 <prvAddCurrentTaskToDelayedList+0x94>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	3304      	adds	r3, #4
 80092b0:	4619      	mov	r1, r3
 80092b2:	4610      	mov	r0, r2
 80092b4:	f7fe fa11 	bl	80076da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80092b8:	4b0a      	ldr	r3, [pc, #40]	@ (80092e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	68ba      	ldr	r2, [r7, #8]
 80092be:	429a      	cmp	r2, r3
 80092c0:	d202      	bcs.n	80092c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80092c2:	4a08      	ldr	r2, [pc, #32]	@ (80092e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	6013      	str	r3, [r2, #0]
}
 80092c8:	bf00      	nop
 80092ca:	3710      	adds	r7, #16
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	200011f8 	.word	0x200011f8
 80092d4:	20000d20 	.word	0x20000d20
 80092d8:	200011e0 	.word	0x200011e0
 80092dc:	200011b0 	.word	0x200011b0
 80092e0:	200011ac 	.word	0x200011ac
 80092e4:	20001214 	.word	0x20001214

080092e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b08a      	sub	sp, #40	@ 0x28
 80092ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80092ee:	2300      	movs	r3, #0
 80092f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80092f2:	f000 fb13 	bl	800991c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80092f6:	4b1d      	ldr	r3, [pc, #116]	@ (800936c <xTimerCreateTimerTask+0x84>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d021      	beq.n	8009342 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80092fe:	2300      	movs	r3, #0
 8009300:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009302:	2300      	movs	r3, #0
 8009304:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009306:	1d3a      	adds	r2, r7, #4
 8009308:	f107 0108 	add.w	r1, r7, #8
 800930c:	f107 030c 	add.w	r3, r7, #12
 8009310:	4618      	mov	r0, r3
 8009312:	f7fe f977 	bl	8007604 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009316:	6879      	ldr	r1, [r7, #4]
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	68fa      	ldr	r2, [r7, #12]
 800931c:	9202      	str	r2, [sp, #8]
 800931e:	9301      	str	r3, [sp, #4]
 8009320:	2302      	movs	r3, #2
 8009322:	9300      	str	r3, [sp, #0]
 8009324:	2300      	movs	r3, #0
 8009326:	460a      	mov	r2, r1
 8009328:	4911      	ldr	r1, [pc, #68]	@ (8009370 <xTimerCreateTimerTask+0x88>)
 800932a:	4812      	ldr	r0, [pc, #72]	@ (8009374 <xTimerCreateTimerTask+0x8c>)
 800932c:	f7fe fff0 	bl	8008310 <xTaskCreateStatic>
 8009330:	4603      	mov	r3, r0
 8009332:	4a11      	ldr	r2, [pc, #68]	@ (8009378 <xTimerCreateTimerTask+0x90>)
 8009334:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009336:	4b10      	ldr	r3, [pc, #64]	@ (8009378 <xTimerCreateTimerTask+0x90>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d001      	beq.n	8009342 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800933e:	2301      	movs	r3, #1
 8009340:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10b      	bne.n	8009360 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800934c:	f383 8811 	msr	BASEPRI, r3
 8009350:	f3bf 8f6f 	isb	sy
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	613b      	str	r3, [r7, #16]
}
 800935a:	bf00      	nop
 800935c:	bf00      	nop
 800935e:	e7fd      	b.n	800935c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009360:	697b      	ldr	r3, [r7, #20]
}
 8009362:	4618      	mov	r0, r3
 8009364:	3718      	adds	r7, #24
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	20001250 	.word	0x20001250
 8009370:	0800e1a8 	.word	0x0800e1a8
 8009374:	080094b5 	.word	0x080094b5
 8009378:	20001254 	.word	0x20001254

0800937c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b08a      	sub	sp, #40	@ 0x28
 8009380:	af00      	add	r7, sp, #0
 8009382:	60f8      	str	r0, [r7, #12]
 8009384:	60b9      	str	r1, [r7, #8]
 8009386:	607a      	str	r2, [r7, #4]
 8009388:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800938a:	2300      	movs	r3, #0
 800938c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d10b      	bne.n	80093ac <xTimerGenericCommand+0x30>
	__asm volatile
 8009394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009398:	f383 8811 	msr	BASEPRI, r3
 800939c:	f3bf 8f6f 	isb	sy
 80093a0:	f3bf 8f4f 	dsb	sy
 80093a4:	623b      	str	r3, [r7, #32]
}
 80093a6:	bf00      	nop
 80093a8:	bf00      	nop
 80093aa:	e7fd      	b.n	80093a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80093ac:	4b19      	ldr	r3, [pc, #100]	@ (8009414 <xTimerGenericCommand+0x98>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d02a      	beq.n	800940a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	2b05      	cmp	r3, #5
 80093c4:	dc18      	bgt.n	80093f8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80093c6:	f7ff fdcd 	bl	8008f64 <xTaskGetSchedulerState>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b02      	cmp	r3, #2
 80093ce:	d109      	bne.n	80093e4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80093d0:	4b10      	ldr	r3, [pc, #64]	@ (8009414 <xTimerGenericCommand+0x98>)
 80093d2:	6818      	ldr	r0, [r3, #0]
 80093d4:	f107 0110 	add.w	r1, r7, #16
 80093d8:	2300      	movs	r3, #0
 80093da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093dc:	f7fe fb26 	bl	8007a2c <xQueueGenericSend>
 80093e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80093e2:	e012      	b.n	800940a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80093e4:	4b0b      	ldr	r3, [pc, #44]	@ (8009414 <xTimerGenericCommand+0x98>)
 80093e6:	6818      	ldr	r0, [r3, #0]
 80093e8:	f107 0110 	add.w	r1, r7, #16
 80093ec:	2300      	movs	r3, #0
 80093ee:	2200      	movs	r2, #0
 80093f0:	f7fe fb1c 	bl	8007a2c <xQueueGenericSend>
 80093f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80093f6:	e008      	b.n	800940a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80093f8:	4b06      	ldr	r3, [pc, #24]	@ (8009414 <xTimerGenericCommand+0x98>)
 80093fa:	6818      	ldr	r0, [r3, #0]
 80093fc:	f107 0110 	add.w	r1, r7, #16
 8009400:	2300      	movs	r3, #0
 8009402:	683a      	ldr	r2, [r7, #0]
 8009404:	f7fe fc14 	bl	8007c30 <xQueueGenericSendFromISR>
 8009408:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800940a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800940c:	4618      	mov	r0, r3
 800940e:	3728      	adds	r7, #40	@ 0x28
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}
 8009414:	20001250 	.word	0x20001250

08009418 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b088      	sub	sp, #32
 800941c:	af02      	add	r7, sp, #8
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009422:	4b23      	ldr	r3, [pc, #140]	@ (80094b0 <prvProcessExpiredTimer+0x98>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	3304      	adds	r3, #4
 8009430:	4618      	mov	r0, r3
 8009432:	f7fe f98b 	bl	800774c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800943c:	f003 0304 	and.w	r3, r3, #4
 8009440:	2b00      	cmp	r3, #0
 8009442:	d023      	beq.n	800948c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	699a      	ldr	r2, [r3, #24]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	18d1      	adds	r1, r2, r3
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	683a      	ldr	r2, [r7, #0]
 8009450:	6978      	ldr	r0, [r7, #20]
 8009452:	f000 f8d5 	bl	8009600 <prvInsertTimerInActiveList>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	d020      	beq.n	800949e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800945c:	2300      	movs	r3, #0
 800945e:	9300      	str	r3, [sp, #0]
 8009460:	2300      	movs	r3, #0
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	2100      	movs	r1, #0
 8009466:	6978      	ldr	r0, [r7, #20]
 8009468:	f7ff ff88 	bl	800937c <xTimerGenericCommand>
 800946c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d114      	bne.n	800949e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009478:	f383 8811 	msr	BASEPRI, r3
 800947c:	f3bf 8f6f 	isb	sy
 8009480:	f3bf 8f4f 	dsb	sy
 8009484:	60fb      	str	r3, [r7, #12]
}
 8009486:	bf00      	nop
 8009488:	bf00      	nop
 800948a:	e7fd      	b.n	8009488 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009492:	f023 0301 	bic.w	r3, r3, #1
 8009496:	b2da      	uxtb	r2, r3
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	6a1b      	ldr	r3, [r3, #32]
 80094a2:	6978      	ldr	r0, [r7, #20]
 80094a4:	4798      	blx	r3
}
 80094a6:	bf00      	nop
 80094a8:	3718      	adds	r7, #24
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	20001248 	.word	0x20001248

080094b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80094bc:	f107 0308 	add.w	r3, r7, #8
 80094c0:	4618      	mov	r0, r3
 80094c2:	f000 f859 	bl	8009578 <prvGetNextExpireTime>
 80094c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	4619      	mov	r1, r3
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f000 f805 	bl	80094dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80094d2:	f000 f8d7 	bl	8009684 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80094d6:	bf00      	nop
 80094d8:	e7f0      	b.n	80094bc <prvTimerTask+0x8>
	...

080094dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b084      	sub	sp, #16
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80094e6:	f7ff f957 	bl	8008798 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80094ea:	f107 0308 	add.w	r3, r7, #8
 80094ee:	4618      	mov	r0, r3
 80094f0:	f000 f866 	bl	80095c0 <prvSampleTimeNow>
 80094f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d130      	bne.n	800955e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d10a      	bne.n	8009518 <prvProcessTimerOrBlockTask+0x3c>
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	429a      	cmp	r2, r3
 8009508:	d806      	bhi.n	8009518 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800950a:	f7ff f953 	bl	80087b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800950e:	68f9      	ldr	r1, [r7, #12]
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f7ff ff81 	bl	8009418 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009516:	e024      	b.n	8009562 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d008      	beq.n	8009530 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800951e:	4b13      	ldr	r3, [pc, #76]	@ (800956c <prvProcessTimerOrBlockTask+0x90>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d101      	bne.n	800952c <prvProcessTimerOrBlockTask+0x50>
 8009528:	2301      	movs	r3, #1
 800952a:	e000      	b.n	800952e <prvProcessTimerOrBlockTask+0x52>
 800952c:	2300      	movs	r3, #0
 800952e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009530:	4b0f      	ldr	r3, [pc, #60]	@ (8009570 <prvProcessTimerOrBlockTask+0x94>)
 8009532:	6818      	ldr	r0, [r3, #0]
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	1ad3      	subs	r3, r2, r3
 800953a:	683a      	ldr	r2, [r7, #0]
 800953c:	4619      	mov	r1, r3
 800953e:	f7fe feb3 	bl	80082a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009542:	f7ff f937 	bl	80087b4 <xTaskResumeAll>
 8009546:	4603      	mov	r3, r0
 8009548:	2b00      	cmp	r3, #0
 800954a:	d10a      	bne.n	8009562 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800954c:	4b09      	ldr	r3, [pc, #36]	@ (8009574 <prvProcessTimerOrBlockTask+0x98>)
 800954e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009552:	601a      	str	r2, [r3, #0]
 8009554:	f3bf 8f4f 	dsb	sy
 8009558:	f3bf 8f6f 	isb	sy
}
 800955c:	e001      	b.n	8009562 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800955e:	f7ff f929 	bl	80087b4 <xTaskResumeAll>
}
 8009562:	bf00      	nop
 8009564:	3710      	adds	r7, #16
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
 800956a:	bf00      	nop
 800956c:	2000124c 	.word	0x2000124c
 8009570:	20001250 	.word	0x20001250
 8009574:	e000ed04 	.word	0xe000ed04

08009578 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009578:	b480      	push	{r7}
 800957a:	b085      	sub	sp, #20
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009580:	4b0e      	ldr	r3, [pc, #56]	@ (80095bc <prvGetNextExpireTime+0x44>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d101      	bne.n	800958e <prvGetNextExpireTime+0x16>
 800958a:	2201      	movs	r2, #1
 800958c:	e000      	b.n	8009590 <prvGetNextExpireTime+0x18>
 800958e:	2200      	movs	r2, #0
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d105      	bne.n	80095a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800959c:	4b07      	ldr	r3, [pc, #28]	@ (80095bc <prvGetNextExpireTime+0x44>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68db      	ldr	r3, [r3, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	60fb      	str	r3, [r7, #12]
 80095a6:	e001      	b.n	80095ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80095a8:	2300      	movs	r3, #0
 80095aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80095ac:	68fb      	ldr	r3, [r7, #12]
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3714      	adds	r7, #20
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr
 80095ba:	bf00      	nop
 80095bc:	20001248 	.word	0x20001248

080095c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80095c8:	f7ff f992 	bl	80088f0 <xTaskGetTickCount>
 80095cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80095ce:	4b0b      	ldr	r3, [pc, #44]	@ (80095fc <prvSampleTimeNow+0x3c>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d205      	bcs.n	80095e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80095d8:	f000 f93a 	bl	8009850 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	601a      	str	r2, [r3, #0]
 80095e2:	e002      	b.n	80095ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80095ea:	4a04      	ldr	r2, [pc, #16]	@ (80095fc <prvSampleTimeNow+0x3c>)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80095f0:	68fb      	ldr	r3, [r7, #12]
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3710      	adds	r7, #16
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop
 80095fc:	20001258 	.word	0x20001258

08009600 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	607a      	str	r2, [r7, #4]
 800960c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800960e:	2300      	movs	r3, #0
 8009610:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	68ba      	ldr	r2, [r7, #8]
 8009616:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	68fa      	ldr	r2, [r7, #12]
 800961c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	429a      	cmp	r2, r3
 8009624:	d812      	bhi.n	800964c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009626:	687a      	ldr	r2, [r7, #4]
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	1ad2      	subs	r2, r2, r3
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	699b      	ldr	r3, [r3, #24]
 8009630:	429a      	cmp	r2, r3
 8009632:	d302      	bcc.n	800963a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009634:	2301      	movs	r3, #1
 8009636:	617b      	str	r3, [r7, #20]
 8009638:	e01b      	b.n	8009672 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800963a:	4b10      	ldr	r3, [pc, #64]	@ (800967c <prvInsertTimerInActiveList+0x7c>)
 800963c:	681a      	ldr	r2, [r3, #0]
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	3304      	adds	r3, #4
 8009642:	4619      	mov	r1, r3
 8009644:	4610      	mov	r0, r2
 8009646:	f7fe f848 	bl	80076da <vListInsert>
 800964a:	e012      	b.n	8009672 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800964c:	687a      	ldr	r2, [r7, #4]
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	429a      	cmp	r2, r3
 8009652:	d206      	bcs.n	8009662 <prvInsertTimerInActiveList+0x62>
 8009654:	68ba      	ldr	r2, [r7, #8]
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	429a      	cmp	r2, r3
 800965a:	d302      	bcc.n	8009662 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800965c:	2301      	movs	r3, #1
 800965e:	617b      	str	r3, [r7, #20]
 8009660:	e007      	b.n	8009672 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009662:	4b07      	ldr	r3, [pc, #28]	@ (8009680 <prvInsertTimerInActiveList+0x80>)
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	3304      	adds	r3, #4
 800966a:	4619      	mov	r1, r3
 800966c:	4610      	mov	r0, r2
 800966e:	f7fe f834 	bl	80076da <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009672:	697b      	ldr	r3, [r7, #20]
}
 8009674:	4618      	mov	r0, r3
 8009676:	3718      	adds	r7, #24
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}
 800967c:	2000124c 	.word	0x2000124c
 8009680:	20001248 	.word	0x20001248

08009684 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b08e      	sub	sp, #56	@ 0x38
 8009688:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800968a:	e0ce      	b.n	800982a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2b00      	cmp	r3, #0
 8009690:	da19      	bge.n	80096c6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009692:	1d3b      	adds	r3, r7, #4
 8009694:	3304      	adds	r3, #4
 8009696:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800969a:	2b00      	cmp	r3, #0
 800969c:	d10b      	bne.n	80096b6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800969e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a2:	f383 8811 	msr	BASEPRI, r3
 80096a6:	f3bf 8f6f 	isb	sy
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	61fb      	str	r3, [r7, #28]
}
 80096b0:	bf00      	nop
 80096b2:	bf00      	nop
 80096b4:	e7fd      	b.n	80096b2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80096b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096bc:	6850      	ldr	r0, [r2, #4]
 80096be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096c0:	6892      	ldr	r2, [r2, #8]
 80096c2:	4611      	mov	r1, r2
 80096c4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f2c0 80ae 	blt.w	800982a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80096d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d4:	695b      	ldr	r3, [r3, #20]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d004      	beq.n	80096e4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096dc:	3304      	adds	r3, #4
 80096de:	4618      	mov	r0, r3
 80096e0:	f7fe f834 	bl	800774c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80096e4:	463b      	mov	r3, r7
 80096e6:	4618      	mov	r0, r3
 80096e8:	f7ff ff6a 	bl	80095c0 <prvSampleTimeNow>
 80096ec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2b09      	cmp	r3, #9
 80096f2:	f200 8097 	bhi.w	8009824 <prvProcessReceivedCommands+0x1a0>
 80096f6:	a201      	add	r2, pc, #4	@ (adr r2, 80096fc <prvProcessReceivedCommands+0x78>)
 80096f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096fc:	08009725 	.word	0x08009725
 8009700:	08009725 	.word	0x08009725
 8009704:	08009725 	.word	0x08009725
 8009708:	0800979b 	.word	0x0800979b
 800970c:	080097af 	.word	0x080097af
 8009710:	080097fb 	.word	0x080097fb
 8009714:	08009725 	.word	0x08009725
 8009718:	08009725 	.word	0x08009725
 800971c:	0800979b 	.word	0x0800979b
 8009720:	080097af 	.word	0x080097af
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009726:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800972a:	f043 0301 	orr.w	r3, r3, #1
 800972e:	b2da      	uxtb	r2, r3
 8009730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009732:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009736:	68ba      	ldr	r2, [r7, #8]
 8009738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800973a:	699b      	ldr	r3, [r3, #24]
 800973c:	18d1      	adds	r1, r2, r3
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009742:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009744:	f7ff ff5c 	bl	8009600 <prvInsertTimerInActiveList>
 8009748:	4603      	mov	r3, r0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d06c      	beq.n	8009828 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800974e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009750:	6a1b      	ldr	r3, [r3, #32]
 8009752:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009754:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009758:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800975c:	f003 0304 	and.w	r3, r3, #4
 8009760:	2b00      	cmp	r3, #0
 8009762:	d061      	beq.n	8009828 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009764:	68ba      	ldr	r2, [r7, #8]
 8009766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009768:	699b      	ldr	r3, [r3, #24]
 800976a:	441a      	add	r2, r3
 800976c:	2300      	movs	r3, #0
 800976e:	9300      	str	r3, [sp, #0]
 8009770:	2300      	movs	r3, #0
 8009772:	2100      	movs	r1, #0
 8009774:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009776:	f7ff fe01 	bl	800937c <xTimerGenericCommand>
 800977a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800977c:	6a3b      	ldr	r3, [r7, #32]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d152      	bne.n	8009828 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009786:	f383 8811 	msr	BASEPRI, r3
 800978a:	f3bf 8f6f 	isb	sy
 800978e:	f3bf 8f4f 	dsb	sy
 8009792:	61bb      	str	r3, [r7, #24]
}
 8009794:	bf00      	nop
 8009796:	bf00      	nop
 8009798:	e7fd      	b.n	8009796 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800979a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097a0:	f023 0301 	bic.w	r3, r3, #1
 80097a4:	b2da      	uxtb	r2, r3
 80097a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80097ac:	e03d      	b.n	800982a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80097ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097b4:	f043 0301 	orr.w	r3, r3, #1
 80097b8:	b2da      	uxtb	r2, r3
 80097ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80097c0:	68ba      	ldr	r2, [r7, #8]
 80097c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80097c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c8:	699b      	ldr	r3, [r3, #24]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d10b      	bne.n	80097e6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80097ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d2:	f383 8811 	msr	BASEPRI, r3
 80097d6:	f3bf 8f6f 	isb	sy
 80097da:	f3bf 8f4f 	dsb	sy
 80097de:	617b      	str	r3, [r7, #20]
}
 80097e0:	bf00      	nop
 80097e2:	bf00      	nop
 80097e4:	e7fd      	b.n	80097e2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80097e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e8:	699a      	ldr	r2, [r3, #24]
 80097ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ec:	18d1      	adds	r1, r2, r3
 80097ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097f4:	f7ff ff04 	bl	8009600 <prvInsertTimerInActiveList>
					break;
 80097f8:	e017      	b.n	800982a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80097fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009800:	f003 0302 	and.w	r3, r3, #2
 8009804:	2b00      	cmp	r3, #0
 8009806:	d103      	bne.n	8009810 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009808:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800980a:	f000 fbe5 	bl	8009fd8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800980e:	e00c      	b.n	800982a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009812:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009816:	f023 0301 	bic.w	r3, r3, #1
 800981a:	b2da      	uxtb	r2, r3
 800981c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009822:	e002      	b.n	800982a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009824:	bf00      	nop
 8009826:	e000      	b.n	800982a <prvProcessReceivedCommands+0x1a6>
					break;
 8009828:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800982a:	4b08      	ldr	r3, [pc, #32]	@ (800984c <prvProcessReceivedCommands+0x1c8>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	1d39      	adds	r1, r7, #4
 8009830:	2200      	movs	r2, #0
 8009832:	4618      	mov	r0, r3
 8009834:	f7fe fa9a 	bl	8007d6c <xQueueReceive>
 8009838:	4603      	mov	r3, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	f47f af26 	bne.w	800968c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009840:	bf00      	nop
 8009842:	bf00      	nop
 8009844:	3730      	adds	r7, #48	@ 0x30
 8009846:	46bd      	mov	sp, r7
 8009848:	bd80      	pop	{r7, pc}
 800984a:	bf00      	nop
 800984c:	20001250 	.word	0x20001250

08009850 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b088      	sub	sp, #32
 8009854:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009856:	e049      	b.n	80098ec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009858:	4b2e      	ldr	r3, [pc, #184]	@ (8009914 <prvSwitchTimerLists+0xc4>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	68db      	ldr	r3, [r3, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009862:	4b2c      	ldr	r3, [pc, #176]	@ (8009914 <prvSwitchTimerLists+0xc4>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68db      	ldr	r3, [r3, #12]
 8009868:	68db      	ldr	r3, [r3, #12]
 800986a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	3304      	adds	r3, #4
 8009870:	4618      	mov	r0, r3
 8009872:	f7fd ff6b 	bl	800774c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	6a1b      	ldr	r3, [r3, #32]
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009884:	f003 0304 	and.w	r3, r3, #4
 8009888:	2b00      	cmp	r3, #0
 800988a:	d02f      	beq.n	80098ec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	699b      	ldr	r3, [r3, #24]
 8009890:	693a      	ldr	r2, [r7, #16]
 8009892:	4413      	add	r3, r2
 8009894:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	429a      	cmp	r2, r3
 800989c:	d90e      	bls.n	80098bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	68ba      	ldr	r2, [r7, #8]
 80098a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	68fa      	ldr	r2, [r7, #12]
 80098a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80098aa:	4b1a      	ldr	r3, [pc, #104]	@ (8009914 <prvSwitchTimerLists+0xc4>)
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	3304      	adds	r3, #4
 80098b2:	4619      	mov	r1, r3
 80098b4:	4610      	mov	r0, r2
 80098b6:	f7fd ff10 	bl	80076da <vListInsert>
 80098ba:	e017      	b.n	80098ec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80098bc:	2300      	movs	r3, #0
 80098be:	9300      	str	r3, [sp, #0]
 80098c0:	2300      	movs	r3, #0
 80098c2:	693a      	ldr	r2, [r7, #16]
 80098c4:	2100      	movs	r1, #0
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f7ff fd58 	bl	800937c <xTimerGenericCommand>
 80098cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d10b      	bne.n	80098ec <prvSwitchTimerLists+0x9c>
	__asm volatile
 80098d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d8:	f383 8811 	msr	BASEPRI, r3
 80098dc:	f3bf 8f6f 	isb	sy
 80098e0:	f3bf 8f4f 	dsb	sy
 80098e4:	603b      	str	r3, [r7, #0]
}
 80098e6:	bf00      	nop
 80098e8:	bf00      	nop
 80098ea:	e7fd      	b.n	80098e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80098ec:	4b09      	ldr	r3, [pc, #36]	@ (8009914 <prvSwitchTimerLists+0xc4>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d1b0      	bne.n	8009858 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80098f6:	4b07      	ldr	r3, [pc, #28]	@ (8009914 <prvSwitchTimerLists+0xc4>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80098fc:	4b06      	ldr	r3, [pc, #24]	@ (8009918 <prvSwitchTimerLists+0xc8>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a04      	ldr	r2, [pc, #16]	@ (8009914 <prvSwitchTimerLists+0xc4>)
 8009902:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009904:	4a04      	ldr	r2, [pc, #16]	@ (8009918 <prvSwitchTimerLists+0xc8>)
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	6013      	str	r3, [r2, #0]
}
 800990a:	bf00      	nop
 800990c:	3718      	adds	r7, #24
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}
 8009912:	bf00      	nop
 8009914:	20001248 	.word	0x20001248
 8009918:	2000124c 	.word	0x2000124c

0800991c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b082      	sub	sp, #8
 8009920:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009922:	f000 f969 	bl	8009bf8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009926:	4b15      	ldr	r3, [pc, #84]	@ (800997c <prvCheckForValidListAndQueue+0x60>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d120      	bne.n	8009970 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800992e:	4814      	ldr	r0, [pc, #80]	@ (8009980 <prvCheckForValidListAndQueue+0x64>)
 8009930:	f7fd fe82 	bl	8007638 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009934:	4813      	ldr	r0, [pc, #76]	@ (8009984 <prvCheckForValidListAndQueue+0x68>)
 8009936:	f7fd fe7f 	bl	8007638 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800993a:	4b13      	ldr	r3, [pc, #76]	@ (8009988 <prvCheckForValidListAndQueue+0x6c>)
 800993c:	4a10      	ldr	r2, [pc, #64]	@ (8009980 <prvCheckForValidListAndQueue+0x64>)
 800993e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009940:	4b12      	ldr	r3, [pc, #72]	@ (800998c <prvCheckForValidListAndQueue+0x70>)
 8009942:	4a10      	ldr	r2, [pc, #64]	@ (8009984 <prvCheckForValidListAndQueue+0x68>)
 8009944:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009946:	2300      	movs	r3, #0
 8009948:	9300      	str	r3, [sp, #0]
 800994a:	4b11      	ldr	r3, [pc, #68]	@ (8009990 <prvCheckForValidListAndQueue+0x74>)
 800994c:	4a11      	ldr	r2, [pc, #68]	@ (8009994 <prvCheckForValidListAndQueue+0x78>)
 800994e:	2110      	movs	r1, #16
 8009950:	200a      	movs	r0, #10
 8009952:	f7fd ff8f 	bl	8007874 <xQueueGenericCreateStatic>
 8009956:	4603      	mov	r3, r0
 8009958:	4a08      	ldr	r2, [pc, #32]	@ (800997c <prvCheckForValidListAndQueue+0x60>)
 800995a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800995c:	4b07      	ldr	r3, [pc, #28]	@ (800997c <prvCheckForValidListAndQueue+0x60>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d005      	beq.n	8009970 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009964:	4b05      	ldr	r3, [pc, #20]	@ (800997c <prvCheckForValidListAndQueue+0x60>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	490b      	ldr	r1, [pc, #44]	@ (8009998 <prvCheckForValidListAndQueue+0x7c>)
 800996a:	4618      	mov	r0, r3
 800996c:	f7fe fc72 	bl	8008254 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009970:	f000 f974 	bl	8009c5c <vPortExitCritical>
}
 8009974:	bf00      	nop
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
 800997a:	bf00      	nop
 800997c:	20001250 	.word	0x20001250
 8009980:	20001220 	.word	0x20001220
 8009984:	20001234 	.word	0x20001234
 8009988:	20001248 	.word	0x20001248
 800998c:	2000124c 	.word	0x2000124c
 8009990:	200012fc 	.word	0x200012fc
 8009994:	2000125c 	.word	0x2000125c
 8009998:	0800e1b0 	.word	0x0800e1b0

0800999c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800999c:	b480      	push	{r7}
 800999e:	b085      	sub	sp, #20
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	3b04      	subs	r3, #4
 80099ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80099b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	3b04      	subs	r3, #4
 80099ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	f023 0201 	bic.w	r2, r3, #1
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	3b04      	subs	r3, #4
 80099ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80099cc:	4a0c      	ldr	r2, [pc, #48]	@ (8009a00 <pxPortInitialiseStack+0x64>)
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	3b14      	subs	r3, #20
 80099d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80099d8:	687a      	ldr	r2, [r7, #4]
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	3b04      	subs	r3, #4
 80099e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	f06f 0202 	mvn.w	r2, #2
 80099ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	3b20      	subs	r3, #32
 80099f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80099f2:	68fb      	ldr	r3, [r7, #12]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3714      	adds	r7, #20
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	08009a05 	.word	0x08009a05

08009a04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009a0e:	4b13      	ldr	r3, [pc, #76]	@ (8009a5c <prvTaskExitError+0x58>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a16:	d00b      	beq.n	8009a30 <prvTaskExitError+0x2c>
	__asm volatile
 8009a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1c:	f383 8811 	msr	BASEPRI, r3
 8009a20:	f3bf 8f6f 	isb	sy
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	60fb      	str	r3, [r7, #12]
}
 8009a2a:	bf00      	nop
 8009a2c:	bf00      	nop
 8009a2e:	e7fd      	b.n	8009a2c <prvTaskExitError+0x28>
	__asm volatile
 8009a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a34:	f383 8811 	msr	BASEPRI, r3
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	60bb      	str	r3, [r7, #8]
}
 8009a42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009a44:	bf00      	nop
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d0fc      	beq.n	8009a46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009a4c:	bf00      	nop
 8009a4e:	bf00      	nop
 8009a50:	3714      	adds	r7, #20
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr
 8009a5a:	bf00      	nop
 8009a5c:	2000000c 	.word	0x2000000c

08009a60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009a60:	4b07      	ldr	r3, [pc, #28]	@ (8009a80 <pxCurrentTCBConst2>)
 8009a62:	6819      	ldr	r1, [r3, #0]
 8009a64:	6808      	ldr	r0, [r1, #0]
 8009a66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a6a:	f380 8809 	msr	PSP, r0
 8009a6e:	f3bf 8f6f 	isb	sy
 8009a72:	f04f 0000 	mov.w	r0, #0
 8009a76:	f380 8811 	msr	BASEPRI, r0
 8009a7a:	4770      	bx	lr
 8009a7c:	f3af 8000 	nop.w

08009a80 <pxCurrentTCBConst2>:
 8009a80:	20000d20 	.word	0x20000d20
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009a84:	bf00      	nop
 8009a86:	bf00      	nop

08009a88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009a88:	4808      	ldr	r0, [pc, #32]	@ (8009aac <prvPortStartFirstTask+0x24>)
 8009a8a:	6800      	ldr	r0, [r0, #0]
 8009a8c:	6800      	ldr	r0, [r0, #0]
 8009a8e:	f380 8808 	msr	MSP, r0
 8009a92:	f04f 0000 	mov.w	r0, #0
 8009a96:	f380 8814 	msr	CONTROL, r0
 8009a9a:	b662      	cpsie	i
 8009a9c:	b661      	cpsie	f
 8009a9e:	f3bf 8f4f 	dsb	sy
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	df00      	svc	0
 8009aa8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009aaa:	bf00      	nop
 8009aac:	e000ed08 	.word	0xe000ed08

08009ab0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b086      	sub	sp, #24
 8009ab4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ab6:	4b47      	ldr	r3, [pc, #284]	@ (8009bd4 <xPortStartScheduler+0x124>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a47      	ldr	r2, [pc, #284]	@ (8009bd8 <xPortStartScheduler+0x128>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d10b      	bne.n	8009ad8 <xPortStartScheduler+0x28>
	__asm volatile
 8009ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac4:	f383 8811 	msr	BASEPRI, r3
 8009ac8:	f3bf 8f6f 	isb	sy
 8009acc:	f3bf 8f4f 	dsb	sy
 8009ad0:	613b      	str	r3, [r7, #16]
}
 8009ad2:	bf00      	nop
 8009ad4:	bf00      	nop
 8009ad6:	e7fd      	b.n	8009ad4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009ad8:	4b3e      	ldr	r3, [pc, #248]	@ (8009bd4 <xPortStartScheduler+0x124>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a3f      	ldr	r2, [pc, #252]	@ (8009bdc <xPortStartScheduler+0x12c>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d10b      	bne.n	8009afa <xPortStartScheduler+0x4a>
	__asm volatile
 8009ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae6:	f383 8811 	msr	BASEPRI, r3
 8009aea:	f3bf 8f6f 	isb	sy
 8009aee:	f3bf 8f4f 	dsb	sy
 8009af2:	60fb      	str	r3, [r7, #12]
}
 8009af4:	bf00      	nop
 8009af6:	bf00      	nop
 8009af8:	e7fd      	b.n	8009af6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009afa:	4b39      	ldr	r3, [pc, #228]	@ (8009be0 <xPortStartScheduler+0x130>)
 8009afc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	781b      	ldrb	r3, [r3, #0]
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	22ff      	movs	r2, #255	@ 0xff
 8009b0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	b2db      	uxtb	r3, r3
 8009b12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009b14:	78fb      	ldrb	r3, [r7, #3]
 8009b16:	b2db      	uxtb	r3, r3
 8009b18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009b1c:	b2da      	uxtb	r2, r3
 8009b1e:	4b31      	ldr	r3, [pc, #196]	@ (8009be4 <xPortStartScheduler+0x134>)
 8009b20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009b22:	4b31      	ldr	r3, [pc, #196]	@ (8009be8 <xPortStartScheduler+0x138>)
 8009b24:	2207      	movs	r2, #7
 8009b26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b28:	e009      	b.n	8009b3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009b2a:	4b2f      	ldr	r3, [pc, #188]	@ (8009be8 <xPortStartScheduler+0x138>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	3b01      	subs	r3, #1
 8009b30:	4a2d      	ldr	r2, [pc, #180]	@ (8009be8 <xPortStartScheduler+0x138>)
 8009b32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009b34:	78fb      	ldrb	r3, [r7, #3]
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	005b      	lsls	r3, r3, #1
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b3e:	78fb      	ldrb	r3, [r7, #3]
 8009b40:	b2db      	uxtb	r3, r3
 8009b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b46:	2b80      	cmp	r3, #128	@ 0x80
 8009b48:	d0ef      	beq.n	8009b2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009b4a:	4b27      	ldr	r3, [pc, #156]	@ (8009be8 <xPortStartScheduler+0x138>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f1c3 0307 	rsb	r3, r3, #7
 8009b52:	2b04      	cmp	r3, #4
 8009b54:	d00b      	beq.n	8009b6e <xPortStartScheduler+0xbe>
	__asm volatile
 8009b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b5a:	f383 8811 	msr	BASEPRI, r3
 8009b5e:	f3bf 8f6f 	isb	sy
 8009b62:	f3bf 8f4f 	dsb	sy
 8009b66:	60bb      	str	r3, [r7, #8]
}
 8009b68:	bf00      	nop
 8009b6a:	bf00      	nop
 8009b6c:	e7fd      	b.n	8009b6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8009be8 <xPortStartScheduler+0x138>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	021b      	lsls	r3, r3, #8
 8009b74:	4a1c      	ldr	r2, [pc, #112]	@ (8009be8 <xPortStartScheduler+0x138>)
 8009b76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009b78:	4b1b      	ldr	r3, [pc, #108]	@ (8009be8 <xPortStartScheduler+0x138>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009b80:	4a19      	ldr	r2, [pc, #100]	@ (8009be8 <xPortStartScheduler+0x138>)
 8009b82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	b2da      	uxtb	r2, r3
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009b8c:	4b17      	ldr	r3, [pc, #92]	@ (8009bec <xPortStartScheduler+0x13c>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	4a16      	ldr	r2, [pc, #88]	@ (8009bec <xPortStartScheduler+0x13c>)
 8009b92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009b96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009b98:	4b14      	ldr	r3, [pc, #80]	@ (8009bec <xPortStartScheduler+0x13c>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a13      	ldr	r2, [pc, #76]	@ (8009bec <xPortStartScheduler+0x13c>)
 8009b9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009ba2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009ba4:	f000 f8da 	bl	8009d5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009ba8:	4b11      	ldr	r3, [pc, #68]	@ (8009bf0 <xPortStartScheduler+0x140>)
 8009baa:	2200      	movs	r2, #0
 8009bac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009bae:	f000 f8f9 	bl	8009da4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009bb2:	4b10      	ldr	r3, [pc, #64]	@ (8009bf4 <xPortStartScheduler+0x144>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8009bf4 <xPortStartScheduler+0x144>)
 8009bb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009bbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009bbe:	f7ff ff63 	bl	8009a88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009bc2:	f7fe ff5f 	bl	8008a84 <vTaskSwitchContext>
	prvTaskExitError();
 8009bc6:	f7ff ff1d 	bl	8009a04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009bca:	2300      	movs	r3, #0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3718      	adds	r7, #24
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}
 8009bd4:	e000ed00 	.word	0xe000ed00
 8009bd8:	410fc271 	.word	0x410fc271
 8009bdc:	410fc270 	.word	0x410fc270
 8009be0:	e000e400 	.word	0xe000e400
 8009be4:	2000134c 	.word	0x2000134c
 8009be8:	20001350 	.word	0x20001350
 8009bec:	e000ed20 	.word	0xe000ed20
 8009bf0:	2000000c 	.word	0x2000000c
 8009bf4:	e000ef34 	.word	0xe000ef34

08009bf8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
	__asm volatile
 8009bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c02:	f383 8811 	msr	BASEPRI, r3
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	f3bf 8f4f 	dsb	sy
 8009c0e:	607b      	str	r3, [r7, #4]
}
 8009c10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009c12:	4b10      	ldr	r3, [pc, #64]	@ (8009c54 <vPortEnterCritical+0x5c>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	3301      	adds	r3, #1
 8009c18:	4a0e      	ldr	r2, [pc, #56]	@ (8009c54 <vPortEnterCritical+0x5c>)
 8009c1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8009c54 <vPortEnterCritical+0x5c>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d110      	bne.n	8009c46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009c24:	4b0c      	ldr	r3, [pc, #48]	@ (8009c58 <vPortEnterCritical+0x60>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d00b      	beq.n	8009c46 <vPortEnterCritical+0x4e>
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	603b      	str	r3, [r7, #0]
}
 8009c40:	bf00      	nop
 8009c42:	bf00      	nop
 8009c44:	e7fd      	b.n	8009c42 <vPortEnterCritical+0x4a>
	}
}
 8009c46:	bf00      	nop
 8009c48:	370c      	adds	r7, #12
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop
 8009c54:	2000000c 	.word	0x2000000c
 8009c58:	e000ed04 	.word	0xe000ed04

08009c5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b083      	sub	sp, #12
 8009c60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009c62:	4b12      	ldr	r3, [pc, #72]	@ (8009cac <vPortExitCritical+0x50>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d10b      	bne.n	8009c82 <vPortExitCritical+0x26>
	__asm volatile
 8009c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c6e:	f383 8811 	msr	BASEPRI, r3
 8009c72:	f3bf 8f6f 	isb	sy
 8009c76:	f3bf 8f4f 	dsb	sy
 8009c7a:	607b      	str	r3, [r7, #4]
}
 8009c7c:	bf00      	nop
 8009c7e:	bf00      	nop
 8009c80:	e7fd      	b.n	8009c7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009c82:	4b0a      	ldr	r3, [pc, #40]	@ (8009cac <vPortExitCritical+0x50>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	3b01      	subs	r3, #1
 8009c88:	4a08      	ldr	r2, [pc, #32]	@ (8009cac <vPortExitCritical+0x50>)
 8009c8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009c8c:	4b07      	ldr	r3, [pc, #28]	@ (8009cac <vPortExitCritical+0x50>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d105      	bne.n	8009ca0 <vPortExitCritical+0x44>
 8009c94:	2300      	movs	r3, #0
 8009c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	f383 8811 	msr	BASEPRI, r3
}
 8009c9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr
 8009cac:	2000000c 	.word	0x2000000c

08009cb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009cb0:	f3ef 8009 	mrs	r0, PSP
 8009cb4:	f3bf 8f6f 	isb	sy
 8009cb8:	4b15      	ldr	r3, [pc, #84]	@ (8009d10 <pxCurrentTCBConst>)
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	f01e 0f10 	tst.w	lr, #16
 8009cc0:	bf08      	it	eq
 8009cc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009cc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cca:	6010      	str	r0, [r2, #0]
 8009ccc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009cd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009cd4:	f380 8811 	msr	BASEPRI, r0
 8009cd8:	f3bf 8f4f 	dsb	sy
 8009cdc:	f3bf 8f6f 	isb	sy
 8009ce0:	f7fe fed0 	bl	8008a84 <vTaskSwitchContext>
 8009ce4:	f04f 0000 	mov.w	r0, #0
 8009ce8:	f380 8811 	msr	BASEPRI, r0
 8009cec:	bc09      	pop	{r0, r3}
 8009cee:	6819      	ldr	r1, [r3, #0]
 8009cf0:	6808      	ldr	r0, [r1, #0]
 8009cf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf6:	f01e 0f10 	tst.w	lr, #16
 8009cfa:	bf08      	it	eq
 8009cfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009d00:	f380 8809 	msr	PSP, r0
 8009d04:	f3bf 8f6f 	isb	sy
 8009d08:	4770      	bx	lr
 8009d0a:	bf00      	nop
 8009d0c:	f3af 8000 	nop.w

08009d10 <pxCurrentTCBConst>:
 8009d10:	20000d20 	.word	0x20000d20
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009d14:	bf00      	nop
 8009d16:	bf00      	nop

08009d18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d22:	f383 8811 	msr	BASEPRI, r3
 8009d26:	f3bf 8f6f 	isb	sy
 8009d2a:	f3bf 8f4f 	dsb	sy
 8009d2e:	607b      	str	r3, [r7, #4]
}
 8009d30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009d32:	f7fe fded 	bl	8008910 <xTaskIncrementTick>
 8009d36:	4603      	mov	r3, r0
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d003      	beq.n	8009d44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d3c:	4b06      	ldr	r3, [pc, #24]	@ (8009d58 <xPortSysTickHandler+0x40>)
 8009d3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d42:	601a      	str	r2, [r3, #0]
 8009d44:	2300      	movs	r3, #0
 8009d46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	f383 8811 	msr	BASEPRI, r3
}
 8009d4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009d50:	bf00      	nop
 8009d52:	3708      	adds	r7, #8
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}
 8009d58:	e000ed04 	.word	0xe000ed04

08009d5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009d60:	4b0b      	ldr	r3, [pc, #44]	@ (8009d90 <vPortSetupTimerInterrupt+0x34>)
 8009d62:	2200      	movs	r2, #0
 8009d64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009d66:	4b0b      	ldr	r3, [pc, #44]	@ (8009d94 <vPortSetupTimerInterrupt+0x38>)
 8009d68:	2200      	movs	r2, #0
 8009d6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d98 <vPortSetupTimerInterrupt+0x3c>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	4a0a      	ldr	r2, [pc, #40]	@ (8009d9c <vPortSetupTimerInterrupt+0x40>)
 8009d72:	fba2 2303 	umull	r2, r3, r2, r3
 8009d76:	099b      	lsrs	r3, r3, #6
 8009d78:	4a09      	ldr	r2, [pc, #36]	@ (8009da0 <vPortSetupTimerInterrupt+0x44>)
 8009d7a:	3b01      	subs	r3, #1
 8009d7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009d7e:	4b04      	ldr	r3, [pc, #16]	@ (8009d90 <vPortSetupTimerInterrupt+0x34>)
 8009d80:	2207      	movs	r2, #7
 8009d82:	601a      	str	r2, [r3, #0]
}
 8009d84:	bf00      	nop
 8009d86:	46bd      	mov	sp, r7
 8009d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8c:	4770      	bx	lr
 8009d8e:	bf00      	nop
 8009d90:	e000e010 	.word	0xe000e010
 8009d94:	e000e018 	.word	0xe000e018
 8009d98:	20000000 	.word	0x20000000
 8009d9c:	10624dd3 	.word	0x10624dd3
 8009da0:	e000e014 	.word	0xe000e014

08009da4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009da4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009db4 <vPortEnableVFP+0x10>
 8009da8:	6801      	ldr	r1, [r0, #0]
 8009daa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009dae:	6001      	str	r1, [r0, #0]
 8009db0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009db2:	bf00      	nop
 8009db4:	e000ed88 	.word	0xe000ed88

08009db8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009db8:	b480      	push	{r7}
 8009dba:	b085      	sub	sp, #20
 8009dbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009dbe:	f3ef 8305 	mrs	r3, IPSR
 8009dc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2b0f      	cmp	r3, #15
 8009dc8:	d915      	bls.n	8009df6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009dca:	4a18      	ldr	r2, [pc, #96]	@ (8009e2c <vPortValidateInterruptPriority+0x74>)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	4413      	add	r3, r2
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009dd4:	4b16      	ldr	r3, [pc, #88]	@ (8009e30 <vPortValidateInterruptPriority+0x78>)
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	7afa      	ldrb	r2, [r7, #11]
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d20b      	bcs.n	8009df6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009de2:	f383 8811 	msr	BASEPRI, r3
 8009de6:	f3bf 8f6f 	isb	sy
 8009dea:	f3bf 8f4f 	dsb	sy
 8009dee:	607b      	str	r3, [r7, #4]
}
 8009df0:	bf00      	nop
 8009df2:	bf00      	nop
 8009df4:	e7fd      	b.n	8009df2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009df6:	4b0f      	ldr	r3, [pc, #60]	@ (8009e34 <vPortValidateInterruptPriority+0x7c>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8009e38 <vPortValidateInterruptPriority+0x80>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d90b      	bls.n	8009e1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0a:	f383 8811 	msr	BASEPRI, r3
 8009e0e:	f3bf 8f6f 	isb	sy
 8009e12:	f3bf 8f4f 	dsb	sy
 8009e16:	603b      	str	r3, [r7, #0]
}
 8009e18:	bf00      	nop
 8009e1a:	bf00      	nop
 8009e1c:	e7fd      	b.n	8009e1a <vPortValidateInterruptPriority+0x62>
	}
 8009e1e:	bf00      	nop
 8009e20:	3714      	adds	r7, #20
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	e000e3f0 	.word	0xe000e3f0
 8009e30:	2000134c 	.word	0x2000134c
 8009e34:	e000ed0c 	.word	0xe000ed0c
 8009e38:	20001350 	.word	0x20001350

08009e3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b08a      	sub	sp, #40	@ 0x28
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009e44:	2300      	movs	r3, #0
 8009e46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009e48:	f7fe fca6 	bl	8008798 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009e4c:	4b5c      	ldr	r3, [pc, #368]	@ (8009fc0 <pvPortMalloc+0x184>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d101      	bne.n	8009e58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009e54:	f000 f924 	bl	800a0a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009e58:	4b5a      	ldr	r3, [pc, #360]	@ (8009fc4 <pvPortMalloc+0x188>)
 8009e5a:	681a      	ldr	r2, [r3, #0]
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	4013      	ands	r3, r2
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	f040 8095 	bne.w	8009f90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d01e      	beq.n	8009eaa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009e6c:	2208      	movs	r2, #8
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	4413      	add	r3, r2
 8009e72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f003 0307 	and.w	r3, r3, #7
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d015      	beq.n	8009eaa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f023 0307 	bic.w	r3, r3, #7
 8009e84:	3308      	adds	r3, #8
 8009e86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f003 0307 	and.w	r3, r3, #7
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00b      	beq.n	8009eaa <pvPortMalloc+0x6e>
	__asm volatile
 8009e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e96:	f383 8811 	msr	BASEPRI, r3
 8009e9a:	f3bf 8f6f 	isb	sy
 8009e9e:	f3bf 8f4f 	dsb	sy
 8009ea2:	617b      	str	r3, [r7, #20]
}
 8009ea4:	bf00      	nop
 8009ea6:	bf00      	nop
 8009ea8:	e7fd      	b.n	8009ea6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d06f      	beq.n	8009f90 <pvPortMalloc+0x154>
 8009eb0:	4b45      	ldr	r3, [pc, #276]	@ (8009fc8 <pvPortMalloc+0x18c>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d86a      	bhi.n	8009f90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009eba:	4b44      	ldr	r3, [pc, #272]	@ (8009fcc <pvPortMalloc+0x190>)
 8009ebc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009ebe:	4b43      	ldr	r3, [pc, #268]	@ (8009fcc <pvPortMalloc+0x190>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ec4:	e004      	b.n	8009ed0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	429a      	cmp	r2, r3
 8009ed8:	d903      	bls.n	8009ee2 <pvPortMalloc+0xa6>
 8009eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d1f1      	bne.n	8009ec6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009ee2:	4b37      	ldr	r3, [pc, #220]	@ (8009fc0 <pvPortMalloc+0x184>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d051      	beq.n	8009f90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009eec:	6a3b      	ldr	r3, [r7, #32]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	2208      	movs	r2, #8
 8009ef2:	4413      	add	r3, r2
 8009ef4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	6a3b      	ldr	r3, [r7, #32]
 8009efc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f00:	685a      	ldr	r2, [r3, #4]
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	1ad2      	subs	r2, r2, r3
 8009f06:	2308      	movs	r3, #8
 8009f08:	005b      	lsls	r3, r3, #1
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d920      	bls.n	8009f50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	4413      	add	r3, r2
 8009f14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f16:	69bb      	ldr	r3, [r7, #24]
 8009f18:	f003 0307 	and.w	r3, r3, #7
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d00b      	beq.n	8009f38 <pvPortMalloc+0xfc>
	__asm volatile
 8009f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f24:	f383 8811 	msr	BASEPRI, r3
 8009f28:	f3bf 8f6f 	isb	sy
 8009f2c:	f3bf 8f4f 	dsb	sy
 8009f30:	613b      	str	r3, [r7, #16]
}
 8009f32:	bf00      	nop
 8009f34:	bf00      	nop
 8009f36:	e7fd      	b.n	8009f34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3a:	685a      	ldr	r2, [r3, #4]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	1ad2      	subs	r2, r2, r3
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009f4a:	69b8      	ldr	r0, [r7, #24]
 8009f4c:	f000 f90a 	bl	800a164 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009f50:	4b1d      	ldr	r3, [pc, #116]	@ (8009fc8 <pvPortMalloc+0x18c>)
 8009f52:	681a      	ldr	r2, [r3, #0]
 8009f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f56:	685b      	ldr	r3, [r3, #4]
 8009f58:	1ad3      	subs	r3, r2, r3
 8009f5a:	4a1b      	ldr	r2, [pc, #108]	@ (8009fc8 <pvPortMalloc+0x18c>)
 8009f5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8009fc8 <pvPortMalloc+0x18c>)
 8009f60:	681a      	ldr	r2, [r3, #0]
 8009f62:	4b1b      	ldr	r3, [pc, #108]	@ (8009fd0 <pvPortMalloc+0x194>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	429a      	cmp	r2, r3
 8009f68:	d203      	bcs.n	8009f72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009f6a:	4b17      	ldr	r3, [pc, #92]	@ (8009fc8 <pvPortMalloc+0x18c>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a18      	ldr	r2, [pc, #96]	@ (8009fd0 <pvPortMalloc+0x194>)
 8009f70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f74:	685a      	ldr	r2, [r3, #4]
 8009f76:	4b13      	ldr	r3, [pc, #76]	@ (8009fc4 <pvPortMalloc+0x188>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	431a      	orrs	r2, r3
 8009f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f82:	2200      	movs	r2, #0
 8009f84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009f86:	4b13      	ldr	r3, [pc, #76]	@ (8009fd4 <pvPortMalloc+0x198>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	3301      	adds	r3, #1
 8009f8c:	4a11      	ldr	r2, [pc, #68]	@ (8009fd4 <pvPortMalloc+0x198>)
 8009f8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009f90:	f7fe fc10 	bl	80087b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f94:	69fb      	ldr	r3, [r7, #28]
 8009f96:	f003 0307 	and.w	r3, r3, #7
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d00b      	beq.n	8009fb6 <pvPortMalloc+0x17a>
	__asm volatile
 8009f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa2:	f383 8811 	msr	BASEPRI, r3
 8009fa6:	f3bf 8f6f 	isb	sy
 8009faa:	f3bf 8f4f 	dsb	sy
 8009fae:	60fb      	str	r3, [r7, #12]
}
 8009fb0:	bf00      	nop
 8009fb2:	bf00      	nop
 8009fb4:	e7fd      	b.n	8009fb2 <pvPortMalloc+0x176>
	return pvReturn;
 8009fb6:	69fb      	ldr	r3, [r7, #28]
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3728      	adds	r7, #40	@ 0x28
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}
 8009fc0:	20004f5c 	.word	0x20004f5c
 8009fc4:	20004f70 	.word	0x20004f70
 8009fc8:	20004f60 	.word	0x20004f60
 8009fcc:	20004f54 	.word	0x20004f54
 8009fd0:	20004f64 	.word	0x20004f64
 8009fd4:	20004f68 	.word	0x20004f68

08009fd8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b086      	sub	sp, #24
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d04f      	beq.n	800a08a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009fea:	2308      	movs	r3, #8
 8009fec:	425b      	negs	r3, r3
 8009fee:	697a      	ldr	r2, [r7, #20]
 8009ff0:	4413      	add	r3, r2
 8009ff2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	685a      	ldr	r2, [r3, #4]
 8009ffc:	4b25      	ldr	r3, [pc, #148]	@ (800a094 <vPortFree+0xbc>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4013      	ands	r3, r2
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10b      	bne.n	800a01e <vPortFree+0x46>
	__asm volatile
 800a006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a00a:	f383 8811 	msr	BASEPRI, r3
 800a00e:	f3bf 8f6f 	isb	sy
 800a012:	f3bf 8f4f 	dsb	sy
 800a016:	60fb      	str	r3, [r7, #12]
}
 800a018:	bf00      	nop
 800a01a:	bf00      	nop
 800a01c:	e7fd      	b.n	800a01a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a01e:	693b      	ldr	r3, [r7, #16]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d00b      	beq.n	800a03e <vPortFree+0x66>
	__asm volatile
 800a026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a02a:	f383 8811 	msr	BASEPRI, r3
 800a02e:	f3bf 8f6f 	isb	sy
 800a032:	f3bf 8f4f 	dsb	sy
 800a036:	60bb      	str	r3, [r7, #8]
}
 800a038:	bf00      	nop
 800a03a:	bf00      	nop
 800a03c:	e7fd      	b.n	800a03a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	685a      	ldr	r2, [r3, #4]
 800a042:	4b14      	ldr	r3, [pc, #80]	@ (800a094 <vPortFree+0xbc>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4013      	ands	r3, r2
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d01e      	beq.n	800a08a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d11a      	bne.n	800a08a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	685a      	ldr	r2, [r3, #4]
 800a058:	4b0e      	ldr	r3, [pc, #56]	@ (800a094 <vPortFree+0xbc>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	43db      	mvns	r3, r3
 800a05e:	401a      	ands	r2, r3
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a064:	f7fe fb98 	bl	8008798 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	685a      	ldr	r2, [r3, #4]
 800a06c:	4b0a      	ldr	r3, [pc, #40]	@ (800a098 <vPortFree+0xc0>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4413      	add	r3, r2
 800a072:	4a09      	ldr	r2, [pc, #36]	@ (800a098 <vPortFree+0xc0>)
 800a074:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a076:	6938      	ldr	r0, [r7, #16]
 800a078:	f000 f874 	bl	800a164 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a07c:	4b07      	ldr	r3, [pc, #28]	@ (800a09c <vPortFree+0xc4>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	3301      	adds	r3, #1
 800a082:	4a06      	ldr	r2, [pc, #24]	@ (800a09c <vPortFree+0xc4>)
 800a084:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a086:	f7fe fb95 	bl	80087b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a08a:	bf00      	nop
 800a08c:	3718      	adds	r7, #24
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop
 800a094:	20004f70 	.word	0x20004f70
 800a098:	20004f60 	.word	0x20004f60
 800a09c:	20004f6c 	.word	0x20004f6c

0800a0a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b085      	sub	sp, #20
 800a0a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a0a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a0aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a0ac:	4b27      	ldr	r3, [pc, #156]	@ (800a14c <prvHeapInit+0xac>)
 800a0ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f003 0307 	and.w	r3, r3, #7
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d00c      	beq.n	800a0d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	3307      	adds	r3, #7
 800a0be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f023 0307 	bic.w	r3, r3, #7
 800a0c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a0c8:	68ba      	ldr	r2, [r7, #8]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	1ad3      	subs	r3, r2, r3
 800a0ce:	4a1f      	ldr	r2, [pc, #124]	@ (800a14c <prvHeapInit+0xac>)
 800a0d0:	4413      	add	r3, r2
 800a0d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a0d8:	4a1d      	ldr	r2, [pc, #116]	@ (800a150 <prvHeapInit+0xb0>)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a0de:	4b1c      	ldr	r3, [pc, #112]	@ (800a150 <prvHeapInit+0xb0>)
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	68ba      	ldr	r2, [r7, #8]
 800a0e8:	4413      	add	r3, r2
 800a0ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a0ec:	2208      	movs	r2, #8
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	1a9b      	subs	r3, r3, r2
 800a0f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	f023 0307 	bic.w	r3, r3, #7
 800a0fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	4a15      	ldr	r2, [pc, #84]	@ (800a154 <prvHeapInit+0xb4>)
 800a100:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a102:	4b14      	ldr	r3, [pc, #80]	@ (800a154 <prvHeapInit+0xb4>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	2200      	movs	r2, #0
 800a108:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a10a:	4b12      	ldr	r3, [pc, #72]	@ (800a154 <prvHeapInit+0xb4>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2200      	movs	r2, #0
 800a110:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	68fa      	ldr	r2, [r7, #12]
 800a11a:	1ad2      	subs	r2, r2, r3
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a120:	4b0c      	ldr	r3, [pc, #48]	@ (800a154 <prvHeapInit+0xb4>)
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	4a0a      	ldr	r2, [pc, #40]	@ (800a158 <prvHeapInit+0xb8>)
 800a12e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	4a09      	ldr	r2, [pc, #36]	@ (800a15c <prvHeapInit+0xbc>)
 800a136:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a138:	4b09      	ldr	r3, [pc, #36]	@ (800a160 <prvHeapInit+0xc0>)
 800a13a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a13e:	601a      	str	r2, [r3, #0]
}
 800a140:	bf00      	nop
 800a142:	3714      	adds	r7, #20
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr
 800a14c:	20001354 	.word	0x20001354
 800a150:	20004f54 	.word	0x20004f54
 800a154:	20004f5c 	.word	0x20004f5c
 800a158:	20004f64 	.word	0x20004f64
 800a15c:	20004f60 	.word	0x20004f60
 800a160:	20004f70 	.word	0x20004f70

0800a164 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a164:	b480      	push	{r7}
 800a166:	b085      	sub	sp, #20
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a16c:	4b28      	ldr	r3, [pc, #160]	@ (800a210 <prvInsertBlockIntoFreeList+0xac>)
 800a16e:	60fb      	str	r3, [r7, #12]
 800a170:	e002      	b.n	800a178 <prvInsertBlockIntoFreeList+0x14>
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	60fb      	str	r3, [r7, #12]
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	687a      	ldr	r2, [r7, #4]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d8f7      	bhi.n	800a172 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	68ba      	ldr	r2, [r7, #8]
 800a18c:	4413      	add	r3, r2
 800a18e:	687a      	ldr	r2, [r7, #4]
 800a190:	429a      	cmp	r2, r3
 800a192:	d108      	bne.n	800a1a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	685a      	ldr	r2, [r3, #4]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	441a      	add	r2, r3
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	68ba      	ldr	r2, [r7, #8]
 800a1b0:	441a      	add	r2, r3
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d118      	bne.n	800a1ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	4b15      	ldr	r3, [pc, #84]	@ (800a214 <prvInsertBlockIntoFreeList+0xb0>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d00d      	beq.n	800a1e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	685a      	ldr	r2, [r3, #4]
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	441a      	add	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	601a      	str	r2, [r3, #0]
 800a1e0:	e008      	b.n	800a1f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a1e2:	4b0c      	ldr	r3, [pc, #48]	@ (800a214 <prvInsertBlockIntoFreeList+0xb0>)
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	601a      	str	r2, [r3, #0]
 800a1ea:	e003      	b.n	800a1f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a1f4:	68fa      	ldr	r2, [r7, #12]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	429a      	cmp	r2, r3
 800a1fa:	d002      	beq.n	800a202 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	687a      	ldr	r2, [r7, #4]
 800a200:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a202:	bf00      	nop
 800a204:	3714      	adds	r7, #20
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr
 800a20e:	bf00      	nop
 800a210:	20004f54 	.word	0x20004f54
 800a214:	20004f5c 	.word	0x20004f5c

0800a218 <atoi>:
 800a218:	220a      	movs	r2, #10
 800a21a:	2100      	movs	r1, #0
 800a21c:	f000 b87a 	b.w	800a314 <strtol>

0800a220 <_strtol_l.constprop.0>:
 800a220:	2b24      	cmp	r3, #36	@ 0x24
 800a222:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a226:	4686      	mov	lr, r0
 800a228:	4690      	mov	r8, r2
 800a22a:	d801      	bhi.n	800a230 <_strtol_l.constprop.0+0x10>
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d106      	bne.n	800a23e <_strtol_l.constprop.0+0x1e>
 800a230:	f000 ff52 	bl	800b0d8 <__errno>
 800a234:	2316      	movs	r3, #22
 800a236:	6003      	str	r3, [r0, #0]
 800a238:	2000      	movs	r0, #0
 800a23a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a23e:	4834      	ldr	r0, [pc, #208]	@ (800a310 <_strtol_l.constprop.0+0xf0>)
 800a240:	460d      	mov	r5, r1
 800a242:	462a      	mov	r2, r5
 800a244:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a248:	5d06      	ldrb	r6, [r0, r4]
 800a24a:	f016 0608 	ands.w	r6, r6, #8
 800a24e:	d1f8      	bne.n	800a242 <_strtol_l.constprop.0+0x22>
 800a250:	2c2d      	cmp	r4, #45	@ 0x2d
 800a252:	d12d      	bne.n	800a2b0 <_strtol_l.constprop.0+0x90>
 800a254:	782c      	ldrb	r4, [r5, #0]
 800a256:	2601      	movs	r6, #1
 800a258:	1c95      	adds	r5, r2, #2
 800a25a:	f033 0210 	bics.w	r2, r3, #16
 800a25e:	d109      	bne.n	800a274 <_strtol_l.constprop.0+0x54>
 800a260:	2c30      	cmp	r4, #48	@ 0x30
 800a262:	d12a      	bne.n	800a2ba <_strtol_l.constprop.0+0x9a>
 800a264:	782a      	ldrb	r2, [r5, #0]
 800a266:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a26a:	2a58      	cmp	r2, #88	@ 0x58
 800a26c:	d125      	bne.n	800a2ba <_strtol_l.constprop.0+0x9a>
 800a26e:	786c      	ldrb	r4, [r5, #1]
 800a270:	2310      	movs	r3, #16
 800a272:	3502      	adds	r5, #2
 800a274:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a278:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a27c:	2200      	movs	r2, #0
 800a27e:	fbbc f9f3 	udiv	r9, ip, r3
 800a282:	4610      	mov	r0, r2
 800a284:	fb03 ca19 	mls	sl, r3, r9, ip
 800a288:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a28c:	2f09      	cmp	r7, #9
 800a28e:	d81b      	bhi.n	800a2c8 <_strtol_l.constprop.0+0xa8>
 800a290:	463c      	mov	r4, r7
 800a292:	42a3      	cmp	r3, r4
 800a294:	dd27      	ble.n	800a2e6 <_strtol_l.constprop.0+0xc6>
 800a296:	1c57      	adds	r7, r2, #1
 800a298:	d007      	beq.n	800a2aa <_strtol_l.constprop.0+0x8a>
 800a29a:	4581      	cmp	r9, r0
 800a29c:	d320      	bcc.n	800a2e0 <_strtol_l.constprop.0+0xc0>
 800a29e:	d101      	bne.n	800a2a4 <_strtol_l.constprop.0+0x84>
 800a2a0:	45a2      	cmp	sl, r4
 800a2a2:	db1d      	blt.n	800a2e0 <_strtol_l.constprop.0+0xc0>
 800a2a4:	fb00 4003 	mla	r0, r0, r3, r4
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a2ae:	e7eb      	b.n	800a288 <_strtol_l.constprop.0+0x68>
 800a2b0:	2c2b      	cmp	r4, #43	@ 0x2b
 800a2b2:	bf04      	itt	eq
 800a2b4:	782c      	ldrbeq	r4, [r5, #0]
 800a2b6:	1c95      	addeq	r5, r2, #2
 800a2b8:	e7cf      	b.n	800a25a <_strtol_l.constprop.0+0x3a>
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1da      	bne.n	800a274 <_strtol_l.constprop.0+0x54>
 800a2be:	2c30      	cmp	r4, #48	@ 0x30
 800a2c0:	bf0c      	ite	eq
 800a2c2:	2308      	moveq	r3, #8
 800a2c4:	230a      	movne	r3, #10
 800a2c6:	e7d5      	b.n	800a274 <_strtol_l.constprop.0+0x54>
 800a2c8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a2cc:	2f19      	cmp	r7, #25
 800a2ce:	d801      	bhi.n	800a2d4 <_strtol_l.constprop.0+0xb4>
 800a2d0:	3c37      	subs	r4, #55	@ 0x37
 800a2d2:	e7de      	b.n	800a292 <_strtol_l.constprop.0+0x72>
 800a2d4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a2d8:	2f19      	cmp	r7, #25
 800a2da:	d804      	bhi.n	800a2e6 <_strtol_l.constprop.0+0xc6>
 800a2dc:	3c57      	subs	r4, #87	@ 0x57
 800a2de:	e7d8      	b.n	800a292 <_strtol_l.constprop.0+0x72>
 800a2e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a2e4:	e7e1      	b.n	800a2aa <_strtol_l.constprop.0+0x8a>
 800a2e6:	1c53      	adds	r3, r2, #1
 800a2e8:	d108      	bne.n	800a2fc <_strtol_l.constprop.0+0xdc>
 800a2ea:	2322      	movs	r3, #34	@ 0x22
 800a2ec:	f8ce 3000 	str.w	r3, [lr]
 800a2f0:	4660      	mov	r0, ip
 800a2f2:	f1b8 0f00 	cmp.w	r8, #0
 800a2f6:	d0a0      	beq.n	800a23a <_strtol_l.constprop.0+0x1a>
 800a2f8:	1e69      	subs	r1, r5, #1
 800a2fa:	e006      	b.n	800a30a <_strtol_l.constprop.0+0xea>
 800a2fc:	b106      	cbz	r6, 800a300 <_strtol_l.constprop.0+0xe0>
 800a2fe:	4240      	negs	r0, r0
 800a300:	f1b8 0f00 	cmp.w	r8, #0
 800a304:	d099      	beq.n	800a23a <_strtol_l.constprop.0+0x1a>
 800a306:	2a00      	cmp	r2, #0
 800a308:	d1f6      	bne.n	800a2f8 <_strtol_l.constprop.0+0xd8>
 800a30a:	f8c8 1000 	str.w	r1, [r8]
 800a30e:	e794      	b.n	800a23a <_strtol_l.constprop.0+0x1a>
 800a310:	0800e1dd 	.word	0x0800e1dd

0800a314 <strtol>:
 800a314:	4613      	mov	r3, r2
 800a316:	460a      	mov	r2, r1
 800a318:	4601      	mov	r1, r0
 800a31a:	4802      	ldr	r0, [pc, #8]	@ (800a324 <strtol+0x10>)
 800a31c:	6800      	ldr	r0, [r0, #0]
 800a31e:	f7ff bf7f 	b.w	800a220 <_strtol_l.constprop.0>
 800a322:	bf00      	nop
 800a324:	2000001c 	.word	0x2000001c

0800a328 <__cvt>:
 800a328:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a32c:	ec57 6b10 	vmov	r6, r7, d0
 800a330:	2f00      	cmp	r7, #0
 800a332:	460c      	mov	r4, r1
 800a334:	4619      	mov	r1, r3
 800a336:	463b      	mov	r3, r7
 800a338:	bfbb      	ittet	lt
 800a33a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a33e:	461f      	movlt	r7, r3
 800a340:	2300      	movge	r3, #0
 800a342:	232d      	movlt	r3, #45	@ 0x2d
 800a344:	700b      	strb	r3, [r1, #0]
 800a346:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a348:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a34c:	4691      	mov	r9, r2
 800a34e:	f023 0820 	bic.w	r8, r3, #32
 800a352:	bfbc      	itt	lt
 800a354:	4632      	movlt	r2, r6
 800a356:	4616      	movlt	r6, r2
 800a358:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a35c:	d005      	beq.n	800a36a <__cvt+0x42>
 800a35e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a362:	d100      	bne.n	800a366 <__cvt+0x3e>
 800a364:	3401      	adds	r4, #1
 800a366:	2102      	movs	r1, #2
 800a368:	e000      	b.n	800a36c <__cvt+0x44>
 800a36a:	2103      	movs	r1, #3
 800a36c:	ab03      	add	r3, sp, #12
 800a36e:	9301      	str	r3, [sp, #4]
 800a370:	ab02      	add	r3, sp, #8
 800a372:	9300      	str	r3, [sp, #0]
 800a374:	ec47 6b10 	vmov	d0, r6, r7
 800a378:	4653      	mov	r3, sl
 800a37a:	4622      	mov	r2, r4
 800a37c:	f000 ff70 	bl	800b260 <_dtoa_r>
 800a380:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a384:	4605      	mov	r5, r0
 800a386:	d119      	bne.n	800a3bc <__cvt+0x94>
 800a388:	f019 0f01 	tst.w	r9, #1
 800a38c:	d00e      	beq.n	800a3ac <__cvt+0x84>
 800a38e:	eb00 0904 	add.w	r9, r0, r4
 800a392:	2200      	movs	r2, #0
 800a394:	2300      	movs	r3, #0
 800a396:	4630      	mov	r0, r6
 800a398:	4639      	mov	r1, r7
 800a39a:	f7f6 fbb5 	bl	8000b08 <__aeabi_dcmpeq>
 800a39e:	b108      	cbz	r0, 800a3a4 <__cvt+0x7c>
 800a3a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a3a4:	2230      	movs	r2, #48	@ 0x30
 800a3a6:	9b03      	ldr	r3, [sp, #12]
 800a3a8:	454b      	cmp	r3, r9
 800a3aa:	d31e      	bcc.n	800a3ea <__cvt+0xc2>
 800a3ac:	9b03      	ldr	r3, [sp, #12]
 800a3ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3b0:	1b5b      	subs	r3, r3, r5
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	6013      	str	r3, [r2, #0]
 800a3b6:	b004      	add	sp, #16
 800a3b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a3c0:	eb00 0904 	add.w	r9, r0, r4
 800a3c4:	d1e5      	bne.n	800a392 <__cvt+0x6a>
 800a3c6:	7803      	ldrb	r3, [r0, #0]
 800a3c8:	2b30      	cmp	r3, #48	@ 0x30
 800a3ca:	d10a      	bne.n	800a3e2 <__cvt+0xba>
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	4639      	mov	r1, r7
 800a3d4:	f7f6 fb98 	bl	8000b08 <__aeabi_dcmpeq>
 800a3d8:	b918      	cbnz	r0, 800a3e2 <__cvt+0xba>
 800a3da:	f1c4 0401 	rsb	r4, r4, #1
 800a3de:	f8ca 4000 	str.w	r4, [sl]
 800a3e2:	f8da 3000 	ldr.w	r3, [sl]
 800a3e6:	4499      	add	r9, r3
 800a3e8:	e7d3      	b.n	800a392 <__cvt+0x6a>
 800a3ea:	1c59      	adds	r1, r3, #1
 800a3ec:	9103      	str	r1, [sp, #12]
 800a3ee:	701a      	strb	r2, [r3, #0]
 800a3f0:	e7d9      	b.n	800a3a6 <__cvt+0x7e>

0800a3f2 <__exponent>:
 800a3f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3f4:	2900      	cmp	r1, #0
 800a3f6:	bfba      	itte	lt
 800a3f8:	4249      	neglt	r1, r1
 800a3fa:	232d      	movlt	r3, #45	@ 0x2d
 800a3fc:	232b      	movge	r3, #43	@ 0x2b
 800a3fe:	2909      	cmp	r1, #9
 800a400:	7002      	strb	r2, [r0, #0]
 800a402:	7043      	strb	r3, [r0, #1]
 800a404:	dd29      	ble.n	800a45a <__exponent+0x68>
 800a406:	f10d 0307 	add.w	r3, sp, #7
 800a40a:	461d      	mov	r5, r3
 800a40c:	270a      	movs	r7, #10
 800a40e:	461a      	mov	r2, r3
 800a410:	fbb1 f6f7 	udiv	r6, r1, r7
 800a414:	fb07 1416 	mls	r4, r7, r6, r1
 800a418:	3430      	adds	r4, #48	@ 0x30
 800a41a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a41e:	460c      	mov	r4, r1
 800a420:	2c63      	cmp	r4, #99	@ 0x63
 800a422:	f103 33ff 	add.w	r3, r3, #4294967295
 800a426:	4631      	mov	r1, r6
 800a428:	dcf1      	bgt.n	800a40e <__exponent+0x1c>
 800a42a:	3130      	adds	r1, #48	@ 0x30
 800a42c:	1e94      	subs	r4, r2, #2
 800a42e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a432:	1c41      	adds	r1, r0, #1
 800a434:	4623      	mov	r3, r4
 800a436:	42ab      	cmp	r3, r5
 800a438:	d30a      	bcc.n	800a450 <__exponent+0x5e>
 800a43a:	f10d 0309 	add.w	r3, sp, #9
 800a43e:	1a9b      	subs	r3, r3, r2
 800a440:	42ac      	cmp	r4, r5
 800a442:	bf88      	it	hi
 800a444:	2300      	movhi	r3, #0
 800a446:	3302      	adds	r3, #2
 800a448:	4403      	add	r3, r0
 800a44a:	1a18      	subs	r0, r3, r0
 800a44c:	b003      	add	sp, #12
 800a44e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a450:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a454:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a458:	e7ed      	b.n	800a436 <__exponent+0x44>
 800a45a:	2330      	movs	r3, #48	@ 0x30
 800a45c:	3130      	adds	r1, #48	@ 0x30
 800a45e:	7083      	strb	r3, [r0, #2]
 800a460:	70c1      	strb	r1, [r0, #3]
 800a462:	1d03      	adds	r3, r0, #4
 800a464:	e7f1      	b.n	800a44a <__exponent+0x58>
	...

0800a468 <_printf_float>:
 800a468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a46c:	b08d      	sub	sp, #52	@ 0x34
 800a46e:	460c      	mov	r4, r1
 800a470:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a474:	4616      	mov	r6, r2
 800a476:	461f      	mov	r7, r3
 800a478:	4605      	mov	r5, r0
 800a47a:	f000 fde3 	bl	800b044 <_localeconv_r>
 800a47e:	6803      	ldr	r3, [r0, #0]
 800a480:	9304      	str	r3, [sp, #16]
 800a482:	4618      	mov	r0, r3
 800a484:	f7f5 ff14 	bl	80002b0 <strlen>
 800a488:	2300      	movs	r3, #0
 800a48a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a48c:	f8d8 3000 	ldr.w	r3, [r8]
 800a490:	9005      	str	r0, [sp, #20]
 800a492:	3307      	adds	r3, #7
 800a494:	f023 0307 	bic.w	r3, r3, #7
 800a498:	f103 0208 	add.w	r2, r3, #8
 800a49c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a4a0:	f8d4 b000 	ldr.w	fp, [r4]
 800a4a4:	f8c8 2000 	str.w	r2, [r8]
 800a4a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a4b0:	9307      	str	r3, [sp, #28]
 800a4b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a4b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a4ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4be:	4b9c      	ldr	r3, [pc, #624]	@ (800a730 <_printf_float+0x2c8>)
 800a4c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4c4:	f7f6 fb52 	bl	8000b6c <__aeabi_dcmpun>
 800a4c8:	bb70      	cbnz	r0, 800a528 <_printf_float+0xc0>
 800a4ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4ce:	4b98      	ldr	r3, [pc, #608]	@ (800a730 <_printf_float+0x2c8>)
 800a4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d4:	f7f6 fb2c 	bl	8000b30 <__aeabi_dcmple>
 800a4d8:	bb30      	cbnz	r0, 800a528 <_printf_float+0xc0>
 800a4da:	2200      	movs	r2, #0
 800a4dc:	2300      	movs	r3, #0
 800a4de:	4640      	mov	r0, r8
 800a4e0:	4649      	mov	r1, r9
 800a4e2:	f7f6 fb1b 	bl	8000b1c <__aeabi_dcmplt>
 800a4e6:	b110      	cbz	r0, 800a4ee <_printf_float+0x86>
 800a4e8:	232d      	movs	r3, #45	@ 0x2d
 800a4ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4ee:	4a91      	ldr	r2, [pc, #580]	@ (800a734 <_printf_float+0x2cc>)
 800a4f0:	4b91      	ldr	r3, [pc, #580]	@ (800a738 <_printf_float+0x2d0>)
 800a4f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4f6:	bf94      	ite	ls
 800a4f8:	4690      	movls	r8, r2
 800a4fa:	4698      	movhi	r8, r3
 800a4fc:	2303      	movs	r3, #3
 800a4fe:	6123      	str	r3, [r4, #16]
 800a500:	f02b 0304 	bic.w	r3, fp, #4
 800a504:	6023      	str	r3, [r4, #0]
 800a506:	f04f 0900 	mov.w	r9, #0
 800a50a:	9700      	str	r7, [sp, #0]
 800a50c:	4633      	mov	r3, r6
 800a50e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a510:	4621      	mov	r1, r4
 800a512:	4628      	mov	r0, r5
 800a514:	f000 f9d2 	bl	800a8bc <_printf_common>
 800a518:	3001      	adds	r0, #1
 800a51a:	f040 808d 	bne.w	800a638 <_printf_float+0x1d0>
 800a51e:	f04f 30ff 	mov.w	r0, #4294967295
 800a522:	b00d      	add	sp, #52	@ 0x34
 800a524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a528:	4642      	mov	r2, r8
 800a52a:	464b      	mov	r3, r9
 800a52c:	4640      	mov	r0, r8
 800a52e:	4649      	mov	r1, r9
 800a530:	f7f6 fb1c 	bl	8000b6c <__aeabi_dcmpun>
 800a534:	b140      	cbz	r0, 800a548 <_printf_float+0xe0>
 800a536:	464b      	mov	r3, r9
 800a538:	2b00      	cmp	r3, #0
 800a53a:	bfbc      	itt	lt
 800a53c:	232d      	movlt	r3, #45	@ 0x2d
 800a53e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a542:	4a7e      	ldr	r2, [pc, #504]	@ (800a73c <_printf_float+0x2d4>)
 800a544:	4b7e      	ldr	r3, [pc, #504]	@ (800a740 <_printf_float+0x2d8>)
 800a546:	e7d4      	b.n	800a4f2 <_printf_float+0x8a>
 800a548:	6863      	ldr	r3, [r4, #4]
 800a54a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a54e:	9206      	str	r2, [sp, #24]
 800a550:	1c5a      	adds	r2, r3, #1
 800a552:	d13b      	bne.n	800a5cc <_printf_float+0x164>
 800a554:	2306      	movs	r3, #6
 800a556:	6063      	str	r3, [r4, #4]
 800a558:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a55c:	2300      	movs	r3, #0
 800a55e:	6022      	str	r2, [r4, #0]
 800a560:	9303      	str	r3, [sp, #12]
 800a562:	ab0a      	add	r3, sp, #40	@ 0x28
 800a564:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a568:	ab09      	add	r3, sp, #36	@ 0x24
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	6861      	ldr	r1, [r4, #4]
 800a56e:	ec49 8b10 	vmov	d0, r8, r9
 800a572:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a576:	4628      	mov	r0, r5
 800a578:	f7ff fed6 	bl	800a328 <__cvt>
 800a57c:	9b06      	ldr	r3, [sp, #24]
 800a57e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a580:	2b47      	cmp	r3, #71	@ 0x47
 800a582:	4680      	mov	r8, r0
 800a584:	d129      	bne.n	800a5da <_printf_float+0x172>
 800a586:	1cc8      	adds	r0, r1, #3
 800a588:	db02      	blt.n	800a590 <_printf_float+0x128>
 800a58a:	6863      	ldr	r3, [r4, #4]
 800a58c:	4299      	cmp	r1, r3
 800a58e:	dd41      	ble.n	800a614 <_printf_float+0x1ac>
 800a590:	f1aa 0a02 	sub.w	sl, sl, #2
 800a594:	fa5f fa8a 	uxtb.w	sl, sl
 800a598:	3901      	subs	r1, #1
 800a59a:	4652      	mov	r2, sl
 800a59c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a5a0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a5a2:	f7ff ff26 	bl	800a3f2 <__exponent>
 800a5a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a5a8:	1813      	adds	r3, r2, r0
 800a5aa:	2a01      	cmp	r2, #1
 800a5ac:	4681      	mov	r9, r0
 800a5ae:	6123      	str	r3, [r4, #16]
 800a5b0:	dc02      	bgt.n	800a5b8 <_printf_float+0x150>
 800a5b2:	6822      	ldr	r2, [r4, #0]
 800a5b4:	07d2      	lsls	r2, r2, #31
 800a5b6:	d501      	bpl.n	800a5bc <_printf_float+0x154>
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	6123      	str	r3, [r4, #16]
 800a5bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d0a2      	beq.n	800a50a <_printf_float+0xa2>
 800a5c4:	232d      	movs	r3, #45	@ 0x2d
 800a5c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5ca:	e79e      	b.n	800a50a <_printf_float+0xa2>
 800a5cc:	9a06      	ldr	r2, [sp, #24]
 800a5ce:	2a47      	cmp	r2, #71	@ 0x47
 800a5d0:	d1c2      	bne.n	800a558 <_printf_float+0xf0>
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d1c0      	bne.n	800a558 <_printf_float+0xf0>
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	e7bd      	b.n	800a556 <_printf_float+0xee>
 800a5da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5de:	d9db      	bls.n	800a598 <_printf_float+0x130>
 800a5e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a5e4:	d118      	bne.n	800a618 <_printf_float+0x1b0>
 800a5e6:	2900      	cmp	r1, #0
 800a5e8:	6863      	ldr	r3, [r4, #4]
 800a5ea:	dd0b      	ble.n	800a604 <_printf_float+0x19c>
 800a5ec:	6121      	str	r1, [r4, #16]
 800a5ee:	b913      	cbnz	r3, 800a5f6 <_printf_float+0x18e>
 800a5f0:	6822      	ldr	r2, [r4, #0]
 800a5f2:	07d0      	lsls	r0, r2, #31
 800a5f4:	d502      	bpl.n	800a5fc <_printf_float+0x194>
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	440b      	add	r3, r1
 800a5fa:	6123      	str	r3, [r4, #16]
 800a5fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a5fe:	f04f 0900 	mov.w	r9, #0
 800a602:	e7db      	b.n	800a5bc <_printf_float+0x154>
 800a604:	b913      	cbnz	r3, 800a60c <_printf_float+0x1a4>
 800a606:	6822      	ldr	r2, [r4, #0]
 800a608:	07d2      	lsls	r2, r2, #31
 800a60a:	d501      	bpl.n	800a610 <_printf_float+0x1a8>
 800a60c:	3302      	adds	r3, #2
 800a60e:	e7f4      	b.n	800a5fa <_printf_float+0x192>
 800a610:	2301      	movs	r3, #1
 800a612:	e7f2      	b.n	800a5fa <_printf_float+0x192>
 800a614:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a618:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a61a:	4299      	cmp	r1, r3
 800a61c:	db05      	blt.n	800a62a <_printf_float+0x1c2>
 800a61e:	6823      	ldr	r3, [r4, #0]
 800a620:	6121      	str	r1, [r4, #16]
 800a622:	07d8      	lsls	r0, r3, #31
 800a624:	d5ea      	bpl.n	800a5fc <_printf_float+0x194>
 800a626:	1c4b      	adds	r3, r1, #1
 800a628:	e7e7      	b.n	800a5fa <_printf_float+0x192>
 800a62a:	2900      	cmp	r1, #0
 800a62c:	bfd4      	ite	le
 800a62e:	f1c1 0202 	rsble	r2, r1, #2
 800a632:	2201      	movgt	r2, #1
 800a634:	4413      	add	r3, r2
 800a636:	e7e0      	b.n	800a5fa <_printf_float+0x192>
 800a638:	6823      	ldr	r3, [r4, #0]
 800a63a:	055a      	lsls	r2, r3, #21
 800a63c:	d407      	bmi.n	800a64e <_printf_float+0x1e6>
 800a63e:	6923      	ldr	r3, [r4, #16]
 800a640:	4642      	mov	r2, r8
 800a642:	4631      	mov	r1, r6
 800a644:	4628      	mov	r0, r5
 800a646:	47b8      	blx	r7
 800a648:	3001      	adds	r0, #1
 800a64a:	d12b      	bne.n	800a6a4 <_printf_float+0x23c>
 800a64c:	e767      	b.n	800a51e <_printf_float+0xb6>
 800a64e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a652:	f240 80dd 	bls.w	800a810 <_printf_float+0x3a8>
 800a656:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a65a:	2200      	movs	r2, #0
 800a65c:	2300      	movs	r3, #0
 800a65e:	f7f6 fa53 	bl	8000b08 <__aeabi_dcmpeq>
 800a662:	2800      	cmp	r0, #0
 800a664:	d033      	beq.n	800a6ce <_printf_float+0x266>
 800a666:	4a37      	ldr	r2, [pc, #220]	@ (800a744 <_printf_float+0x2dc>)
 800a668:	2301      	movs	r3, #1
 800a66a:	4631      	mov	r1, r6
 800a66c:	4628      	mov	r0, r5
 800a66e:	47b8      	blx	r7
 800a670:	3001      	adds	r0, #1
 800a672:	f43f af54 	beq.w	800a51e <_printf_float+0xb6>
 800a676:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a67a:	4543      	cmp	r3, r8
 800a67c:	db02      	blt.n	800a684 <_printf_float+0x21c>
 800a67e:	6823      	ldr	r3, [r4, #0]
 800a680:	07d8      	lsls	r0, r3, #31
 800a682:	d50f      	bpl.n	800a6a4 <_printf_float+0x23c>
 800a684:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a688:	4631      	mov	r1, r6
 800a68a:	4628      	mov	r0, r5
 800a68c:	47b8      	blx	r7
 800a68e:	3001      	adds	r0, #1
 800a690:	f43f af45 	beq.w	800a51e <_printf_float+0xb6>
 800a694:	f04f 0900 	mov.w	r9, #0
 800a698:	f108 38ff 	add.w	r8, r8, #4294967295
 800a69c:	f104 0a1a 	add.w	sl, r4, #26
 800a6a0:	45c8      	cmp	r8, r9
 800a6a2:	dc09      	bgt.n	800a6b8 <_printf_float+0x250>
 800a6a4:	6823      	ldr	r3, [r4, #0]
 800a6a6:	079b      	lsls	r3, r3, #30
 800a6a8:	f100 8103 	bmi.w	800a8b2 <_printf_float+0x44a>
 800a6ac:	68e0      	ldr	r0, [r4, #12]
 800a6ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6b0:	4298      	cmp	r0, r3
 800a6b2:	bfb8      	it	lt
 800a6b4:	4618      	movlt	r0, r3
 800a6b6:	e734      	b.n	800a522 <_printf_float+0xba>
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	4652      	mov	r2, sl
 800a6bc:	4631      	mov	r1, r6
 800a6be:	4628      	mov	r0, r5
 800a6c0:	47b8      	blx	r7
 800a6c2:	3001      	adds	r0, #1
 800a6c4:	f43f af2b 	beq.w	800a51e <_printf_float+0xb6>
 800a6c8:	f109 0901 	add.w	r9, r9, #1
 800a6cc:	e7e8      	b.n	800a6a0 <_printf_float+0x238>
 800a6ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	dc39      	bgt.n	800a748 <_printf_float+0x2e0>
 800a6d4:	4a1b      	ldr	r2, [pc, #108]	@ (800a744 <_printf_float+0x2dc>)
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	4631      	mov	r1, r6
 800a6da:	4628      	mov	r0, r5
 800a6dc:	47b8      	blx	r7
 800a6de:	3001      	adds	r0, #1
 800a6e0:	f43f af1d 	beq.w	800a51e <_printf_float+0xb6>
 800a6e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a6e8:	ea59 0303 	orrs.w	r3, r9, r3
 800a6ec:	d102      	bne.n	800a6f4 <_printf_float+0x28c>
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	07d9      	lsls	r1, r3, #31
 800a6f2:	d5d7      	bpl.n	800a6a4 <_printf_float+0x23c>
 800a6f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6f8:	4631      	mov	r1, r6
 800a6fa:	4628      	mov	r0, r5
 800a6fc:	47b8      	blx	r7
 800a6fe:	3001      	adds	r0, #1
 800a700:	f43f af0d 	beq.w	800a51e <_printf_float+0xb6>
 800a704:	f04f 0a00 	mov.w	sl, #0
 800a708:	f104 0b1a 	add.w	fp, r4, #26
 800a70c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70e:	425b      	negs	r3, r3
 800a710:	4553      	cmp	r3, sl
 800a712:	dc01      	bgt.n	800a718 <_printf_float+0x2b0>
 800a714:	464b      	mov	r3, r9
 800a716:	e793      	b.n	800a640 <_printf_float+0x1d8>
 800a718:	2301      	movs	r3, #1
 800a71a:	465a      	mov	r2, fp
 800a71c:	4631      	mov	r1, r6
 800a71e:	4628      	mov	r0, r5
 800a720:	47b8      	blx	r7
 800a722:	3001      	adds	r0, #1
 800a724:	f43f aefb 	beq.w	800a51e <_printf_float+0xb6>
 800a728:	f10a 0a01 	add.w	sl, sl, #1
 800a72c:	e7ee      	b.n	800a70c <_printf_float+0x2a4>
 800a72e:	bf00      	nop
 800a730:	7fefffff 	.word	0x7fefffff
 800a734:	0800e2dd 	.word	0x0800e2dd
 800a738:	0800e2e1 	.word	0x0800e2e1
 800a73c:	0800e2e5 	.word	0x0800e2e5
 800a740:	0800e2e9 	.word	0x0800e2e9
 800a744:	0800e2ed 	.word	0x0800e2ed
 800a748:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a74a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a74e:	4553      	cmp	r3, sl
 800a750:	bfa8      	it	ge
 800a752:	4653      	movge	r3, sl
 800a754:	2b00      	cmp	r3, #0
 800a756:	4699      	mov	r9, r3
 800a758:	dc36      	bgt.n	800a7c8 <_printf_float+0x360>
 800a75a:	f04f 0b00 	mov.w	fp, #0
 800a75e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a762:	f104 021a 	add.w	r2, r4, #26
 800a766:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a768:	9306      	str	r3, [sp, #24]
 800a76a:	eba3 0309 	sub.w	r3, r3, r9
 800a76e:	455b      	cmp	r3, fp
 800a770:	dc31      	bgt.n	800a7d6 <_printf_float+0x36e>
 800a772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a774:	459a      	cmp	sl, r3
 800a776:	dc3a      	bgt.n	800a7ee <_printf_float+0x386>
 800a778:	6823      	ldr	r3, [r4, #0]
 800a77a:	07da      	lsls	r2, r3, #31
 800a77c:	d437      	bmi.n	800a7ee <_printf_float+0x386>
 800a77e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a780:	ebaa 0903 	sub.w	r9, sl, r3
 800a784:	9b06      	ldr	r3, [sp, #24]
 800a786:	ebaa 0303 	sub.w	r3, sl, r3
 800a78a:	4599      	cmp	r9, r3
 800a78c:	bfa8      	it	ge
 800a78e:	4699      	movge	r9, r3
 800a790:	f1b9 0f00 	cmp.w	r9, #0
 800a794:	dc33      	bgt.n	800a7fe <_printf_float+0x396>
 800a796:	f04f 0800 	mov.w	r8, #0
 800a79a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a79e:	f104 0b1a 	add.w	fp, r4, #26
 800a7a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a4:	ebaa 0303 	sub.w	r3, sl, r3
 800a7a8:	eba3 0309 	sub.w	r3, r3, r9
 800a7ac:	4543      	cmp	r3, r8
 800a7ae:	f77f af79 	ble.w	800a6a4 <_printf_float+0x23c>
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	465a      	mov	r2, fp
 800a7b6:	4631      	mov	r1, r6
 800a7b8:	4628      	mov	r0, r5
 800a7ba:	47b8      	blx	r7
 800a7bc:	3001      	adds	r0, #1
 800a7be:	f43f aeae 	beq.w	800a51e <_printf_float+0xb6>
 800a7c2:	f108 0801 	add.w	r8, r8, #1
 800a7c6:	e7ec      	b.n	800a7a2 <_printf_float+0x33a>
 800a7c8:	4642      	mov	r2, r8
 800a7ca:	4631      	mov	r1, r6
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	47b8      	blx	r7
 800a7d0:	3001      	adds	r0, #1
 800a7d2:	d1c2      	bne.n	800a75a <_printf_float+0x2f2>
 800a7d4:	e6a3      	b.n	800a51e <_printf_float+0xb6>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	4631      	mov	r1, r6
 800a7da:	4628      	mov	r0, r5
 800a7dc:	9206      	str	r2, [sp, #24]
 800a7de:	47b8      	blx	r7
 800a7e0:	3001      	adds	r0, #1
 800a7e2:	f43f ae9c 	beq.w	800a51e <_printf_float+0xb6>
 800a7e6:	9a06      	ldr	r2, [sp, #24]
 800a7e8:	f10b 0b01 	add.w	fp, fp, #1
 800a7ec:	e7bb      	b.n	800a766 <_printf_float+0x2fe>
 800a7ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7f2:	4631      	mov	r1, r6
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	47b8      	blx	r7
 800a7f8:	3001      	adds	r0, #1
 800a7fa:	d1c0      	bne.n	800a77e <_printf_float+0x316>
 800a7fc:	e68f      	b.n	800a51e <_printf_float+0xb6>
 800a7fe:	9a06      	ldr	r2, [sp, #24]
 800a800:	464b      	mov	r3, r9
 800a802:	4442      	add	r2, r8
 800a804:	4631      	mov	r1, r6
 800a806:	4628      	mov	r0, r5
 800a808:	47b8      	blx	r7
 800a80a:	3001      	adds	r0, #1
 800a80c:	d1c3      	bne.n	800a796 <_printf_float+0x32e>
 800a80e:	e686      	b.n	800a51e <_printf_float+0xb6>
 800a810:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a814:	f1ba 0f01 	cmp.w	sl, #1
 800a818:	dc01      	bgt.n	800a81e <_printf_float+0x3b6>
 800a81a:	07db      	lsls	r3, r3, #31
 800a81c:	d536      	bpl.n	800a88c <_printf_float+0x424>
 800a81e:	2301      	movs	r3, #1
 800a820:	4642      	mov	r2, r8
 800a822:	4631      	mov	r1, r6
 800a824:	4628      	mov	r0, r5
 800a826:	47b8      	blx	r7
 800a828:	3001      	adds	r0, #1
 800a82a:	f43f ae78 	beq.w	800a51e <_printf_float+0xb6>
 800a82e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a832:	4631      	mov	r1, r6
 800a834:	4628      	mov	r0, r5
 800a836:	47b8      	blx	r7
 800a838:	3001      	adds	r0, #1
 800a83a:	f43f ae70 	beq.w	800a51e <_printf_float+0xb6>
 800a83e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a842:	2200      	movs	r2, #0
 800a844:	2300      	movs	r3, #0
 800a846:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a84a:	f7f6 f95d 	bl	8000b08 <__aeabi_dcmpeq>
 800a84e:	b9c0      	cbnz	r0, 800a882 <_printf_float+0x41a>
 800a850:	4653      	mov	r3, sl
 800a852:	f108 0201 	add.w	r2, r8, #1
 800a856:	4631      	mov	r1, r6
 800a858:	4628      	mov	r0, r5
 800a85a:	47b8      	blx	r7
 800a85c:	3001      	adds	r0, #1
 800a85e:	d10c      	bne.n	800a87a <_printf_float+0x412>
 800a860:	e65d      	b.n	800a51e <_printf_float+0xb6>
 800a862:	2301      	movs	r3, #1
 800a864:	465a      	mov	r2, fp
 800a866:	4631      	mov	r1, r6
 800a868:	4628      	mov	r0, r5
 800a86a:	47b8      	blx	r7
 800a86c:	3001      	adds	r0, #1
 800a86e:	f43f ae56 	beq.w	800a51e <_printf_float+0xb6>
 800a872:	f108 0801 	add.w	r8, r8, #1
 800a876:	45d0      	cmp	r8, sl
 800a878:	dbf3      	blt.n	800a862 <_printf_float+0x3fa>
 800a87a:	464b      	mov	r3, r9
 800a87c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a880:	e6df      	b.n	800a642 <_printf_float+0x1da>
 800a882:	f04f 0800 	mov.w	r8, #0
 800a886:	f104 0b1a 	add.w	fp, r4, #26
 800a88a:	e7f4      	b.n	800a876 <_printf_float+0x40e>
 800a88c:	2301      	movs	r3, #1
 800a88e:	4642      	mov	r2, r8
 800a890:	e7e1      	b.n	800a856 <_printf_float+0x3ee>
 800a892:	2301      	movs	r3, #1
 800a894:	464a      	mov	r2, r9
 800a896:	4631      	mov	r1, r6
 800a898:	4628      	mov	r0, r5
 800a89a:	47b8      	blx	r7
 800a89c:	3001      	adds	r0, #1
 800a89e:	f43f ae3e 	beq.w	800a51e <_printf_float+0xb6>
 800a8a2:	f108 0801 	add.w	r8, r8, #1
 800a8a6:	68e3      	ldr	r3, [r4, #12]
 800a8a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a8aa:	1a5b      	subs	r3, r3, r1
 800a8ac:	4543      	cmp	r3, r8
 800a8ae:	dcf0      	bgt.n	800a892 <_printf_float+0x42a>
 800a8b0:	e6fc      	b.n	800a6ac <_printf_float+0x244>
 800a8b2:	f04f 0800 	mov.w	r8, #0
 800a8b6:	f104 0919 	add.w	r9, r4, #25
 800a8ba:	e7f4      	b.n	800a8a6 <_printf_float+0x43e>

0800a8bc <_printf_common>:
 800a8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c0:	4616      	mov	r6, r2
 800a8c2:	4698      	mov	r8, r3
 800a8c4:	688a      	ldr	r2, [r1, #8]
 800a8c6:	690b      	ldr	r3, [r1, #16]
 800a8c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	bfb8      	it	lt
 800a8d0:	4613      	movlt	r3, r2
 800a8d2:	6033      	str	r3, [r6, #0]
 800a8d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8d8:	4607      	mov	r7, r0
 800a8da:	460c      	mov	r4, r1
 800a8dc:	b10a      	cbz	r2, 800a8e2 <_printf_common+0x26>
 800a8de:	3301      	adds	r3, #1
 800a8e0:	6033      	str	r3, [r6, #0]
 800a8e2:	6823      	ldr	r3, [r4, #0]
 800a8e4:	0699      	lsls	r1, r3, #26
 800a8e6:	bf42      	ittt	mi
 800a8e8:	6833      	ldrmi	r3, [r6, #0]
 800a8ea:	3302      	addmi	r3, #2
 800a8ec:	6033      	strmi	r3, [r6, #0]
 800a8ee:	6825      	ldr	r5, [r4, #0]
 800a8f0:	f015 0506 	ands.w	r5, r5, #6
 800a8f4:	d106      	bne.n	800a904 <_printf_common+0x48>
 800a8f6:	f104 0a19 	add.w	sl, r4, #25
 800a8fa:	68e3      	ldr	r3, [r4, #12]
 800a8fc:	6832      	ldr	r2, [r6, #0]
 800a8fe:	1a9b      	subs	r3, r3, r2
 800a900:	42ab      	cmp	r3, r5
 800a902:	dc26      	bgt.n	800a952 <_printf_common+0x96>
 800a904:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a908:	6822      	ldr	r2, [r4, #0]
 800a90a:	3b00      	subs	r3, #0
 800a90c:	bf18      	it	ne
 800a90e:	2301      	movne	r3, #1
 800a910:	0692      	lsls	r2, r2, #26
 800a912:	d42b      	bmi.n	800a96c <_printf_common+0xb0>
 800a914:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a918:	4641      	mov	r1, r8
 800a91a:	4638      	mov	r0, r7
 800a91c:	47c8      	blx	r9
 800a91e:	3001      	adds	r0, #1
 800a920:	d01e      	beq.n	800a960 <_printf_common+0xa4>
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	6922      	ldr	r2, [r4, #16]
 800a926:	f003 0306 	and.w	r3, r3, #6
 800a92a:	2b04      	cmp	r3, #4
 800a92c:	bf02      	ittt	eq
 800a92e:	68e5      	ldreq	r5, [r4, #12]
 800a930:	6833      	ldreq	r3, [r6, #0]
 800a932:	1aed      	subeq	r5, r5, r3
 800a934:	68a3      	ldr	r3, [r4, #8]
 800a936:	bf0c      	ite	eq
 800a938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a93c:	2500      	movne	r5, #0
 800a93e:	4293      	cmp	r3, r2
 800a940:	bfc4      	itt	gt
 800a942:	1a9b      	subgt	r3, r3, r2
 800a944:	18ed      	addgt	r5, r5, r3
 800a946:	2600      	movs	r6, #0
 800a948:	341a      	adds	r4, #26
 800a94a:	42b5      	cmp	r5, r6
 800a94c:	d11a      	bne.n	800a984 <_printf_common+0xc8>
 800a94e:	2000      	movs	r0, #0
 800a950:	e008      	b.n	800a964 <_printf_common+0xa8>
 800a952:	2301      	movs	r3, #1
 800a954:	4652      	mov	r2, sl
 800a956:	4641      	mov	r1, r8
 800a958:	4638      	mov	r0, r7
 800a95a:	47c8      	blx	r9
 800a95c:	3001      	adds	r0, #1
 800a95e:	d103      	bne.n	800a968 <_printf_common+0xac>
 800a960:	f04f 30ff 	mov.w	r0, #4294967295
 800a964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a968:	3501      	adds	r5, #1
 800a96a:	e7c6      	b.n	800a8fa <_printf_common+0x3e>
 800a96c:	18e1      	adds	r1, r4, r3
 800a96e:	1c5a      	adds	r2, r3, #1
 800a970:	2030      	movs	r0, #48	@ 0x30
 800a972:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a976:	4422      	add	r2, r4
 800a978:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a97c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a980:	3302      	adds	r3, #2
 800a982:	e7c7      	b.n	800a914 <_printf_common+0x58>
 800a984:	2301      	movs	r3, #1
 800a986:	4622      	mov	r2, r4
 800a988:	4641      	mov	r1, r8
 800a98a:	4638      	mov	r0, r7
 800a98c:	47c8      	blx	r9
 800a98e:	3001      	adds	r0, #1
 800a990:	d0e6      	beq.n	800a960 <_printf_common+0xa4>
 800a992:	3601      	adds	r6, #1
 800a994:	e7d9      	b.n	800a94a <_printf_common+0x8e>
	...

0800a998 <_printf_i>:
 800a998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a99c:	7e0f      	ldrb	r7, [r1, #24]
 800a99e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a9a0:	2f78      	cmp	r7, #120	@ 0x78
 800a9a2:	4691      	mov	r9, r2
 800a9a4:	4680      	mov	r8, r0
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	469a      	mov	sl, r3
 800a9aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a9ae:	d807      	bhi.n	800a9c0 <_printf_i+0x28>
 800a9b0:	2f62      	cmp	r7, #98	@ 0x62
 800a9b2:	d80a      	bhi.n	800a9ca <_printf_i+0x32>
 800a9b4:	2f00      	cmp	r7, #0
 800a9b6:	f000 80d2 	beq.w	800ab5e <_printf_i+0x1c6>
 800a9ba:	2f58      	cmp	r7, #88	@ 0x58
 800a9bc:	f000 80b9 	beq.w	800ab32 <_printf_i+0x19a>
 800a9c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9c8:	e03a      	b.n	800aa40 <_printf_i+0xa8>
 800a9ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9ce:	2b15      	cmp	r3, #21
 800a9d0:	d8f6      	bhi.n	800a9c0 <_printf_i+0x28>
 800a9d2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9d8 <_printf_i+0x40>)
 800a9d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9d8:	0800aa31 	.word	0x0800aa31
 800a9dc:	0800aa45 	.word	0x0800aa45
 800a9e0:	0800a9c1 	.word	0x0800a9c1
 800a9e4:	0800a9c1 	.word	0x0800a9c1
 800a9e8:	0800a9c1 	.word	0x0800a9c1
 800a9ec:	0800a9c1 	.word	0x0800a9c1
 800a9f0:	0800aa45 	.word	0x0800aa45
 800a9f4:	0800a9c1 	.word	0x0800a9c1
 800a9f8:	0800a9c1 	.word	0x0800a9c1
 800a9fc:	0800a9c1 	.word	0x0800a9c1
 800aa00:	0800a9c1 	.word	0x0800a9c1
 800aa04:	0800ab45 	.word	0x0800ab45
 800aa08:	0800aa6f 	.word	0x0800aa6f
 800aa0c:	0800aaff 	.word	0x0800aaff
 800aa10:	0800a9c1 	.word	0x0800a9c1
 800aa14:	0800a9c1 	.word	0x0800a9c1
 800aa18:	0800ab67 	.word	0x0800ab67
 800aa1c:	0800a9c1 	.word	0x0800a9c1
 800aa20:	0800aa6f 	.word	0x0800aa6f
 800aa24:	0800a9c1 	.word	0x0800a9c1
 800aa28:	0800a9c1 	.word	0x0800a9c1
 800aa2c:	0800ab07 	.word	0x0800ab07
 800aa30:	6833      	ldr	r3, [r6, #0]
 800aa32:	1d1a      	adds	r2, r3, #4
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	6032      	str	r2, [r6, #0]
 800aa38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa40:	2301      	movs	r3, #1
 800aa42:	e09d      	b.n	800ab80 <_printf_i+0x1e8>
 800aa44:	6833      	ldr	r3, [r6, #0]
 800aa46:	6820      	ldr	r0, [r4, #0]
 800aa48:	1d19      	adds	r1, r3, #4
 800aa4a:	6031      	str	r1, [r6, #0]
 800aa4c:	0606      	lsls	r6, r0, #24
 800aa4e:	d501      	bpl.n	800aa54 <_printf_i+0xbc>
 800aa50:	681d      	ldr	r5, [r3, #0]
 800aa52:	e003      	b.n	800aa5c <_printf_i+0xc4>
 800aa54:	0645      	lsls	r5, r0, #25
 800aa56:	d5fb      	bpl.n	800aa50 <_printf_i+0xb8>
 800aa58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa5c:	2d00      	cmp	r5, #0
 800aa5e:	da03      	bge.n	800aa68 <_printf_i+0xd0>
 800aa60:	232d      	movs	r3, #45	@ 0x2d
 800aa62:	426d      	negs	r5, r5
 800aa64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa68:	4859      	ldr	r0, [pc, #356]	@ (800abd0 <_printf_i+0x238>)
 800aa6a:	230a      	movs	r3, #10
 800aa6c:	e011      	b.n	800aa92 <_printf_i+0xfa>
 800aa6e:	6821      	ldr	r1, [r4, #0]
 800aa70:	6833      	ldr	r3, [r6, #0]
 800aa72:	0608      	lsls	r0, r1, #24
 800aa74:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa78:	d402      	bmi.n	800aa80 <_printf_i+0xe8>
 800aa7a:	0649      	lsls	r1, r1, #25
 800aa7c:	bf48      	it	mi
 800aa7e:	b2ad      	uxthmi	r5, r5
 800aa80:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa82:	4853      	ldr	r0, [pc, #332]	@ (800abd0 <_printf_i+0x238>)
 800aa84:	6033      	str	r3, [r6, #0]
 800aa86:	bf14      	ite	ne
 800aa88:	230a      	movne	r3, #10
 800aa8a:	2308      	moveq	r3, #8
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa92:	6866      	ldr	r6, [r4, #4]
 800aa94:	60a6      	str	r6, [r4, #8]
 800aa96:	2e00      	cmp	r6, #0
 800aa98:	bfa2      	ittt	ge
 800aa9a:	6821      	ldrge	r1, [r4, #0]
 800aa9c:	f021 0104 	bicge.w	r1, r1, #4
 800aaa0:	6021      	strge	r1, [r4, #0]
 800aaa2:	b90d      	cbnz	r5, 800aaa8 <_printf_i+0x110>
 800aaa4:	2e00      	cmp	r6, #0
 800aaa6:	d04b      	beq.n	800ab40 <_printf_i+0x1a8>
 800aaa8:	4616      	mov	r6, r2
 800aaaa:	fbb5 f1f3 	udiv	r1, r5, r3
 800aaae:	fb03 5711 	mls	r7, r3, r1, r5
 800aab2:	5dc7      	ldrb	r7, [r0, r7]
 800aab4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aab8:	462f      	mov	r7, r5
 800aaba:	42bb      	cmp	r3, r7
 800aabc:	460d      	mov	r5, r1
 800aabe:	d9f4      	bls.n	800aaaa <_printf_i+0x112>
 800aac0:	2b08      	cmp	r3, #8
 800aac2:	d10b      	bne.n	800aadc <_printf_i+0x144>
 800aac4:	6823      	ldr	r3, [r4, #0]
 800aac6:	07df      	lsls	r7, r3, #31
 800aac8:	d508      	bpl.n	800aadc <_printf_i+0x144>
 800aaca:	6923      	ldr	r3, [r4, #16]
 800aacc:	6861      	ldr	r1, [r4, #4]
 800aace:	4299      	cmp	r1, r3
 800aad0:	bfde      	ittt	le
 800aad2:	2330      	movle	r3, #48	@ 0x30
 800aad4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aad8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aadc:	1b92      	subs	r2, r2, r6
 800aade:	6122      	str	r2, [r4, #16]
 800aae0:	f8cd a000 	str.w	sl, [sp]
 800aae4:	464b      	mov	r3, r9
 800aae6:	aa03      	add	r2, sp, #12
 800aae8:	4621      	mov	r1, r4
 800aaea:	4640      	mov	r0, r8
 800aaec:	f7ff fee6 	bl	800a8bc <_printf_common>
 800aaf0:	3001      	adds	r0, #1
 800aaf2:	d14a      	bne.n	800ab8a <_printf_i+0x1f2>
 800aaf4:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf8:	b004      	add	sp, #16
 800aafa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aafe:	6823      	ldr	r3, [r4, #0]
 800ab00:	f043 0320 	orr.w	r3, r3, #32
 800ab04:	6023      	str	r3, [r4, #0]
 800ab06:	4833      	ldr	r0, [pc, #204]	@ (800abd4 <_printf_i+0x23c>)
 800ab08:	2778      	movs	r7, #120	@ 0x78
 800ab0a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ab0e:	6823      	ldr	r3, [r4, #0]
 800ab10:	6831      	ldr	r1, [r6, #0]
 800ab12:	061f      	lsls	r7, r3, #24
 800ab14:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab18:	d402      	bmi.n	800ab20 <_printf_i+0x188>
 800ab1a:	065f      	lsls	r7, r3, #25
 800ab1c:	bf48      	it	mi
 800ab1e:	b2ad      	uxthmi	r5, r5
 800ab20:	6031      	str	r1, [r6, #0]
 800ab22:	07d9      	lsls	r1, r3, #31
 800ab24:	bf44      	itt	mi
 800ab26:	f043 0320 	orrmi.w	r3, r3, #32
 800ab2a:	6023      	strmi	r3, [r4, #0]
 800ab2c:	b11d      	cbz	r5, 800ab36 <_printf_i+0x19e>
 800ab2e:	2310      	movs	r3, #16
 800ab30:	e7ac      	b.n	800aa8c <_printf_i+0xf4>
 800ab32:	4827      	ldr	r0, [pc, #156]	@ (800abd0 <_printf_i+0x238>)
 800ab34:	e7e9      	b.n	800ab0a <_printf_i+0x172>
 800ab36:	6823      	ldr	r3, [r4, #0]
 800ab38:	f023 0320 	bic.w	r3, r3, #32
 800ab3c:	6023      	str	r3, [r4, #0]
 800ab3e:	e7f6      	b.n	800ab2e <_printf_i+0x196>
 800ab40:	4616      	mov	r6, r2
 800ab42:	e7bd      	b.n	800aac0 <_printf_i+0x128>
 800ab44:	6833      	ldr	r3, [r6, #0]
 800ab46:	6825      	ldr	r5, [r4, #0]
 800ab48:	6961      	ldr	r1, [r4, #20]
 800ab4a:	1d18      	adds	r0, r3, #4
 800ab4c:	6030      	str	r0, [r6, #0]
 800ab4e:	062e      	lsls	r6, r5, #24
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	d501      	bpl.n	800ab58 <_printf_i+0x1c0>
 800ab54:	6019      	str	r1, [r3, #0]
 800ab56:	e002      	b.n	800ab5e <_printf_i+0x1c6>
 800ab58:	0668      	lsls	r0, r5, #25
 800ab5a:	d5fb      	bpl.n	800ab54 <_printf_i+0x1bc>
 800ab5c:	8019      	strh	r1, [r3, #0]
 800ab5e:	2300      	movs	r3, #0
 800ab60:	6123      	str	r3, [r4, #16]
 800ab62:	4616      	mov	r6, r2
 800ab64:	e7bc      	b.n	800aae0 <_printf_i+0x148>
 800ab66:	6833      	ldr	r3, [r6, #0]
 800ab68:	1d1a      	adds	r2, r3, #4
 800ab6a:	6032      	str	r2, [r6, #0]
 800ab6c:	681e      	ldr	r6, [r3, #0]
 800ab6e:	6862      	ldr	r2, [r4, #4]
 800ab70:	2100      	movs	r1, #0
 800ab72:	4630      	mov	r0, r6
 800ab74:	f7f5 fb4c 	bl	8000210 <memchr>
 800ab78:	b108      	cbz	r0, 800ab7e <_printf_i+0x1e6>
 800ab7a:	1b80      	subs	r0, r0, r6
 800ab7c:	6060      	str	r0, [r4, #4]
 800ab7e:	6863      	ldr	r3, [r4, #4]
 800ab80:	6123      	str	r3, [r4, #16]
 800ab82:	2300      	movs	r3, #0
 800ab84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab88:	e7aa      	b.n	800aae0 <_printf_i+0x148>
 800ab8a:	6923      	ldr	r3, [r4, #16]
 800ab8c:	4632      	mov	r2, r6
 800ab8e:	4649      	mov	r1, r9
 800ab90:	4640      	mov	r0, r8
 800ab92:	47d0      	blx	sl
 800ab94:	3001      	adds	r0, #1
 800ab96:	d0ad      	beq.n	800aaf4 <_printf_i+0x15c>
 800ab98:	6823      	ldr	r3, [r4, #0]
 800ab9a:	079b      	lsls	r3, r3, #30
 800ab9c:	d413      	bmi.n	800abc6 <_printf_i+0x22e>
 800ab9e:	68e0      	ldr	r0, [r4, #12]
 800aba0:	9b03      	ldr	r3, [sp, #12]
 800aba2:	4298      	cmp	r0, r3
 800aba4:	bfb8      	it	lt
 800aba6:	4618      	movlt	r0, r3
 800aba8:	e7a6      	b.n	800aaf8 <_printf_i+0x160>
 800abaa:	2301      	movs	r3, #1
 800abac:	4632      	mov	r2, r6
 800abae:	4649      	mov	r1, r9
 800abb0:	4640      	mov	r0, r8
 800abb2:	47d0      	blx	sl
 800abb4:	3001      	adds	r0, #1
 800abb6:	d09d      	beq.n	800aaf4 <_printf_i+0x15c>
 800abb8:	3501      	adds	r5, #1
 800abba:	68e3      	ldr	r3, [r4, #12]
 800abbc:	9903      	ldr	r1, [sp, #12]
 800abbe:	1a5b      	subs	r3, r3, r1
 800abc0:	42ab      	cmp	r3, r5
 800abc2:	dcf2      	bgt.n	800abaa <_printf_i+0x212>
 800abc4:	e7eb      	b.n	800ab9e <_printf_i+0x206>
 800abc6:	2500      	movs	r5, #0
 800abc8:	f104 0619 	add.w	r6, r4, #25
 800abcc:	e7f5      	b.n	800abba <_printf_i+0x222>
 800abce:	bf00      	nop
 800abd0:	0800e2ef 	.word	0x0800e2ef
 800abd4:	0800e300 	.word	0x0800e300

0800abd8 <std>:
 800abd8:	2300      	movs	r3, #0
 800abda:	b510      	push	{r4, lr}
 800abdc:	4604      	mov	r4, r0
 800abde:	e9c0 3300 	strd	r3, r3, [r0]
 800abe2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abe6:	6083      	str	r3, [r0, #8]
 800abe8:	8181      	strh	r1, [r0, #12]
 800abea:	6643      	str	r3, [r0, #100]	@ 0x64
 800abec:	81c2      	strh	r2, [r0, #14]
 800abee:	6183      	str	r3, [r0, #24]
 800abf0:	4619      	mov	r1, r3
 800abf2:	2208      	movs	r2, #8
 800abf4:	305c      	adds	r0, #92	@ 0x5c
 800abf6:	f000 f9f9 	bl	800afec <memset>
 800abfa:	4b0d      	ldr	r3, [pc, #52]	@ (800ac30 <std+0x58>)
 800abfc:	6263      	str	r3, [r4, #36]	@ 0x24
 800abfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ac34 <std+0x5c>)
 800ac00:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac02:	4b0d      	ldr	r3, [pc, #52]	@ (800ac38 <std+0x60>)
 800ac04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac06:	4b0d      	ldr	r3, [pc, #52]	@ (800ac3c <std+0x64>)
 800ac08:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac40 <std+0x68>)
 800ac0c:	6224      	str	r4, [r4, #32]
 800ac0e:	429c      	cmp	r4, r3
 800ac10:	d006      	beq.n	800ac20 <std+0x48>
 800ac12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac16:	4294      	cmp	r4, r2
 800ac18:	d002      	beq.n	800ac20 <std+0x48>
 800ac1a:	33d0      	adds	r3, #208	@ 0xd0
 800ac1c:	429c      	cmp	r4, r3
 800ac1e:	d105      	bne.n	800ac2c <std+0x54>
 800ac20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac28:	f000 ba80 	b.w	800b12c <__retarget_lock_init_recursive>
 800ac2c:	bd10      	pop	{r4, pc}
 800ac2e:	bf00      	nop
 800ac30:	0800ae3d 	.word	0x0800ae3d
 800ac34:	0800ae5f 	.word	0x0800ae5f
 800ac38:	0800ae97 	.word	0x0800ae97
 800ac3c:	0800aebb 	.word	0x0800aebb
 800ac40:	20004f74 	.word	0x20004f74

0800ac44 <stdio_exit_handler>:
 800ac44:	4a02      	ldr	r2, [pc, #8]	@ (800ac50 <stdio_exit_handler+0xc>)
 800ac46:	4903      	ldr	r1, [pc, #12]	@ (800ac54 <stdio_exit_handler+0x10>)
 800ac48:	4803      	ldr	r0, [pc, #12]	@ (800ac58 <stdio_exit_handler+0x14>)
 800ac4a:	f000 b869 	b.w	800ad20 <_fwalk_sglue>
 800ac4e:	bf00      	nop
 800ac50:	20000010 	.word	0x20000010
 800ac54:	0800ca79 	.word	0x0800ca79
 800ac58:	20000020 	.word	0x20000020

0800ac5c <cleanup_stdio>:
 800ac5c:	6841      	ldr	r1, [r0, #4]
 800ac5e:	4b0c      	ldr	r3, [pc, #48]	@ (800ac90 <cleanup_stdio+0x34>)
 800ac60:	4299      	cmp	r1, r3
 800ac62:	b510      	push	{r4, lr}
 800ac64:	4604      	mov	r4, r0
 800ac66:	d001      	beq.n	800ac6c <cleanup_stdio+0x10>
 800ac68:	f001 ff06 	bl	800ca78 <_fflush_r>
 800ac6c:	68a1      	ldr	r1, [r4, #8]
 800ac6e:	4b09      	ldr	r3, [pc, #36]	@ (800ac94 <cleanup_stdio+0x38>)
 800ac70:	4299      	cmp	r1, r3
 800ac72:	d002      	beq.n	800ac7a <cleanup_stdio+0x1e>
 800ac74:	4620      	mov	r0, r4
 800ac76:	f001 feff 	bl	800ca78 <_fflush_r>
 800ac7a:	68e1      	ldr	r1, [r4, #12]
 800ac7c:	4b06      	ldr	r3, [pc, #24]	@ (800ac98 <cleanup_stdio+0x3c>)
 800ac7e:	4299      	cmp	r1, r3
 800ac80:	d004      	beq.n	800ac8c <cleanup_stdio+0x30>
 800ac82:	4620      	mov	r0, r4
 800ac84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac88:	f001 bef6 	b.w	800ca78 <_fflush_r>
 800ac8c:	bd10      	pop	{r4, pc}
 800ac8e:	bf00      	nop
 800ac90:	20004f74 	.word	0x20004f74
 800ac94:	20004fdc 	.word	0x20004fdc
 800ac98:	20005044 	.word	0x20005044

0800ac9c <global_stdio_init.part.0>:
 800ac9c:	b510      	push	{r4, lr}
 800ac9e:	4b0b      	ldr	r3, [pc, #44]	@ (800accc <global_stdio_init.part.0+0x30>)
 800aca0:	4c0b      	ldr	r4, [pc, #44]	@ (800acd0 <global_stdio_init.part.0+0x34>)
 800aca2:	4a0c      	ldr	r2, [pc, #48]	@ (800acd4 <global_stdio_init.part.0+0x38>)
 800aca4:	601a      	str	r2, [r3, #0]
 800aca6:	4620      	mov	r0, r4
 800aca8:	2200      	movs	r2, #0
 800acaa:	2104      	movs	r1, #4
 800acac:	f7ff ff94 	bl	800abd8 <std>
 800acb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800acb4:	2201      	movs	r2, #1
 800acb6:	2109      	movs	r1, #9
 800acb8:	f7ff ff8e 	bl	800abd8 <std>
 800acbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800acc0:	2202      	movs	r2, #2
 800acc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acc6:	2112      	movs	r1, #18
 800acc8:	f7ff bf86 	b.w	800abd8 <std>
 800accc:	200050ac 	.word	0x200050ac
 800acd0:	20004f74 	.word	0x20004f74
 800acd4:	0800ac45 	.word	0x0800ac45

0800acd8 <__sfp_lock_acquire>:
 800acd8:	4801      	ldr	r0, [pc, #4]	@ (800ace0 <__sfp_lock_acquire+0x8>)
 800acda:	f000 ba28 	b.w	800b12e <__retarget_lock_acquire_recursive>
 800acde:	bf00      	nop
 800ace0:	200050b5 	.word	0x200050b5

0800ace4 <__sfp_lock_release>:
 800ace4:	4801      	ldr	r0, [pc, #4]	@ (800acec <__sfp_lock_release+0x8>)
 800ace6:	f000 ba23 	b.w	800b130 <__retarget_lock_release_recursive>
 800acea:	bf00      	nop
 800acec:	200050b5 	.word	0x200050b5

0800acf0 <__sinit>:
 800acf0:	b510      	push	{r4, lr}
 800acf2:	4604      	mov	r4, r0
 800acf4:	f7ff fff0 	bl	800acd8 <__sfp_lock_acquire>
 800acf8:	6a23      	ldr	r3, [r4, #32]
 800acfa:	b11b      	cbz	r3, 800ad04 <__sinit+0x14>
 800acfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad00:	f7ff bff0 	b.w	800ace4 <__sfp_lock_release>
 800ad04:	4b04      	ldr	r3, [pc, #16]	@ (800ad18 <__sinit+0x28>)
 800ad06:	6223      	str	r3, [r4, #32]
 800ad08:	4b04      	ldr	r3, [pc, #16]	@ (800ad1c <__sinit+0x2c>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d1f5      	bne.n	800acfc <__sinit+0xc>
 800ad10:	f7ff ffc4 	bl	800ac9c <global_stdio_init.part.0>
 800ad14:	e7f2      	b.n	800acfc <__sinit+0xc>
 800ad16:	bf00      	nop
 800ad18:	0800ac5d 	.word	0x0800ac5d
 800ad1c:	200050ac 	.word	0x200050ac

0800ad20 <_fwalk_sglue>:
 800ad20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad24:	4607      	mov	r7, r0
 800ad26:	4688      	mov	r8, r1
 800ad28:	4614      	mov	r4, r2
 800ad2a:	2600      	movs	r6, #0
 800ad2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad30:	f1b9 0901 	subs.w	r9, r9, #1
 800ad34:	d505      	bpl.n	800ad42 <_fwalk_sglue+0x22>
 800ad36:	6824      	ldr	r4, [r4, #0]
 800ad38:	2c00      	cmp	r4, #0
 800ad3a:	d1f7      	bne.n	800ad2c <_fwalk_sglue+0xc>
 800ad3c:	4630      	mov	r0, r6
 800ad3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad42:	89ab      	ldrh	r3, [r5, #12]
 800ad44:	2b01      	cmp	r3, #1
 800ad46:	d907      	bls.n	800ad58 <_fwalk_sglue+0x38>
 800ad48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad4c:	3301      	adds	r3, #1
 800ad4e:	d003      	beq.n	800ad58 <_fwalk_sglue+0x38>
 800ad50:	4629      	mov	r1, r5
 800ad52:	4638      	mov	r0, r7
 800ad54:	47c0      	blx	r8
 800ad56:	4306      	orrs	r6, r0
 800ad58:	3568      	adds	r5, #104	@ 0x68
 800ad5a:	e7e9      	b.n	800ad30 <_fwalk_sglue+0x10>

0800ad5c <iprintf>:
 800ad5c:	b40f      	push	{r0, r1, r2, r3}
 800ad5e:	b507      	push	{r0, r1, r2, lr}
 800ad60:	4906      	ldr	r1, [pc, #24]	@ (800ad7c <iprintf+0x20>)
 800ad62:	ab04      	add	r3, sp, #16
 800ad64:	6808      	ldr	r0, [r1, #0]
 800ad66:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad6a:	6881      	ldr	r1, [r0, #8]
 800ad6c:	9301      	str	r3, [sp, #4]
 800ad6e:	f001 fce7 	bl	800c740 <_vfiprintf_r>
 800ad72:	b003      	add	sp, #12
 800ad74:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad78:	b004      	add	sp, #16
 800ad7a:	4770      	bx	lr
 800ad7c:	2000001c 	.word	0x2000001c

0800ad80 <_puts_r>:
 800ad80:	6a03      	ldr	r3, [r0, #32]
 800ad82:	b570      	push	{r4, r5, r6, lr}
 800ad84:	6884      	ldr	r4, [r0, #8]
 800ad86:	4605      	mov	r5, r0
 800ad88:	460e      	mov	r6, r1
 800ad8a:	b90b      	cbnz	r3, 800ad90 <_puts_r+0x10>
 800ad8c:	f7ff ffb0 	bl	800acf0 <__sinit>
 800ad90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad92:	07db      	lsls	r3, r3, #31
 800ad94:	d405      	bmi.n	800ada2 <_puts_r+0x22>
 800ad96:	89a3      	ldrh	r3, [r4, #12]
 800ad98:	0598      	lsls	r0, r3, #22
 800ad9a:	d402      	bmi.n	800ada2 <_puts_r+0x22>
 800ad9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad9e:	f000 f9c6 	bl	800b12e <__retarget_lock_acquire_recursive>
 800ada2:	89a3      	ldrh	r3, [r4, #12]
 800ada4:	0719      	lsls	r1, r3, #28
 800ada6:	d502      	bpl.n	800adae <_puts_r+0x2e>
 800ada8:	6923      	ldr	r3, [r4, #16]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d135      	bne.n	800ae1a <_puts_r+0x9a>
 800adae:	4621      	mov	r1, r4
 800adb0:	4628      	mov	r0, r5
 800adb2:	f000 f8c5 	bl	800af40 <__swsetup_r>
 800adb6:	b380      	cbz	r0, 800ae1a <_puts_r+0x9a>
 800adb8:	f04f 35ff 	mov.w	r5, #4294967295
 800adbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800adbe:	07da      	lsls	r2, r3, #31
 800adc0:	d405      	bmi.n	800adce <_puts_r+0x4e>
 800adc2:	89a3      	ldrh	r3, [r4, #12]
 800adc4:	059b      	lsls	r3, r3, #22
 800adc6:	d402      	bmi.n	800adce <_puts_r+0x4e>
 800adc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800adca:	f000 f9b1 	bl	800b130 <__retarget_lock_release_recursive>
 800adce:	4628      	mov	r0, r5
 800add0:	bd70      	pop	{r4, r5, r6, pc}
 800add2:	2b00      	cmp	r3, #0
 800add4:	da04      	bge.n	800ade0 <_puts_r+0x60>
 800add6:	69a2      	ldr	r2, [r4, #24]
 800add8:	429a      	cmp	r2, r3
 800adda:	dc17      	bgt.n	800ae0c <_puts_r+0x8c>
 800addc:	290a      	cmp	r1, #10
 800adde:	d015      	beq.n	800ae0c <_puts_r+0x8c>
 800ade0:	6823      	ldr	r3, [r4, #0]
 800ade2:	1c5a      	adds	r2, r3, #1
 800ade4:	6022      	str	r2, [r4, #0]
 800ade6:	7019      	strb	r1, [r3, #0]
 800ade8:	68a3      	ldr	r3, [r4, #8]
 800adea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800adee:	3b01      	subs	r3, #1
 800adf0:	60a3      	str	r3, [r4, #8]
 800adf2:	2900      	cmp	r1, #0
 800adf4:	d1ed      	bne.n	800add2 <_puts_r+0x52>
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	da11      	bge.n	800ae1e <_puts_r+0x9e>
 800adfa:	4622      	mov	r2, r4
 800adfc:	210a      	movs	r1, #10
 800adfe:	4628      	mov	r0, r5
 800ae00:	f000 f85f 	bl	800aec2 <__swbuf_r>
 800ae04:	3001      	adds	r0, #1
 800ae06:	d0d7      	beq.n	800adb8 <_puts_r+0x38>
 800ae08:	250a      	movs	r5, #10
 800ae0a:	e7d7      	b.n	800adbc <_puts_r+0x3c>
 800ae0c:	4622      	mov	r2, r4
 800ae0e:	4628      	mov	r0, r5
 800ae10:	f000 f857 	bl	800aec2 <__swbuf_r>
 800ae14:	3001      	adds	r0, #1
 800ae16:	d1e7      	bne.n	800ade8 <_puts_r+0x68>
 800ae18:	e7ce      	b.n	800adb8 <_puts_r+0x38>
 800ae1a:	3e01      	subs	r6, #1
 800ae1c:	e7e4      	b.n	800ade8 <_puts_r+0x68>
 800ae1e:	6823      	ldr	r3, [r4, #0]
 800ae20:	1c5a      	adds	r2, r3, #1
 800ae22:	6022      	str	r2, [r4, #0]
 800ae24:	220a      	movs	r2, #10
 800ae26:	701a      	strb	r2, [r3, #0]
 800ae28:	e7ee      	b.n	800ae08 <_puts_r+0x88>
	...

0800ae2c <puts>:
 800ae2c:	4b02      	ldr	r3, [pc, #8]	@ (800ae38 <puts+0xc>)
 800ae2e:	4601      	mov	r1, r0
 800ae30:	6818      	ldr	r0, [r3, #0]
 800ae32:	f7ff bfa5 	b.w	800ad80 <_puts_r>
 800ae36:	bf00      	nop
 800ae38:	2000001c 	.word	0x2000001c

0800ae3c <__sread>:
 800ae3c:	b510      	push	{r4, lr}
 800ae3e:	460c      	mov	r4, r1
 800ae40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae44:	f000 f924 	bl	800b090 <_read_r>
 800ae48:	2800      	cmp	r0, #0
 800ae4a:	bfab      	itete	ge
 800ae4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ae4e:	89a3      	ldrhlt	r3, [r4, #12]
 800ae50:	181b      	addge	r3, r3, r0
 800ae52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ae56:	bfac      	ite	ge
 800ae58:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ae5a:	81a3      	strhlt	r3, [r4, #12]
 800ae5c:	bd10      	pop	{r4, pc}

0800ae5e <__swrite>:
 800ae5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae62:	461f      	mov	r7, r3
 800ae64:	898b      	ldrh	r3, [r1, #12]
 800ae66:	05db      	lsls	r3, r3, #23
 800ae68:	4605      	mov	r5, r0
 800ae6a:	460c      	mov	r4, r1
 800ae6c:	4616      	mov	r6, r2
 800ae6e:	d505      	bpl.n	800ae7c <__swrite+0x1e>
 800ae70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae74:	2302      	movs	r3, #2
 800ae76:	2200      	movs	r2, #0
 800ae78:	f000 f8f8 	bl	800b06c <_lseek_r>
 800ae7c:	89a3      	ldrh	r3, [r4, #12]
 800ae7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ae86:	81a3      	strh	r3, [r4, #12]
 800ae88:	4632      	mov	r2, r6
 800ae8a:	463b      	mov	r3, r7
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae92:	f000 b90f 	b.w	800b0b4 <_write_r>

0800ae96 <__sseek>:
 800ae96:	b510      	push	{r4, lr}
 800ae98:	460c      	mov	r4, r1
 800ae9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae9e:	f000 f8e5 	bl	800b06c <_lseek_r>
 800aea2:	1c43      	adds	r3, r0, #1
 800aea4:	89a3      	ldrh	r3, [r4, #12]
 800aea6:	bf15      	itete	ne
 800aea8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aeaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aeae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aeb2:	81a3      	strheq	r3, [r4, #12]
 800aeb4:	bf18      	it	ne
 800aeb6:	81a3      	strhne	r3, [r4, #12]
 800aeb8:	bd10      	pop	{r4, pc}

0800aeba <__sclose>:
 800aeba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aebe:	f000 b8c5 	b.w	800b04c <_close_r>

0800aec2 <__swbuf_r>:
 800aec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec4:	460e      	mov	r6, r1
 800aec6:	4614      	mov	r4, r2
 800aec8:	4605      	mov	r5, r0
 800aeca:	b118      	cbz	r0, 800aed4 <__swbuf_r+0x12>
 800aecc:	6a03      	ldr	r3, [r0, #32]
 800aece:	b90b      	cbnz	r3, 800aed4 <__swbuf_r+0x12>
 800aed0:	f7ff ff0e 	bl	800acf0 <__sinit>
 800aed4:	69a3      	ldr	r3, [r4, #24]
 800aed6:	60a3      	str	r3, [r4, #8]
 800aed8:	89a3      	ldrh	r3, [r4, #12]
 800aeda:	071a      	lsls	r2, r3, #28
 800aedc:	d501      	bpl.n	800aee2 <__swbuf_r+0x20>
 800aede:	6923      	ldr	r3, [r4, #16]
 800aee0:	b943      	cbnz	r3, 800aef4 <__swbuf_r+0x32>
 800aee2:	4621      	mov	r1, r4
 800aee4:	4628      	mov	r0, r5
 800aee6:	f000 f82b 	bl	800af40 <__swsetup_r>
 800aeea:	b118      	cbz	r0, 800aef4 <__swbuf_r+0x32>
 800aeec:	f04f 37ff 	mov.w	r7, #4294967295
 800aef0:	4638      	mov	r0, r7
 800aef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aef4:	6823      	ldr	r3, [r4, #0]
 800aef6:	6922      	ldr	r2, [r4, #16]
 800aef8:	1a98      	subs	r0, r3, r2
 800aefa:	6963      	ldr	r3, [r4, #20]
 800aefc:	b2f6      	uxtb	r6, r6
 800aefe:	4283      	cmp	r3, r0
 800af00:	4637      	mov	r7, r6
 800af02:	dc05      	bgt.n	800af10 <__swbuf_r+0x4e>
 800af04:	4621      	mov	r1, r4
 800af06:	4628      	mov	r0, r5
 800af08:	f001 fdb6 	bl	800ca78 <_fflush_r>
 800af0c:	2800      	cmp	r0, #0
 800af0e:	d1ed      	bne.n	800aeec <__swbuf_r+0x2a>
 800af10:	68a3      	ldr	r3, [r4, #8]
 800af12:	3b01      	subs	r3, #1
 800af14:	60a3      	str	r3, [r4, #8]
 800af16:	6823      	ldr	r3, [r4, #0]
 800af18:	1c5a      	adds	r2, r3, #1
 800af1a:	6022      	str	r2, [r4, #0]
 800af1c:	701e      	strb	r6, [r3, #0]
 800af1e:	6962      	ldr	r2, [r4, #20]
 800af20:	1c43      	adds	r3, r0, #1
 800af22:	429a      	cmp	r2, r3
 800af24:	d004      	beq.n	800af30 <__swbuf_r+0x6e>
 800af26:	89a3      	ldrh	r3, [r4, #12]
 800af28:	07db      	lsls	r3, r3, #31
 800af2a:	d5e1      	bpl.n	800aef0 <__swbuf_r+0x2e>
 800af2c:	2e0a      	cmp	r6, #10
 800af2e:	d1df      	bne.n	800aef0 <__swbuf_r+0x2e>
 800af30:	4621      	mov	r1, r4
 800af32:	4628      	mov	r0, r5
 800af34:	f001 fda0 	bl	800ca78 <_fflush_r>
 800af38:	2800      	cmp	r0, #0
 800af3a:	d0d9      	beq.n	800aef0 <__swbuf_r+0x2e>
 800af3c:	e7d6      	b.n	800aeec <__swbuf_r+0x2a>
	...

0800af40 <__swsetup_r>:
 800af40:	b538      	push	{r3, r4, r5, lr}
 800af42:	4b29      	ldr	r3, [pc, #164]	@ (800afe8 <__swsetup_r+0xa8>)
 800af44:	4605      	mov	r5, r0
 800af46:	6818      	ldr	r0, [r3, #0]
 800af48:	460c      	mov	r4, r1
 800af4a:	b118      	cbz	r0, 800af54 <__swsetup_r+0x14>
 800af4c:	6a03      	ldr	r3, [r0, #32]
 800af4e:	b90b      	cbnz	r3, 800af54 <__swsetup_r+0x14>
 800af50:	f7ff fece 	bl	800acf0 <__sinit>
 800af54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af58:	0719      	lsls	r1, r3, #28
 800af5a:	d422      	bmi.n	800afa2 <__swsetup_r+0x62>
 800af5c:	06da      	lsls	r2, r3, #27
 800af5e:	d407      	bmi.n	800af70 <__swsetup_r+0x30>
 800af60:	2209      	movs	r2, #9
 800af62:	602a      	str	r2, [r5, #0]
 800af64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af68:	81a3      	strh	r3, [r4, #12]
 800af6a:	f04f 30ff 	mov.w	r0, #4294967295
 800af6e:	e033      	b.n	800afd8 <__swsetup_r+0x98>
 800af70:	0758      	lsls	r0, r3, #29
 800af72:	d512      	bpl.n	800af9a <__swsetup_r+0x5a>
 800af74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af76:	b141      	cbz	r1, 800af8a <__swsetup_r+0x4a>
 800af78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af7c:	4299      	cmp	r1, r3
 800af7e:	d002      	beq.n	800af86 <__swsetup_r+0x46>
 800af80:	4628      	mov	r0, r5
 800af82:	f000 ff31 	bl	800bde8 <_free_r>
 800af86:	2300      	movs	r3, #0
 800af88:	6363      	str	r3, [r4, #52]	@ 0x34
 800af8a:	89a3      	ldrh	r3, [r4, #12]
 800af8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af90:	81a3      	strh	r3, [r4, #12]
 800af92:	2300      	movs	r3, #0
 800af94:	6063      	str	r3, [r4, #4]
 800af96:	6923      	ldr	r3, [r4, #16]
 800af98:	6023      	str	r3, [r4, #0]
 800af9a:	89a3      	ldrh	r3, [r4, #12]
 800af9c:	f043 0308 	orr.w	r3, r3, #8
 800afa0:	81a3      	strh	r3, [r4, #12]
 800afa2:	6923      	ldr	r3, [r4, #16]
 800afa4:	b94b      	cbnz	r3, 800afba <__swsetup_r+0x7a>
 800afa6:	89a3      	ldrh	r3, [r4, #12]
 800afa8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800afac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afb0:	d003      	beq.n	800afba <__swsetup_r+0x7a>
 800afb2:	4621      	mov	r1, r4
 800afb4:	4628      	mov	r0, r5
 800afb6:	f001 fdad 	bl	800cb14 <__smakebuf_r>
 800afba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afbe:	f013 0201 	ands.w	r2, r3, #1
 800afc2:	d00a      	beq.n	800afda <__swsetup_r+0x9a>
 800afc4:	2200      	movs	r2, #0
 800afc6:	60a2      	str	r2, [r4, #8]
 800afc8:	6962      	ldr	r2, [r4, #20]
 800afca:	4252      	negs	r2, r2
 800afcc:	61a2      	str	r2, [r4, #24]
 800afce:	6922      	ldr	r2, [r4, #16]
 800afd0:	b942      	cbnz	r2, 800afe4 <__swsetup_r+0xa4>
 800afd2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800afd6:	d1c5      	bne.n	800af64 <__swsetup_r+0x24>
 800afd8:	bd38      	pop	{r3, r4, r5, pc}
 800afda:	0799      	lsls	r1, r3, #30
 800afdc:	bf58      	it	pl
 800afde:	6962      	ldrpl	r2, [r4, #20]
 800afe0:	60a2      	str	r2, [r4, #8]
 800afe2:	e7f4      	b.n	800afce <__swsetup_r+0x8e>
 800afe4:	2000      	movs	r0, #0
 800afe6:	e7f7      	b.n	800afd8 <__swsetup_r+0x98>
 800afe8:	2000001c 	.word	0x2000001c

0800afec <memset>:
 800afec:	4402      	add	r2, r0
 800afee:	4603      	mov	r3, r0
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d100      	bne.n	800aff6 <memset+0xa>
 800aff4:	4770      	bx	lr
 800aff6:	f803 1b01 	strb.w	r1, [r3], #1
 800affa:	e7f9      	b.n	800aff0 <memset+0x4>

0800affc <strchr>:
 800affc:	b2c9      	uxtb	r1, r1
 800affe:	4603      	mov	r3, r0
 800b000:	4618      	mov	r0, r3
 800b002:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b006:	b112      	cbz	r2, 800b00e <strchr+0x12>
 800b008:	428a      	cmp	r2, r1
 800b00a:	d1f9      	bne.n	800b000 <strchr+0x4>
 800b00c:	4770      	bx	lr
 800b00e:	2900      	cmp	r1, #0
 800b010:	bf18      	it	ne
 800b012:	2000      	movne	r0, #0
 800b014:	4770      	bx	lr

0800b016 <strstr>:
 800b016:	780a      	ldrb	r2, [r1, #0]
 800b018:	b570      	push	{r4, r5, r6, lr}
 800b01a:	b96a      	cbnz	r2, 800b038 <strstr+0x22>
 800b01c:	bd70      	pop	{r4, r5, r6, pc}
 800b01e:	429a      	cmp	r2, r3
 800b020:	d109      	bne.n	800b036 <strstr+0x20>
 800b022:	460c      	mov	r4, r1
 800b024:	4605      	mov	r5, r0
 800b026:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d0f6      	beq.n	800b01c <strstr+0x6>
 800b02e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b032:	429e      	cmp	r6, r3
 800b034:	d0f7      	beq.n	800b026 <strstr+0x10>
 800b036:	3001      	adds	r0, #1
 800b038:	7803      	ldrb	r3, [r0, #0]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d1ef      	bne.n	800b01e <strstr+0x8>
 800b03e:	4618      	mov	r0, r3
 800b040:	e7ec      	b.n	800b01c <strstr+0x6>
	...

0800b044 <_localeconv_r>:
 800b044:	4800      	ldr	r0, [pc, #0]	@ (800b048 <_localeconv_r+0x4>)
 800b046:	4770      	bx	lr
 800b048:	2000015c 	.word	0x2000015c

0800b04c <_close_r>:
 800b04c:	b538      	push	{r3, r4, r5, lr}
 800b04e:	4d06      	ldr	r5, [pc, #24]	@ (800b068 <_close_r+0x1c>)
 800b050:	2300      	movs	r3, #0
 800b052:	4604      	mov	r4, r0
 800b054:	4608      	mov	r0, r1
 800b056:	602b      	str	r3, [r5, #0]
 800b058:	f7f7 f97e 	bl	8002358 <_close>
 800b05c:	1c43      	adds	r3, r0, #1
 800b05e:	d102      	bne.n	800b066 <_close_r+0x1a>
 800b060:	682b      	ldr	r3, [r5, #0]
 800b062:	b103      	cbz	r3, 800b066 <_close_r+0x1a>
 800b064:	6023      	str	r3, [r4, #0]
 800b066:	bd38      	pop	{r3, r4, r5, pc}
 800b068:	200050b0 	.word	0x200050b0

0800b06c <_lseek_r>:
 800b06c:	b538      	push	{r3, r4, r5, lr}
 800b06e:	4d07      	ldr	r5, [pc, #28]	@ (800b08c <_lseek_r+0x20>)
 800b070:	4604      	mov	r4, r0
 800b072:	4608      	mov	r0, r1
 800b074:	4611      	mov	r1, r2
 800b076:	2200      	movs	r2, #0
 800b078:	602a      	str	r2, [r5, #0]
 800b07a:	461a      	mov	r2, r3
 800b07c:	f7f7 f993 	bl	80023a6 <_lseek>
 800b080:	1c43      	adds	r3, r0, #1
 800b082:	d102      	bne.n	800b08a <_lseek_r+0x1e>
 800b084:	682b      	ldr	r3, [r5, #0]
 800b086:	b103      	cbz	r3, 800b08a <_lseek_r+0x1e>
 800b088:	6023      	str	r3, [r4, #0]
 800b08a:	bd38      	pop	{r3, r4, r5, pc}
 800b08c:	200050b0 	.word	0x200050b0

0800b090 <_read_r>:
 800b090:	b538      	push	{r3, r4, r5, lr}
 800b092:	4d07      	ldr	r5, [pc, #28]	@ (800b0b0 <_read_r+0x20>)
 800b094:	4604      	mov	r4, r0
 800b096:	4608      	mov	r0, r1
 800b098:	4611      	mov	r1, r2
 800b09a:	2200      	movs	r2, #0
 800b09c:	602a      	str	r2, [r5, #0]
 800b09e:	461a      	mov	r2, r3
 800b0a0:	f7f7 f921 	bl	80022e6 <_read>
 800b0a4:	1c43      	adds	r3, r0, #1
 800b0a6:	d102      	bne.n	800b0ae <_read_r+0x1e>
 800b0a8:	682b      	ldr	r3, [r5, #0]
 800b0aa:	b103      	cbz	r3, 800b0ae <_read_r+0x1e>
 800b0ac:	6023      	str	r3, [r4, #0]
 800b0ae:	bd38      	pop	{r3, r4, r5, pc}
 800b0b0:	200050b0 	.word	0x200050b0

0800b0b4 <_write_r>:
 800b0b4:	b538      	push	{r3, r4, r5, lr}
 800b0b6:	4d07      	ldr	r5, [pc, #28]	@ (800b0d4 <_write_r+0x20>)
 800b0b8:	4604      	mov	r4, r0
 800b0ba:	4608      	mov	r0, r1
 800b0bc:	4611      	mov	r1, r2
 800b0be:	2200      	movs	r2, #0
 800b0c0:	602a      	str	r2, [r5, #0]
 800b0c2:	461a      	mov	r2, r3
 800b0c4:	f7f7 f92c 	bl	8002320 <_write>
 800b0c8:	1c43      	adds	r3, r0, #1
 800b0ca:	d102      	bne.n	800b0d2 <_write_r+0x1e>
 800b0cc:	682b      	ldr	r3, [r5, #0]
 800b0ce:	b103      	cbz	r3, 800b0d2 <_write_r+0x1e>
 800b0d0:	6023      	str	r3, [r4, #0]
 800b0d2:	bd38      	pop	{r3, r4, r5, pc}
 800b0d4:	200050b0 	.word	0x200050b0

0800b0d8 <__errno>:
 800b0d8:	4b01      	ldr	r3, [pc, #4]	@ (800b0e0 <__errno+0x8>)
 800b0da:	6818      	ldr	r0, [r3, #0]
 800b0dc:	4770      	bx	lr
 800b0de:	bf00      	nop
 800b0e0:	2000001c 	.word	0x2000001c

0800b0e4 <__libc_init_array>:
 800b0e4:	b570      	push	{r4, r5, r6, lr}
 800b0e6:	4d0d      	ldr	r5, [pc, #52]	@ (800b11c <__libc_init_array+0x38>)
 800b0e8:	4c0d      	ldr	r4, [pc, #52]	@ (800b120 <__libc_init_array+0x3c>)
 800b0ea:	1b64      	subs	r4, r4, r5
 800b0ec:	10a4      	asrs	r4, r4, #2
 800b0ee:	2600      	movs	r6, #0
 800b0f0:	42a6      	cmp	r6, r4
 800b0f2:	d109      	bne.n	800b108 <__libc_init_array+0x24>
 800b0f4:	4d0b      	ldr	r5, [pc, #44]	@ (800b124 <__libc_init_array+0x40>)
 800b0f6:	4c0c      	ldr	r4, [pc, #48]	@ (800b128 <__libc_init_array+0x44>)
 800b0f8:	f002 ff08 	bl	800df0c <_init>
 800b0fc:	1b64      	subs	r4, r4, r5
 800b0fe:	10a4      	asrs	r4, r4, #2
 800b100:	2600      	movs	r6, #0
 800b102:	42a6      	cmp	r6, r4
 800b104:	d105      	bne.n	800b112 <__libc_init_array+0x2e>
 800b106:	bd70      	pop	{r4, r5, r6, pc}
 800b108:	f855 3b04 	ldr.w	r3, [r5], #4
 800b10c:	4798      	blx	r3
 800b10e:	3601      	adds	r6, #1
 800b110:	e7ee      	b.n	800b0f0 <__libc_init_array+0xc>
 800b112:	f855 3b04 	ldr.w	r3, [r5], #4
 800b116:	4798      	blx	r3
 800b118:	3601      	adds	r6, #1
 800b11a:	e7f2      	b.n	800b102 <__libc_init_array+0x1e>
 800b11c:	0800e5c0 	.word	0x0800e5c0
 800b120:	0800e5c0 	.word	0x0800e5c0
 800b124:	0800e5c0 	.word	0x0800e5c0
 800b128:	0800e5c4 	.word	0x0800e5c4

0800b12c <__retarget_lock_init_recursive>:
 800b12c:	4770      	bx	lr

0800b12e <__retarget_lock_acquire_recursive>:
 800b12e:	4770      	bx	lr

0800b130 <__retarget_lock_release_recursive>:
 800b130:	4770      	bx	lr

0800b132 <memcpy>:
 800b132:	440a      	add	r2, r1
 800b134:	4291      	cmp	r1, r2
 800b136:	f100 33ff 	add.w	r3, r0, #4294967295
 800b13a:	d100      	bne.n	800b13e <memcpy+0xc>
 800b13c:	4770      	bx	lr
 800b13e:	b510      	push	{r4, lr}
 800b140:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b144:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b148:	4291      	cmp	r1, r2
 800b14a:	d1f9      	bne.n	800b140 <memcpy+0xe>
 800b14c:	bd10      	pop	{r4, pc}

0800b14e <quorem>:
 800b14e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b152:	6903      	ldr	r3, [r0, #16]
 800b154:	690c      	ldr	r4, [r1, #16]
 800b156:	42a3      	cmp	r3, r4
 800b158:	4607      	mov	r7, r0
 800b15a:	db7e      	blt.n	800b25a <quorem+0x10c>
 800b15c:	3c01      	subs	r4, #1
 800b15e:	f101 0814 	add.w	r8, r1, #20
 800b162:	00a3      	lsls	r3, r4, #2
 800b164:	f100 0514 	add.w	r5, r0, #20
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b16e:	9301      	str	r3, [sp, #4]
 800b170:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b174:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b178:	3301      	adds	r3, #1
 800b17a:	429a      	cmp	r2, r3
 800b17c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b180:	fbb2 f6f3 	udiv	r6, r2, r3
 800b184:	d32e      	bcc.n	800b1e4 <quorem+0x96>
 800b186:	f04f 0a00 	mov.w	sl, #0
 800b18a:	46c4      	mov	ip, r8
 800b18c:	46ae      	mov	lr, r5
 800b18e:	46d3      	mov	fp, sl
 800b190:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b194:	b298      	uxth	r0, r3
 800b196:	fb06 a000 	mla	r0, r6, r0, sl
 800b19a:	0c02      	lsrs	r2, r0, #16
 800b19c:	0c1b      	lsrs	r3, r3, #16
 800b19e:	fb06 2303 	mla	r3, r6, r3, r2
 800b1a2:	f8de 2000 	ldr.w	r2, [lr]
 800b1a6:	b280      	uxth	r0, r0
 800b1a8:	b292      	uxth	r2, r2
 800b1aa:	1a12      	subs	r2, r2, r0
 800b1ac:	445a      	add	r2, fp
 800b1ae:	f8de 0000 	ldr.w	r0, [lr]
 800b1b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b1bc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b1c0:	b292      	uxth	r2, r2
 800b1c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b1c6:	45e1      	cmp	r9, ip
 800b1c8:	f84e 2b04 	str.w	r2, [lr], #4
 800b1cc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b1d0:	d2de      	bcs.n	800b190 <quorem+0x42>
 800b1d2:	9b00      	ldr	r3, [sp, #0]
 800b1d4:	58eb      	ldr	r3, [r5, r3]
 800b1d6:	b92b      	cbnz	r3, 800b1e4 <quorem+0x96>
 800b1d8:	9b01      	ldr	r3, [sp, #4]
 800b1da:	3b04      	subs	r3, #4
 800b1dc:	429d      	cmp	r5, r3
 800b1de:	461a      	mov	r2, r3
 800b1e0:	d32f      	bcc.n	800b242 <quorem+0xf4>
 800b1e2:	613c      	str	r4, [r7, #16]
 800b1e4:	4638      	mov	r0, r7
 800b1e6:	f001 f979 	bl	800c4dc <__mcmp>
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	db25      	blt.n	800b23a <quorem+0xec>
 800b1ee:	4629      	mov	r1, r5
 800b1f0:	2000      	movs	r0, #0
 800b1f2:	f858 2b04 	ldr.w	r2, [r8], #4
 800b1f6:	f8d1 c000 	ldr.w	ip, [r1]
 800b1fa:	fa1f fe82 	uxth.w	lr, r2
 800b1fe:	fa1f f38c 	uxth.w	r3, ip
 800b202:	eba3 030e 	sub.w	r3, r3, lr
 800b206:	4403      	add	r3, r0
 800b208:	0c12      	lsrs	r2, r2, #16
 800b20a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b20e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b212:	b29b      	uxth	r3, r3
 800b214:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b218:	45c1      	cmp	r9, r8
 800b21a:	f841 3b04 	str.w	r3, [r1], #4
 800b21e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b222:	d2e6      	bcs.n	800b1f2 <quorem+0xa4>
 800b224:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b228:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b22c:	b922      	cbnz	r2, 800b238 <quorem+0xea>
 800b22e:	3b04      	subs	r3, #4
 800b230:	429d      	cmp	r5, r3
 800b232:	461a      	mov	r2, r3
 800b234:	d30b      	bcc.n	800b24e <quorem+0x100>
 800b236:	613c      	str	r4, [r7, #16]
 800b238:	3601      	adds	r6, #1
 800b23a:	4630      	mov	r0, r6
 800b23c:	b003      	add	sp, #12
 800b23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b242:	6812      	ldr	r2, [r2, #0]
 800b244:	3b04      	subs	r3, #4
 800b246:	2a00      	cmp	r2, #0
 800b248:	d1cb      	bne.n	800b1e2 <quorem+0x94>
 800b24a:	3c01      	subs	r4, #1
 800b24c:	e7c6      	b.n	800b1dc <quorem+0x8e>
 800b24e:	6812      	ldr	r2, [r2, #0]
 800b250:	3b04      	subs	r3, #4
 800b252:	2a00      	cmp	r2, #0
 800b254:	d1ef      	bne.n	800b236 <quorem+0xe8>
 800b256:	3c01      	subs	r4, #1
 800b258:	e7ea      	b.n	800b230 <quorem+0xe2>
 800b25a:	2000      	movs	r0, #0
 800b25c:	e7ee      	b.n	800b23c <quorem+0xee>
	...

0800b260 <_dtoa_r>:
 800b260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b264:	69c7      	ldr	r7, [r0, #28]
 800b266:	b099      	sub	sp, #100	@ 0x64
 800b268:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b26c:	ec55 4b10 	vmov	r4, r5, d0
 800b270:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b272:	9109      	str	r1, [sp, #36]	@ 0x24
 800b274:	4683      	mov	fp, r0
 800b276:	920e      	str	r2, [sp, #56]	@ 0x38
 800b278:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b27a:	b97f      	cbnz	r7, 800b29c <_dtoa_r+0x3c>
 800b27c:	2010      	movs	r0, #16
 800b27e:	f000 fdfd 	bl	800be7c <malloc>
 800b282:	4602      	mov	r2, r0
 800b284:	f8cb 001c 	str.w	r0, [fp, #28]
 800b288:	b920      	cbnz	r0, 800b294 <_dtoa_r+0x34>
 800b28a:	4ba7      	ldr	r3, [pc, #668]	@ (800b528 <_dtoa_r+0x2c8>)
 800b28c:	21ef      	movs	r1, #239	@ 0xef
 800b28e:	48a7      	ldr	r0, [pc, #668]	@ (800b52c <_dtoa_r+0x2cc>)
 800b290:	f001 fcae 	bl	800cbf0 <__assert_func>
 800b294:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b298:	6007      	str	r7, [r0, #0]
 800b29a:	60c7      	str	r7, [r0, #12]
 800b29c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b2a0:	6819      	ldr	r1, [r3, #0]
 800b2a2:	b159      	cbz	r1, 800b2bc <_dtoa_r+0x5c>
 800b2a4:	685a      	ldr	r2, [r3, #4]
 800b2a6:	604a      	str	r2, [r1, #4]
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	4093      	lsls	r3, r2
 800b2ac:	608b      	str	r3, [r1, #8]
 800b2ae:	4658      	mov	r0, fp
 800b2b0:	f000 feda 	bl	800c068 <_Bfree>
 800b2b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	601a      	str	r2, [r3, #0]
 800b2bc:	1e2b      	subs	r3, r5, #0
 800b2be:	bfb9      	ittee	lt
 800b2c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b2c4:	9303      	strlt	r3, [sp, #12]
 800b2c6:	2300      	movge	r3, #0
 800b2c8:	6033      	strge	r3, [r6, #0]
 800b2ca:	9f03      	ldr	r7, [sp, #12]
 800b2cc:	4b98      	ldr	r3, [pc, #608]	@ (800b530 <_dtoa_r+0x2d0>)
 800b2ce:	bfbc      	itt	lt
 800b2d0:	2201      	movlt	r2, #1
 800b2d2:	6032      	strlt	r2, [r6, #0]
 800b2d4:	43bb      	bics	r3, r7
 800b2d6:	d112      	bne.n	800b2fe <_dtoa_r+0x9e>
 800b2d8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b2da:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b2de:	6013      	str	r3, [r2, #0]
 800b2e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b2e4:	4323      	orrs	r3, r4
 800b2e6:	f000 854d 	beq.w	800bd84 <_dtoa_r+0xb24>
 800b2ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b2ec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b544 <_dtoa_r+0x2e4>
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	f000 854f 	beq.w	800bd94 <_dtoa_r+0xb34>
 800b2f6:	f10a 0303 	add.w	r3, sl, #3
 800b2fa:	f000 bd49 	b.w	800bd90 <_dtoa_r+0xb30>
 800b2fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b302:	2200      	movs	r2, #0
 800b304:	ec51 0b17 	vmov	r0, r1, d7
 800b308:	2300      	movs	r3, #0
 800b30a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b30e:	f7f5 fbfb 	bl	8000b08 <__aeabi_dcmpeq>
 800b312:	4680      	mov	r8, r0
 800b314:	b158      	cbz	r0, 800b32e <_dtoa_r+0xce>
 800b316:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b318:	2301      	movs	r3, #1
 800b31a:	6013      	str	r3, [r2, #0]
 800b31c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b31e:	b113      	cbz	r3, 800b326 <_dtoa_r+0xc6>
 800b320:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b322:	4b84      	ldr	r3, [pc, #528]	@ (800b534 <_dtoa_r+0x2d4>)
 800b324:	6013      	str	r3, [r2, #0]
 800b326:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b548 <_dtoa_r+0x2e8>
 800b32a:	f000 bd33 	b.w	800bd94 <_dtoa_r+0xb34>
 800b32e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b332:	aa16      	add	r2, sp, #88	@ 0x58
 800b334:	a917      	add	r1, sp, #92	@ 0x5c
 800b336:	4658      	mov	r0, fp
 800b338:	f001 f980 	bl	800c63c <__d2b>
 800b33c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b340:	4681      	mov	r9, r0
 800b342:	2e00      	cmp	r6, #0
 800b344:	d077      	beq.n	800b436 <_dtoa_r+0x1d6>
 800b346:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b348:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b34c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b350:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b354:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b358:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b35c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b360:	4619      	mov	r1, r3
 800b362:	2200      	movs	r2, #0
 800b364:	4b74      	ldr	r3, [pc, #464]	@ (800b538 <_dtoa_r+0x2d8>)
 800b366:	f7f4 ffaf 	bl	80002c8 <__aeabi_dsub>
 800b36a:	a369      	add	r3, pc, #420	@ (adr r3, 800b510 <_dtoa_r+0x2b0>)
 800b36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b370:	f7f5 f962 	bl	8000638 <__aeabi_dmul>
 800b374:	a368      	add	r3, pc, #416	@ (adr r3, 800b518 <_dtoa_r+0x2b8>)
 800b376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37a:	f7f4 ffa7 	bl	80002cc <__adddf3>
 800b37e:	4604      	mov	r4, r0
 800b380:	4630      	mov	r0, r6
 800b382:	460d      	mov	r5, r1
 800b384:	f7f5 f8ee 	bl	8000564 <__aeabi_i2d>
 800b388:	a365      	add	r3, pc, #404	@ (adr r3, 800b520 <_dtoa_r+0x2c0>)
 800b38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38e:	f7f5 f953 	bl	8000638 <__aeabi_dmul>
 800b392:	4602      	mov	r2, r0
 800b394:	460b      	mov	r3, r1
 800b396:	4620      	mov	r0, r4
 800b398:	4629      	mov	r1, r5
 800b39a:	f7f4 ff97 	bl	80002cc <__adddf3>
 800b39e:	4604      	mov	r4, r0
 800b3a0:	460d      	mov	r5, r1
 800b3a2:	f7f5 fbf9 	bl	8000b98 <__aeabi_d2iz>
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	4607      	mov	r7, r0
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	4629      	mov	r1, r5
 800b3b0:	f7f5 fbb4 	bl	8000b1c <__aeabi_dcmplt>
 800b3b4:	b140      	cbz	r0, 800b3c8 <_dtoa_r+0x168>
 800b3b6:	4638      	mov	r0, r7
 800b3b8:	f7f5 f8d4 	bl	8000564 <__aeabi_i2d>
 800b3bc:	4622      	mov	r2, r4
 800b3be:	462b      	mov	r3, r5
 800b3c0:	f7f5 fba2 	bl	8000b08 <__aeabi_dcmpeq>
 800b3c4:	b900      	cbnz	r0, 800b3c8 <_dtoa_r+0x168>
 800b3c6:	3f01      	subs	r7, #1
 800b3c8:	2f16      	cmp	r7, #22
 800b3ca:	d851      	bhi.n	800b470 <_dtoa_r+0x210>
 800b3cc:	4b5b      	ldr	r3, [pc, #364]	@ (800b53c <_dtoa_r+0x2dc>)
 800b3ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b3da:	f7f5 fb9f 	bl	8000b1c <__aeabi_dcmplt>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d048      	beq.n	800b474 <_dtoa_r+0x214>
 800b3e2:	3f01      	subs	r7, #1
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	9312      	str	r3, [sp, #72]	@ 0x48
 800b3e8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b3ea:	1b9b      	subs	r3, r3, r6
 800b3ec:	1e5a      	subs	r2, r3, #1
 800b3ee:	bf44      	itt	mi
 800b3f0:	f1c3 0801 	rsbmi	r8, r3, #1
 800b3f4:	2300      	movmi	r3, #0
 800b3f6:	9208      	str	r2, [sp, #32]
 800b3f8:	bf54      	ite	pl
 800b3fa:	f04f 0800 	movpl.w	r8, #0
 800b3fe:	9308      	strmi	r3, [sp, #32]
 800b400:	2f00      	cmp	r7, #0
 800b402:	db39      	blt.n	800b478 <_dtoa_r+0x218>
 800b404:	9b08      	ldr	r3, [sp, #32]
 800b406:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b408:	443b      	add	r3, r7
 800b40a:	9308      	str	r3, [sp, #32]
 800b40c:	2300      	movs	r3, #0
 800b40e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b412:	2b09      	cmp	r3, #9
 800b414:	d864      	bhi.n	800b4e0 <_dtoa_r+0x280>
 800b416:	2b05      	cmp	r3, #5
 800b418:	bfc4      	itt	gt
 800b41a:	3b04      	subgt	r3, #4
 800b41c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b41e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b420:	f1a3 0302 	sub.w	r3, r3, #2
 800b424:	bfcc      	ite	gt
 800b426:	2400      	movgt	r4, #0
 800b428:	2401      	movle	r4, #1
 800b42a:	2b03      	cmp	r3, #3
 800b42c:	d863      	bhi.n	800b4f6 <_dtoa_r+0x296>
 800b42e:	e8df f003 	tbb	[pc, r3]
 800b432:	372a      	.short	0x372a
 800b434:	5535      	.short	0x5535
 800b436:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b43a:	441e      	add	r6, r3
 800b43c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b440:	2b20      	cmp	r3, #32
 800b442:	bfc1      	itttt	gt
 800b444:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b448:	409f      	lslgt	r7, r3
 800b44a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b44e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b452:	bfd6      	itet	le
 800b454:	f1c3 0320 	rsble	r3, r3, #32
 800b458:	ea47 0003 	orrgt.w	r0, r7, r3
 800b45c:	fa04 f003 	lslle.w	r0, r4, r3
 800b460:	f7f5 f870 	bl	8000544 <__aeabi_ui2d>
 800b464:	2201      	movs	r2, #1
 800b466:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b46a:	3e01      	subs	r6, #1
 800b46c:	9214      	str	r2, [sp, #80]	@ 0x50
 800b46e:	e777      	b.n	800b360 <_dtoa_r+0x100>
 800b470:	2301      	movs	r3, #1
 800b472:	e7b8      	b.n	800b3e6 <_dtoa_r+0x186>
 800b474:	9012      	str	r0, [sp, #72]	@ 0x48
 800b476:	e7b7      	b.n	800b3e8 <_dtoa_r+0x188>
 800b478:	427b      	negs	r3, r7
 800b47a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b47c:	2300      	movs	r3, #0
 800b47e:	eba8 0807 	sub.w	r8, r8, r7
 800b482:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b484:	e7c4      	b.n	800b410 <_dtoa_r+0x1b0>
 800b486:	2300      	movs	r3, #0
 800b488:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b48a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	dc35      	bgt.n	800b4fc <_dtoa_r+0x29c>
 800b490:	2301      	movs	r3, #1
 800b492:	9300      	str	r3, [sp, #0]
 800b494:	9307      	str	r3, [sp, #28]
 800b496:	461a      	mov	r2, r3
 800b498:	920e      	str	r2, [sp, #56]	@ 0x38
 800b49a:	e00b      	b.n	800b4b4 <_dtoa_r+0x254>
 800b49c:	2301      	movs	r3, #1
 800b49e:	e7f3      	b.n	800b488 <_dtoa_r+0x228>
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b4a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4a6:	18fb      	adds	r3, r7, r3
 800b4a8:	9300      	str	r3, [sp, #0]
 800b4aa:	3301      	adds	r3, #1
 800b4ac:	2b01      	cmp	r3, #1
 800b4ae:	9307      	str	r3, [sp, #28]
 800b4b0:	bfb8      	it	lt
 800b4b2:	2301      	movlt	r3, #1
 800b4b4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b4b8:	2100      	movs	r1, #0
 800b4ba:	2204      	movs	r2, #4
 800b4bc:	f102 0514 	add.w	r5, r2, #20
 800b4c0:	429d      	cmp	r5, r3
 800b4c2:	d91f      	bls.n	800b504 <_dtoa_r+0x2a4>
 800b4c4:	6041      	str	r1, [r0, #4]
 800b4c6:	4658      	mov	r0, fp
 800b4c8:	f000 fd8e 	bl	800bfe8 <_Balloc>
 800b4cc:	4682      	mov	sl, r0
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	d13c      	bne.n	800b54c <_dtoa_r+0x2ec>
 800b4d2:	4b1b      	ldr	r3, [pc, #108]	@ (800b540 <_dtoa_r+0x2e0>)
 800b4d4:	4602      	mov	r2, r0
 800b4d6:	f240 11af 	movw	r1, #431	@ 0x1af
 800b4da:	e6d8      	b.n	800b28e <_dtoa_r+0x2e>
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e7e0      	b.n	800b4a2 <_dtoa_r+0x242>
 800b4e0:	2401      	movs	r4, #1
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4e6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b4e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ec:	9300      	str	r3, [sp, #0]
 800b4ee:	9307      	str	r3, [sp, #28]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	2312      	movs	r3, #18
 800b4f4:	e7d0      	b.n	800b498 <_dtoa_r+0x238>
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b4fa:	e7f5      	b.n	800b4e8 <_dtoa_r+0x288>
 800b4fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4fe:	9300      	str	r3, [sp, #0]
 800b500:	9307      	str	r3, [sp, #28]
 800b502:	e7d7      	b.n	800b4b4 <_dtoa_r+0x254>
 800b504:	3101      	adds	r1, #1
 800b506:	0052      	lsls	r2, r2, #1
 800b508:	e7d8      	b.n	800b4bc <_dtoa_r+0x25c>
 800b50a:	bf00      	nop
 800b50c:	f3af 8000 	nop.w
 800b510:	636f4361 	.word	0x636f4361
 800b514:	3fd287a7 	.word	0x3fd287a7
 800b518:	8b60c8b3 	.word	0x8b60c8b3
 800b51c:	3fc68a28 	.word	0x3fc68a28
 800b520:	509f79fb 	.word	0x509f79fb
 800b524:	3fd34413 	.word	0x3fd34413
 800b528:	0800e31e 	.word	0x0800e31e
 800b52c:	0800e335 	.word	0x0800e335
 800b530:	7ff00000 	.word	0x7ff00000
 800b534:	0800e2ee 	.word	0x0800e2ee
 800b538:	3ff80000 	.word	0x3ff80000
 800b53c:	0800e430 	.word	0x0800e430
 800b540:	0800e38d 	.word	0x0800e38d
 800b544:	0800e31a 	.word	0x0800e31a
 800b548:	0800e2ed 	.word	0x0800e2ed
 800b54c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b550:	6018      	str	r0, [r3, #0]
 800b552:	9b07      	ldr	r3, [sp, #28]
 800b554:	2b0e      	cmp	r3, #14
 800b556:	f200 80a4 	bhi.w	800b6a2 <_dtoa_r+0x442>
 800b55a:	2c00      	cmp	r4, #0
 800b55c:	f000 80a1 	beq.w	800b6a2 <_dtoa_r+0x442>
 800b560:	2f00      	cmp	r7, #0
 800b562:	dd33      	ble.n	800b5cc <_dtoa_r+0x36c>
 800b564:	4bad      	ldr	r3, [pc, #692]	@ (800b81c <_dtoa_r+0x5bc>)
 800b566:	f007 020f 	and.w	r2, r7, #15
 800b56a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b56e:	ed93 7b00 	vldr	d7, [r3]
 800b572:	05f8      	lsls	r0, r7, #23
 800b574:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b578:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b57c:	d516      	bpl.n	800b5ac <_dtoa_r+0x34c>
 800b57e:	4ba8      	ldr	r3, [pc, #672]	@ (800b820 <_dtoa_r+0x5c0>)
 800b580:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b584:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b588:	f7f5 f980 	bl	800088c <__aeabi_ddiv>
 800b58c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b590:	f004 040f 	and.w	r4, r4, #15
 800b594:	2603      	movs	r6, #3
 800b596:	4da2      	ldr	r5, [pc, #648]	@ (800b820 <_dtoa_r+0x5c0>)
 800b598:	b954      	cbnz	r4, 800b5b0 <_dtoa_r+0x350>
 800b59a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b59e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b5a2:	f7f5 f973 	bl	800088c <__aeabi_ddiv>
 800b5a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5aa:	e028      	b.n	800b5fe <_dtoa_r+0x39e>
 800b5ac:	2602      	movs	r6, #2
 800b5ae:	e7f2      	b.n	800b596 <_dtoa_r+0x336>
 800b5b0:	07e1      	lsls	r1, r4, #31
 800b5b2:	d508      	bpl.n	800b5c6 <_dtoa_r+0x366>
 800b5b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b5bc:	f7f5 f83c 	bl	8000638 <__aeabi_dmul>
 800b5c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5c4:	3601      	adds	r6, #1
 800b5c6:	1064      	asrs	r4, r4, #1
 800b5c8:	3508      	adds	r5, #8
 800b5ca:	e7e5      	b.n	800b598 <_dtoa_r+0x338>
 800b5cc:	f000 80d2 	beq.w	800b774 <_dtoa_r+0x514>
 800b5d0:	427c      	negs	r4, r7
 800b5d2:	4b92      	ldr	r3, [pc, #584]	@ (800b81c <_dtoa_r+0x5bc>)
 800b5d4:	4d92      	ldr	r5, [pc, #584]	@ (800b820 <_dtoa_r+0x5c0>)
 800b5d6:	f004 020f 	and.w	r2, r4, #15
 800b5da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b5e6:	f7f5 f827 	bl	8000638 <__aeabi_dmul>
 800b5ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5ee:	1124      	asrs	r4, r4, #4
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	2602      	movs	r6, #2
 800b5f4:	2c00      	cmp	r4, #0
 800b5f6:	f040 80b2 	bne.w	800b75e <_dtoa_r+0x4fe>
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d1d3      	bne.n	800b5a6 <_dtoa_r+0x346>
 800b5fe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b600:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b604:	2b00      	cmp	r3, #0
 800b606:	f000 80b7 	beq.w	800b778 <_dtoa_r+0x518>
 800b60a:	4b86      	ldr	r3, [pc, #536]	@ (800b824 <_dtoa_r+0x5c4>)
 800b60c:	2200      	movs	r2, #0
 800b60e:	4620      	mov	r0, r4
 800b610:	4629      	mov	r1, r5
 800b612:	f7f5 fa83 	bl	8000b1c <__aeabi_dcmplt>
 800b616:	2800      	cmp	r0, #0
 800b618:	f000 80ae 	beq.w	800b778 <_dtoa_r+0x518>
 800b61c:	9b07      	ldr	r3, [sp, #28]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	f000 80aa 	beq.w	800b778 <_dtoa_r+0x518>
 800b624:	9b00      	ldr	r3, [sp, #0]
 800b626:	2b00      	cmp	r3, #0
 800b628:	dd37      	ble.n	800b69a <_dtoa_r+0x43a>
 800b62a:	1e7b      	subs	r3, r7, #1
 800b62c:	9304      	str	r3, [sp, #16]
 800b62e:	4620      	mov	r0, r4
 800b630:	4b7d      	ldr	r3, [pc, #500]	@ (800b828 <_dtoa_r+0x5c8>)
 800b632:	2200      	movs	r2, #0
 800b634:	4629      	mov	r1, r5
 800b636:	f7f4 ffff 	bl	8000638 <__aeabi_dmul>
 800b63a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b63e:	9c00      	ldr	r4, [sp, #0]
 800b640:	3601      	adds	r6, #1
 800b642:	4630      	mov	r0, r6
 800b644:	f7f4 ff8e 	bl	8000564 <__aeabi_i2d>
 800b648:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b64c:	f7f4 fff4 	bl	8000638 <__aeabi_dmul>
 800b650:	4b76      	ldr	r3, [pc, #472]	@ (800b82c <_dtoa_r+0x5cc>)
 800b652:	2200      	movs	r2, #0
 800b654:	f7f4 fe3a 	bl	80002cc <__adddf3>
 800b658:	4605      	mov	r5, r0
 800b65a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b65e:	2c00      	cmp	r4, #0
 800b660:	f040 808d 	bne.w	800b77e <_dtoa_r+0x51e>
 800b664:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b668:	4b71      	ldr	r3, [pc, #452]	@ (800b830 <_dtoa_r+0x5d0>)
 800b66a:	2200      	movs	r2, #0
 800b66c:	f7f4 fe2c 	bl	80002c8 <__aeabi_dsub>
 800b670:	4602      	mov	r2, r0
 800b672:	460b      	mov	r3, r1
 800b674:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b678:	462a      	mov	r2, r5
 800b67a:	4633      	mov	r3, r6
 800b67c:	f7f5 fa6c 	bl	8000b58 <__aeabi_dcmpgt>
 800b680:	2800      	cmp	r0, #0
 800b682:	f040 828b 	bne.w	800bb9c <_dtoa_r+0x93c>
 800b686:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b68a:	462a      	mov	r2, r5
 800b68c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b690:	f7f5 fa44 	bl	8000b1c <__aeabi_dcmplt>
 800b694:	2800      	cmp	r0, #0
 800b696:	f040 8128 	bne.w	800b8ea <_dtoa_r+0x68a>
 800b69a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b69e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b6a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	f2c0 815a 	blt.w	800b95e <_dtoa_r+0x6fe>
 800b6aa:	2f0e      	cmp	r7, #14
 800b6ac:	f300 8157 	bgt.w	800b95e <_dtoa_r+0x6fe>
 800b6b0:	4b5a      	ldr	r3, [pc, #360]	@ (800b81c <_dtoa_r+0x5bc>)
 800b6b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b6b6:	ed93 7b00 	vldr	d7, [r3]
 800b6ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	ed8d 7b00 	vstr	d7, [sp]
 800b6c2:	da03      	bge.n	800b6cc <_dtoa_r+0x46c>
 800b6c4:	9b07      	ldr	r3, [sp, #28]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	f340 8101 	ble.w	800b8ce <_dtoa_r+0x66e>
 800b6cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b6d0:	4656      	mov	r6, sl
 800b6d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6d6:	4620      	mov	r0, r4
 800b6d8:	4629      	mov	r1, r5
 800b6da:	f7f5 f8d7 	bl	800088c <__aeabi_ddiv>
 800b6de:	f7f5 fa5b 	bl	8000b98 <__aeabi_d2iz>
 800b6e2:	4680      	mov	r8, r0
 800b6e4:	f7f4 ff3e 	bl	8000564 <__aeabi_i2d>
 800b6e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6ec:	f7f4 ffa4 	bl	8000638 <__aeabi_dmul>
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	460b      	mov	r3, r1
 800b6f4:	4620      	mov	r0, r4
 800b6f6:	4629      	mov	r1, r5
 800b6f8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b6fc:	f7f4 fde4 	bl	80002c8 <__aeabi_dsub>
 800b700:	f806 4b01 	strb.w	r4, [r6], #1
 800b704:	9d07      	ldr	r5, [sp, #28]
 800b706:	eba6 040a 	sub.w	r4, r6, sl
 800b70a:	42a5      	cmp	r5, r4
 800b70c:	4602      	mov	r2, r0
 800b70e:	460b      	mov	r3, r1
 800b710:	f040 8117 	bne.w	800b942 <_dtoa_r+0x6e2>
 800b714:	f7f4 fdda 	bl	80002cc <__adddf3>
 800b718:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b71c:	4604      	mov	r4, r0
 800b71e:	460d      	mov	r5, r1
 800b720:	f7f5 fa1a 	bl	8000b58 <__aeabi_dcmpgt>
 800b724:	2800      	cmp	r0, #0
 800b726:	f040 80f9 	bne.w	800b91c <_dtoa_r+0x6bc>
 800b72a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b72e:	4620      	mov	r0, r4
 800b730:	4629      	mov	r1, r5
 800b732:	f7f5 f9e9 	bl	8000b08 <__aeabi_dcmpeq>
 800b736:	b118      	cbz	r0, 800b740 <_dtoa_r+0x4e0>
 800b738:	f018 0f01 	tst.w	r8, #1
 800b73c:	f040 80ee 	bne.w	800b91c <_dtoa_r+0x6bc>
 800b740:	4649      	mov	r1, r9
 800b742:	4658      	mov	r0, fp
 800b744:	f000 fc90 	bl	800c068 <_Bfree>
 800b748:	2300      	movs	r3, #0
 800b74a:	7033      	strb	r3, [r6, #0]
 800b74c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b74e:	3701      	adds	r7, #1
 800b750:	601f      	str	r7, [r3, #0]
 800b752:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b754:	2b00      	cmp	r3, #0
 800b756:	f000 831d 	beq.w	800bd94 <_dtoa_r+0xb34>
 800b75a:	601e      	str	r6, [r3, #0]
 800b75c:	e31a      	b.n	800bd94 <_dtoa_r+0xb34>
 800b75e:	07e2      	lsls	r2, r4, #31
 800b760:	d505      	bpl.n	800b76e <_dtoa_r+0x50e>
 800b762:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b766:	f7f4 ff67 	bl	8000638 <__aeabi_dmul>
 800b76a:	3601      	adds	r6, #1
 800b76c:	2301      	movs	r3, #1
 800b76e:	1064      	asrs	r4, r4, #1
 800b770:	3508      	adds	r5, #8
 800b772:	e73f      	b.n	800b5f4 <_dtoa_r+0x394>
 800b774:	2602      	movs	r6, #2
 800b776:	e742      	b.n	800b5fe <_dtoa_r+0x39e>
 800b778:	9c07      	ldr	r4, [sp, #28]
 800b77a:	9704      	str	r7, [sp, #16]
 800b77c:	e761      	b.n	800b642 <_dtoa_r+0x3e2>
 800b77e:	4b27      	ldr	r3, [pc, #156]	@ (800b81c <_dtoa_r+0x5bc>)
 800b780:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b782:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b786:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b78a:	4454      	add	r4, sl
 800b78c:	2900      	cmp	r1, #0
 800b78e:	d053      	beq.n	800b838 <_dtoa_r+0x5d8>
 800b790:	4928      	ldr	r1, [pc, #160]	@ (800b834 <_dtoa_r+0x5d4>)
 800b792:	2000      	movs	r0, #0
 800b794:	f7f5 f87a 	bl	800088c <__aeabi_ddiv>
 800b798:	4633      	mov	r3, r6
 800b79a:	462a      	mov	r2, r5
 800b79c:	f7f4 fd94 	bl	80002c8 <__aeabi_dsub>
 800b7a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b7a4:	4656      	mov	r6, sl
 800b7a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7aa:	f7f5 f9f5 	bl	8000b98 <__aeabi_d2iz>
 800b7ae:	4605      	mov	r5, r0
 800b7b0:	f7f4 fed8 	bl	8000564 <__aeabi_i2d>
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	460b      	mov	r3, r1
 800b7b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7bc:	f7f4 fd84 	bl	80002c8 <__aeabi_dsub>
 800b7c0:	3530      	adds	r5, #48	@ 0x30
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	460b      	mov	r3, r1
 800b7c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b7ca:	f806 5b01 	strb.w	r5, [r6], #1
 800b7ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b7d2:	f7f5 f9a3 	bl	8000b1c <__aeabi_dcmplt>
 800b7d6:	2800      	cmp	r0, #0
 800b7d8:	d171      	bne.n	800b8be <_dtoa_r+0x65e>
 800b7da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7de:	4911      	ldr	r1, [pc, #68]	@ (800b824 <_dtoa_r+0x5c4>)
 800b7e0:	2000      	movs	r0, #0
 800b7e2:	f7f4 fd71 	bl	80002c8 <__aeabi_dsub>
 800b7e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b7ea:	f7f5 f997 	bl	8000b1c <__aeabi_dcmplt>
 800b7ee:	2800      	cmp	r0, #0
 800b7f0:	f040 8095 	bne.w	800b91e <_dtoa_r+0x6be>
 800b7f4:	42a6      	cmp	r6, r4
 800b7f6:	f43f af50 	beq.w	800b69a <_dtoa_r+0x43a>
 800b7fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b7fe:	4b0a      	ldr	r3, [pc, #40]	@ (800b828 <_dtoa_r+0x5c8>)
 800b800:	2200      	movs	r2, #0
 800b802:	f7f4 ff19 	bl	8000638 <__aeabi_dmul>
 800b806:	4b08      	ldr	r3, [pc, #32]	@ (800b828 <_dtoa_r+0x5c8>)
 800b808:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b80c:	2200      	movs	r2, #0
 800b80e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b812:	f7f4 ff11 	bl	8000638 <__aeabi_dmul>
 800b816:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b81a:	e7c4      	b.n	800b7a6 <_dtoa_r+0x546>
 800b81c:	0800e430 	.word	0x0800e430
 800b820:	0800e408 	.word	0x0800e408
 800b824:	3ff00000 	.word	0x3ff00000
 800b828:	40240000 	.word	0x40240000
 800b82c:	401c0000 	.word	0x401c0000
 800b830:	40140000 	.word	0x40140000
 800b834:	3fe00000 	.word	0x3fe00000
 800b838:	4631      	mov	r1, r6
 800b83a:	4628      	mov	r0, r5
 800b83c:	f7f4 fefc 	bl	8000638 <__aeabi_dmul>
 800b840:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b844:	9415      	str	r4, [sp, #84]	@ 0x54
 800b846:	4656      	mov	r6, sl
 800b848:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b84c:	f7f5 f9a4 	bl	8000b98 <__aeabi_d2iz>
 800b850:	4605      	mov	r5, r0
 800b852:	f7f4 fe87 	bl	8000564 <__aeabi_i2d>
 800b856:	4602      	mov	r2, r0
 800b858:	460b      	mov	r3, r1
 800b85a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b85e:	f7f4 fd33 	bl	80002c8 <__aeabi_dsub>
 800b862:	3530      	adds	r5, #48	@ 0x30
 800b864:	f806 5b01 	strb.w	r5, [r6], #1
 800b868:	4602      	mov	r2, r0
 800b86a:	460b      	mov	r3, r1
 800b86c:	42a6      	cmp	r6, r4
 800b86e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b872:	f04f 0200 	mov.w	r2, #0
 800b876:	d124      	bne.n	800b8c2 <_dtoa_r+0x662>
 800b878:	4bac      	ldr	r3, [pc, #688]	@ (800bb2c <_dtoa_r+0x8cc>)
 800b87a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b87e:	f7f4 fd25 	bl	80002cc <__adddf3>
 800b882:	4602      	mov	r2, r0
 800b884:	460b      	mov	r3, r1
 800b886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b88a:	f7f5 f965 	bl	8000b58 <__aeabi_dcmpgt>
 800b88e:	2800      	cmp	r0, #0
 800b890:	d145      	bne.n	800b91e <_dtoa_r+0x6be>
 800b892:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b896:	49a5      	ldr	r1, [pc, #660]	@ (800bb2c <_dtoa_r+0x8cc>)
 800b898:	2000      	movs	r0, #0
 800b89a:	f7f4 fd15 	bl	80002c8 <__aeabi_dsub>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8a6:	f7f5 f939 	bl	8000b1c <__aeabi_dcmplt>
 800b8aa:	2800      	cmp	r0, #0
 800b8ac:	f43f aef5 	beq.w	800b69a <_dtoa_r+0x43a>
 800b8b0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b8b2:	1e73      	subs	r3, r6, #1
 800b8b4:	9315      	str	r3, [sp, #84]	@ 0x54
 800b8b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b8ba:	2b30      	cmp	r3, #48	@ 0x30
 800b8bc:	d0f8      	beq.n	800b8b0 <_dtoa_r+0x650>
 800b8be:	9f04      	ldr	r7, [sp, #16]
 800b8c0:	e73e      	b.n	800b740 <_dtoa_r+0x4e0>
 800b8c2:	4b9b      	ldr	r3, [pc, #620]	@ (800bb30 <_dtoa_r+0x8d0>)
 800b8c4:	f7f4 feb8 	bl	8000638 <__aeabi_dmul>
 800b8c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8cc:	e7bc      	b.n	800b848 <_dtoa_r+0x5e8>
 800b8ce:	d10c      	bne.n	800b8ea <_dtoa_r+0x68a>
 800b8d0:	4b98      	ldr	r3, [pc, #608]	@ (800bb34 <_dtoa_r+0x8d4>)
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8d8:	f7f4 feae 	bl	8000638 <__aeabi_dmul>
 800b8dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b8e0:	f7f5 f930 	bl	8000b44 <__aeabi_dcmpge>
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	f000 8157 	beq.w	800bb98 <_dtoa_r+0x938>
 800b8ea:	2400      	movs	r4, #0
 800b8ec:	4625      	mov	r5, r4
 800b8ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8f0:	43db      	mvns	r3, r3
 800b8f2:	9304      	str	r3, [sp, #16]
 800b8f4:	4656      	mov	r6, sl
 800b8f6:	2700      	movs	r7, #0
 800b8f8:	4621      	mov	r1, r4
 800b8fa:	4658      	mov	r0, fp
 800b8fc:	f000 fbb4 	bl	800c068 <_Bfree>
 800b900:	2d00      	cmp	r5, #0
 800b902:	d0dc      	beq.n	800b8be <_dtoa_r+0x65e>
 800b904:	b12f      	cbz	r7, 800b912 <_dtoa_r+0x6b2>
 800b906:	42af      	cmp	r7, r5
 800b908:	d003      	beq.n	800b912 <_dtoa_r+0x6b2>
 800b90a:	4639      	mov	r1, r7
 800b90c:	4658      	mov	r0, fp
 800b90e:	f000 fbab 	bl	800c068 <_Bfree>
 800b912:	4629      	mov	r1, r5
 800b914:	4658      	mov	r0, fp
 800b916:	f000 fba7 	bl	800c068 <_Bfree>
 800b91a:	e7d0      	b.n	800b8be <_dtoa_r+0x65e>
 800b91c:	9704      	str	r7, [sp, #16]
 800b91e:	4633      	mov	r3, r6
 800b920:	461e      	mov	r6, r3
 800b922:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b926:	2a39      	cmp	r2, #57	@ 0x39
 800b928:	d107      	bne.n	800b93a <_dtoa_r+0x6da>
 800b92a:	459a      	cmp	sl, r3
 800b92c:	d1f8      	bne.n	800b920 <_dtoa_r+0x6c0>
 800b92e:	9a04      	ldr	r2, [sp, #16]
 800b930:	3201      	adds	r2, #1
 800b932:	9204      	str	r2, [sp, #16]
 800b934:	2230      	movs	r2, #48	@ 0x30
 800b936:	f88a 2000 	strb.w	r2, [sl]
 800b93a:	781a      	ldrb	r2, [r3, #0]
 800b93c:	3201      	adds	r2, #1
 800b93e:	701a      	strb	r2, [r3, #0]
 800b940:	e7bd      	b.n	800b8be <_dtoa_r+0x65e>
 800b942:	4b7b      	ldr	r3, [pc, #492]	@ (800bb30 <_dtoa_r+0x8d0>)
 800b944:	2200      	movs	r2, #0
 800b946:	f7f4 fe77 	bl	8000638 <__aeabi_dmul>
 800b94a:	2200      	movs	r2, #0
 800b94c:	2300      	movs	r3, #0
 800b94e:	4604      	mov	r4, r0
 800b950:	460d      	mov	r5, r1
 800b952:	f7f5 f8d9 	bl	8000b08 <__aeabi_dcmpeq>
 800b956:	2800      	cmp	r0, #0
 800b958:	f43f aebb 	beq.w	800b6d2 <_dtoa_r+0x472>
 800b95c:	e6f0      	b.n	800b740 <_dtoa_r+0x4e0>
 800b95e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b960:	2a00      	cmp	r2, #0
 800b962:	f000 80db 	beq.w	800bb1c <_dtoa_r+0x8bc>
 800b966:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b968:	2a01      	cmp	r2, #1
 800b96a:	f300 80bf 	bgt.w	800baec <_dtoa_r+0x88c>
 800b96e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b970:	2a00      	cmp	r2, #0
 800b972:	f000 80b7 	beq.w	800bae4 <_dtoa_r+0x884>
 800b976:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b97a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b97c:	4646      	mov	r6, r8
 800b97e:	9a08      	ldr	r2, [sp, #32]
 800b980:	2101      	movs	r1, #1
 800b982:	441a      	add	r2, r3
 800b984:	4658      	mov	r0, fp
 800b986:	4498      	add	r8, r3
 800b988:	9208      	str	r2, [sp, #32]
 800b98a:	f000 fc21 	bl	800c1d0 <__i2b>
 800b98e:	4605      	mov	r5, r0
 800b990:	b15e      	cbz	r6, 800b9aa <_dtoa_r+0x74a>
 800b992:	9b08      	ldr	r3, [sp, #32]
 800b994:	2b00      	cmp	r3, #0
 800b996:	dd08      	ble.n	800b9aa <_dtoa_r+0x74a>
 800b998:	42b3      	cmp	r3, r6
 800b99a:	9a08      	ldr	r2, [sp, #32]
 800b99c:	bfa8      	it	ge
 800b99e:	4633      	movge	r3, r6
 800b9a0:	eba8 0803 	sub.w	r8, r8, r3
 800b9a4:	1af6      	subs	r6, r6, r3
 800b9a6:	1ad3      	subs	r3, r2, r3
 800b9a8:	9308      	str	r3, [sp, #32]
 800b9aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9ac:	b1f3      	cbz	r3, 800b9ec <_dtoa_r+0x78c>
 800b9ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	f000 80b7 	beq.w	800bb24 <_dtoa_r+0x8c4>
 800b9b6:	b18c      	cbz	r4, 800b9dc <_dtoa_r+0x77c>
 800b9b8:	4629      	mov	r1, r5
 800b9ba:	4622      	mov	r2, r4
 800b9bc:	4658      	mov	r0, fp
 800b9be:	f000 fcc7 	bl	800c350 <__pow5mult>
 800b9c2:	464a      	mov	r2, r9
 800b9c4:	4601      	mov	r1, r0
 800b9c6:	4605      	mov	r5, r0
 800b9c8:	4658      	mov	r0, fp
 800b9ca:	f000 fc17 	bl	800c1fc <__multiply>
 800b9ce:	4649      	mov	r1, r9
 800b9d0:	9004      	str	r0, [sp, #16]
 800b9d2:	4658      	mov	r0, fp
 800b9d4:	f000 fb48 	bl	800c068 <_Bfree>
 800b9d8:	9b04      	ldr	r3, [sp, #16]
 800b9da:	4699      	mov	r9, r3
 800b9dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9de:	1b1a      	subs	r2, r3, r4
 800b9e0:	d004      	beq.n	800b9ec <_dtoa_r+0x78c>
 800b9e2:	4649      	mov	r1, r9
 800b9e4:	4658      	mov	r0, fp
 800b9e6:	f000 fcb3 	bl	800c350 <__pow5mult>
 800b9ea:	4681      	mov	r9, r0
 800b9ec:	2101      	movs	r1, #1
 800b9ee:	4658      	mov	r0, fp
 800b9f0:	f000 fbee 	bl	800c1d0 <__i2b>
 800b9f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9f6:	4604      	mov	r4, r0
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f000 81cf 	beq.w	800bd9c <_dtoa_r+0xb3c>
 800b9fe:	461a      	mov	r2, r3
 800ba00:	4601      	mov	r1, r0
 800ba02:	4658      	mov	r0, fp
 800ba04:	f000 fca4 	bl	800c350 <__pow5mult>
 800ba08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	4604      	mov	r4, r0
 800ba0e:	f300 8095 	bgt.w	800bb3c <_dtoa_r+0x8dc>
 800ba12:	9b02      	ldr	r3, [sp, #8]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f040 8087 	bne.w	800bb28 <_dtoa_r+0x8c8>
 800ba1a:	9b03      	ldr	r3, [sp, #12]
 800ba1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f040 8089 	bne.w	800bb38 <_dtoa_r+0x8d8>
 800ba26:	9b03      	ldr	r3, [sp, #12]
 800ba28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ba2c:	0d1b      	lsrs	r3, r3, #20
 800ba2e:	051b      	lsls	r3, r3, #20
 800ba30:	b12b      	cbz	r3, 800ba3e <_dtoa_r+0x7de>
 800ba32:	9b08      	ldr	r3, [sp, #32]
 800ba34:	3301      	adds	r3, #1
 800ba36:	9308      	str	r3, [sp, #32]
 800ba38:	f108 0801 	add.w	r8, r8, #1
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	f000 81b0 	beq.w	800bda8 <_dtoa_r+0xb48>
 800ba48:	6923      	ldr	r3, [r4, #16]
 800ba4a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ba4e:	6918      	ldr	r0, [r3, #16]
 800ba50:	f000 fb72 	bl	800c138 <__hi0bits>
 800ba54:	f1c0 0020 	rsb	r0, r0, #32
 800ba58:	9b08      	ldr	r3, [sp, #32]
 800ba5a:	4418      	add	r0, r3
 800ba5c:	f010 001f 	ands.w	r0, r0, #31
 800ba60:	d077      	beq.n	800bb52 <_dtoa_r+0x8f2>
 800ba62:	f1c0 0320 	rsb	r3, r0, #32
 800ba66:	2b04      	cmp	r3, #4
 800ba68:	dd6b      	ble.n	800bb42 <_dtoa_r+0x8e2>
 800ba6a:	9b08      	ldr	r3, [sp, #32]
 800ba6c:	f1c0 001c 	rsb	r0, r0, #28
 800ba70:	4403      	add	r3, r0
 800ba72:	4480      	add	r8, r0
 800ba74:	4406      	add	r6, r0
 800ba76:	9308      	str	r3, [sp, #32]
 800ba78:	f1b8 0f00 	cmp.w	r8, #0
 800ba7c:	dd05      	ble.n	800ba8a <_dtoa_r+0x82a>
 800ba7e:	4649      	mov	r1, r9
 800ba80:	4642      	mov	r2, r8
 800ba82:	4658      	mov	r0, fp
 800ba84:	f000 fcbe 	bl	800c404 <__lshift>
 800ba88:	4681      	mov	r9, r0
 800ba8a:	9b08      	ldr	r3, [sp, #32]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	dd05      	ble.n	800ba9c <_dtoa_r+0x83c>
 800ba90:	4621      	mov	r1, r4
 800ba92:	461a      	mov	r2, r3
 800ba94:	4658      	mov	r0, fp
 800ba96:	f000 fcb5 	bl	800c404 <__lshift>
 800ba9a:	4604      	mov	r4, r0
 800ba9c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d059      	beq.n	800bb56 <_dtoa_r+0x8f6>
 800baa2:	4621      	mov	r1, r4
 800baa4:	4648      	mov	r0, r9
 800baa6:	f000 fd19 	bl	800c4dc <__mcmp>
 800baaa:	2800      	cmp	r0, #0
 800baac:	da53      	bge.n	800bb56 <_dtoa_r+0x8f6>
 800baae:	1e7b      	subs	r3, r7, #1
 800bab0:	9304      	str	r3, [sp, #16]
 800bab2:	4649      	mov	r1, r9
 800bab4:	2300      	movs	r3, #0
 800bab6:	220a      	movs	r2, #10
 800bab8:	4658      	mov	r0, fp
 800baba:	f000 faf7 	bl	800c0ac <__multadd>
 800babe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bac0:	4681      	mov	r9, r0
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	f000 8172 	beq.w	800bdac <_dtoa_r+0xb4c>
 800bac8:	2300      	movs	r3, #0
 800baca:	4629      	mov	r1, r5
 800bacc:	220a      	movs	r2, #10
 800bace:	4658      	mov	r0, fp
 800bad0:	f000 faec 	bl	800c0ac <__multadd>
 800bad4:	9b00      	ldr	r3, [sp, #0]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	4605      	mov	r5, r0
 800bada:	dc67      	bgt.n	800bbac <_dtoa_r+0x94c>
 800badc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bade:	2b02      	cmp	r3, #2
 800bae0:	dc41      	bgt.n	800bb66 <_dtoa_r+0x906>
 800bae2:	e063      	b.n	800bbac <_dtoa_r+0x94c>
 800bae4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bae6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800baea:	e746      	b.n	800b97a <_dtoa_r+0x71a>
 800baec:	9b07      	ldr	r3, [sp, #28]
 800baee:	1e5c      	subs	r4, r3, #1
 800baf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800baf2:	42a3      	cmp	r3, r4
 800baf4:	bfbf      	itttt	lt
 800baf6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800baf8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800bafa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800bafc:	1ae3      	sublt	r3, r4, r3
 800bafe:	bfb4      	ite	lt
 800bb00:	18d2      	addlt	r2, r2, r3
 800bb02:	1b1c      	subge	r4, r3, r4
 800bb04:	9b07      	ldr	r3, [sp, #28]
 800bb06:	bfbc      	itt	lt
 800bb08:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800bb0a:	2400      	movlt	r4, #0
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	bfb5      	itete	lt
 800bb10:	eba8 0603 	sublt.w	r6, r8, r3
 800bb14:	9b07      	ldrge	r3, [sp, #28]
 800bb16:	2300      	movlt	r3, #0
 800bb18:	4646      	movge	r6, r8
 800bb1a:	e730      	b.n	800b97e <_dtoa_r+0x71e>
 800bb1c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bb1e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bb20:	4646      	mov	r6, r8
 800bb22:	e735      	b.n	800b990 <_dtoa_r+0x730>
 800bb24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb26:	e75c      	b.n	800b9e2 <_dtoa_r+0x782>
 800bb28:	2300      	movs	r3, #0
 800bb2a:	e788      	b.n	800ba3e <_dtoa_r+0x7de>
 800bb2c:	3fe00000 	.word	0x3fe00000
 800bb30:	40240000 	.word	0x40240000
 800bb34:	40140000 	.word	0x40140000
 800bb38:	9b02      	ldr	r3, [sp, #8]
 800bb3a:	e780      	b.n	800ba3e <_dtoa_r+0x7de>
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb40:	e782      	b.n	800ba48 <_dtoa_r+0x7e8>
 800bb42:	d099      	beq.n	800ba78 <_dtoa_r+0x818>
 800bb44:	9a08      	ldr	r2, [sp, #32]
 800bb46:	331c      	adds	r3, #28
 800bb48:	441a      	add	r2, r3
 800bb4a:	4498      	add	r8, r3
 800bb4c:	441e      	add	r6, r3
 800bb4e:	9208      	str	r2, [sp, #32]
 800bb50:	e792      	b.n	800ba78 <_dtoa_r+0x818>
 800bb52:	4603      	mov	r3, r0
 800bb54:	e7f6      	b.n	800bb44 <_dtoa_r+0x8e4>
 800bb56:	9b07      	ldr	r3, [sp, #28]
 800bb58:	9704      	str	r7, [sp, #16]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	dc20      	bgt.n	800bba0 <_dtoa_r+0x940>
 800bb5e:	9300      	str	r3, [sp, #0]
 800bb60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb62:	2b02      	cmp	r3, #2
 800bb64:	dd1e      	ble.n	800bba4 <_dtoa_r+0x944>
 800bb66:	9b00      	ldr	r3, [sp, #0]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	f47f aec0 	bne.w	800b8ee <_dtoa_r+0x68e>
 800bb6e:	4621      	mov	r1, r4
 800bb70:	2205      	movs	r2, #5
 800bb72:	4658      	mov	r0, fp
 800bb74:	f000 fa9a 	bl	800c0ac <__multadd>
 800bb78:	4601      	mov	r1, r0
 800bb7a:	4604      	mov	r4, r0
 800bb7c:	4648      	mov	r0, r9
 800bb7e:	f000 fcad 	bl	800c4dc <__mcmp>
 800bb82:	2800      	cmp	r0, #0
 800bb84:	f77f aeb3 	ble.w	800b8ee <_dtoa_r+0x68e>
 800bb88:	4656      	mov	r6, sl
 800bb8a:	2331      	movs	r3, #49	@ 0x31
 800bb8c:	f806 3b01 	strb.w	r3, [r6], #1
 800bb90:	9b04      	ldr	r3, [sp, #16]
 800bb92:	3301      	adds	r3, #1
 800bb94:	9304      	str	r3, [sp, #16]
 800bb96:	e6ae      	b.n	800b8f6 <_dtoa_r+0x696>
 800bb98:	9c07      	ldr	r4, [sp, #28]
 800bb9a:	9704      	str	r7, [sp, #16]
 800bb9c:	4625      	mov	r5, r4
 800bb9e:	e7f3      	b.n	800bb88 <_dtoa_r+0x928>
 800bba0:	9b07      	ldr	r3, [sp, #28]
 800bba2:	9300      	str	r3, [sp, #0]
 800bba4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	f000 8104 	beq.w	800bdb4 <_dtoa_r+0xb54>
 800bbac:	2e00      	cmp	r6, #0
 800bbae:	dd05      	ble.n	800bbbc <_dtoa_r+0x95c>
 800bbb0:	4629      	mov	r1, r5
 800bbb2:	4632      	mov	r2, r6
 800bbb4:	4658      	mov	r0, fp
 800bbb6:	f000 fc25 	bl	800c404 <__lshift>
 800bbba:	4605      	mov	r5, r0
 800bbbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d05a      	beq.n	800bc78 <_dtoa_r+0xa18>
 800bbc2:	6869      	ldr	r1, [r5, #4]
 800bbc4:	4658      	mov	r0, fp
 800bbc6:	f000 fa0f 	bl	800bfe8 <_Balloc>
 800bbca:	4606      	mov	r6, r0
 800bbcc:	b928      	cbnz	r0, 800bbda <_dtoa_r+0x97a>
 800bbce:	4b84      	ldr	r3, [pc, #528]	@ (800bde0 <_dtoa_r+0xb80>)
 800bbd0:	4602      	mov	r2, r0
 800bbd2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bbd6:	f7ff bb5a 	b.w	800b28e <_dtoa_r+0x2e>
 800bbda:	692a      	ldr	r2, [r5, #16]
 800bbdc:	3202      	adds	r2, #2
 800bbde:	0092      	lsls	r2, r2, #2
 800bbe0:	f105 010c 	add.w	r1, r5, #12
 800bbe4:	300c      	adds	r0, #12
 800bbe6:	f7ff faa4 	bl	800b132 <memcpy>
 800bbea:	2201      	movs	r2, #1
 800bbec:	4631      	mov	r1, r6
 800bbee:	4658      	mov	r0, fp
 800bbf0:	f000 fc08 	bl	800c404 <__lshift>
 800bbf4:	f10a 0301 	add.w	r3, sl, #1
 800bbf8:	9307      	str	r3, [sp, #28]
 800bbfa:	9b00      	ldr	r3, [sp, #0]
 800bbfc:	4453      	add	r3, sl
 800bbfe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc00:	9b02      	ldr	r3, [sp, #8]
 800bc02:	f003 0301 	and.w	r3, r3, #1
 800bc06:	462f      	mov	r7, r5
 800bc08:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc0a:	4605      	mov	r5, r0
 800bc0c:	9b07      	ldr	r3, [sp, #28]
 800bc0e:	4621      	mov	r1, r4
 800bc10:	3b01      	subs	r3, #1
 800bc12:	4648      	mov	r0, r9
 800bc14:	9300      	str	r3, [sp, #0]
 800bc16:	f7ff fa9a 	bl	800b14e <quorem>
 800bc1a:	4639      	mov	r1, r7
 800bc1c:	9002      	str	r0, [sp, #8]
 800bc1e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bc22:	4648      	mov	r0, r9
 800bc24:	f000 fc5a 	bl	800c4dc <__mcmp>
 800bc28:	462a      	mov	r2, r5
 800bc2a:	9008      	str	r0, [sp, #32]
 800bc2c:	4621      	mov	r1, r4
 800bc2e:	4658      	mov	r0, fp
 800bc30:	f000 fc70 	bl	800c514 <__mdiff>
 800bc34:	68c2      	ldr	r2, [r0, #12]
 800bc36:	4606      	mov	r6, r0
 800bc38:	bb02      	cbnz	r2, 800bc7c <_dtoa_r+0xa1c>
 800bc3a:	4601      	mov	r1, r0
 800bc3c:	4648      	mov	r0, r9
 800bc3e:	f000 fc4d 	bl	800c4dc <__mcmp>
 800bc42:	4602      	mov	r2, r0
 800bc44:	4631      	mov	r1, r6
 800bc46:	4658      	mov	r0, fp
 800bc48:	920e      	str	r2, [sp, #56]	@ 0x38
 800bc4a:	f000 fa0d 	bl	800c068 <_Bfree>
 800bc4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc50:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc52:	9e07      	ldr	r6, [sp, #28]
 800bc54:	ea43 0102 	orr.w	r1, r3, r2
 800bc58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc5a:	4319      	orrs	r1, r3
 800bc5c:	d110      	bne.n	800bc80 <_dtoa_r+0xa20>
 800bc5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bc62:	d029      	beq.n	800bcb8 <_dtoa_r+0xa58>
 800bc64:	9b08      	ldr	r3, [sp, #32]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	dd02      	ble.n	800bc70 <_dtoa_r+0xa10>
 800bc6a:	9b02      	ldr	r3, [sp, #8]
 800bc6c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bc70:	9b00      	ldr	r3, [sp, #0]
 800bc72:	f883 8000 	strb.w	r8, [r3]
 800bc76:	e63f      	b.n	800b8f8 <_dtoa_r+0x698>
 800bc78:	4628      	mov	r0, r5
 800bc7a:	e7bb      	b.n	800bbf4 <_dtoa_r+0x994>
 800bc7c:	2201      	movs	r2, #1
 800bc7e:	e7e1      	b.n	800bc44 <_dtoa_r+0x9e4>
 800bc80:	9b08      	ldr	r3, [sp, #32]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	db04      	blt.n	800bc90 <_dtoa_r+0xa30>
 800bc86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc88:	430b      	orrs	r3, r1
 800bc8a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bc8c:	430b      	orrs	r3, r1
 800bc8e:	d120      	bne.n	800bcd2 <_dtoa_r+0xa72>
 800bc90:	2a00      	cmp	r2, #0
 800bc92:	dded      	ble.n	800bc70 <_dtoa_r+0xa10>
 800bc94:	4649      	mov	r1, r9
 800bc96:	2201      	movs	r2, #1
 800bc98:	4658      	mov	r0, fp
 800bc9a:	f000 fbb3 	bl	800c404 <__lshift>
 800bc9e:	4621      	mov	r1, r4
 800bca0:	4681      	mov	r9, r0
 800bca2:	f000 fc1b 	bl	800c4dc <__mcmp>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	dc03      	bgt.n	800bcb2 <_dtoa_r+0xa52>
 800bcaa:	d1e1      	bne.n	800bc70 <_dtoa_r+0xa10>
 800bcac:	f018 0f01 	tst.w	r8, #1
 800bcb0:	d0de      	beq.n	800bc70 <_dtoa_r+0xa10>
 800bcb2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bcb6:	d1d8      	bne.n	800bc6a <_dtoa_r+0xa0a>
 800bcb8:	9a00      	ldr	r2, [sp, #0]
 800bcba:	2339      	movs	r3, #57	@ 0x39
 800bcbc:	7013      	strb	r3, [r2, #0]
 800bcbe:	4633      	mov	r3, r6
 800bcc0:	461e      	mov	r6, r3
 800bcc2:	3b01      	subs	r3, #1
 800bcc4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bcc8:	2a39      	cmp	r2, #57	@ 0x39
 800bcca:	d052      	beq.n	800bd72 <_dtoa_r+0xb12>
 800bccc:	3201      	adds	r2, #1
 800bcce:	701a      	strb	r2, [r3, #0]
 800bcd0:	e612      	b.n	800b8f8 <_dtoa_r+0x698>
 800bcd2:	2a00      	cmp	r2, #0
 800bcd4:	dd07      	ble.n	800bce6 <_dtoa_r+0xa86>
 800bcd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bcda:	d0ed      	beq.n	800bcb8 <_dtoa_r+0xa58>
 800bcdc:	9a00      	ldr	r2, [sp, #0]
 800bcde:	f108 0301 	add.w	r3, r8, #1
 800bce2:	7013      	strb	r3, [r2, #0]
 800bce4:	e608      	b.n	800b8f8 <_dtoa_r+0x698>
 800bce6:	9b07      	ldr	r3, [sp, #28]
 800bce8:	9a07      	ldr	r2, [sp, #28]
 800bcea:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bcee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bcf0:	4293      	cmp	r3, r2
 800bcf2:	d028      	beq.n	800bd46 <_dtoa_r+0xae6>
 800bcf4:	4649      	mov	r1, r9
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	220a      	movs	r2, #10
 800bcfa:	4658      	mov	r0, fp
 800bcfc:	f000 f9d6 	bl	800c0ac <__multadd>
 800bd00:	42af      	cmp	r7, r5
 800bd02:	4681      	mov	r9, r0
 800bd04:	f04f 0300 	mov.w	r3, #0
 800bd08:	f04f 020a 	mov.w	r2, #10
 800bd0c:	4639      	mov	r1, r7
 800bd0e:	4658      	mov	r0, fp
 800bd10:	d107      	bne.n	800bd22 <_dtoa_r+0xac2>
 800bd12:	f000 f9cb 	bl	800c0ac <__multadd>
 800bd16:	4607      	mov	r7, r0
 800bd18:	4605      	mov	r5, r0
 800bd1a:	9b07      	ldr	r3, [sp, #28]
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	9307      	str	r3, [sp, #28]
 800bd20:	e774      	b.n	800bc0c <_dtoa_r+0x9ac>
 800bd22:	f000 f9c3 	bl	800c0ac <__multadd>
 800bd26:	4629      	mov	r1, r5
 800bd28:	4607      	mov	r7, r0
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	220a      	movs	r2, #10
 800bd2e:	4658      	mov	r0, fp
 800bd30:	f000 f9bc 	bl	800c0ac <__multadd>
 800bd34:	4605      	mov	r5, r0
 800bd36:	e7f0      	b.n	800bd1a <_dtoa_r+0xaba>
 800bd38:	9b00      	ldr	r3, [sp, #0]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	bfcc      	ite	gt
 800bd3e:	461e      	movgt	r6, r3
 800bd40:	2601      	movle	r6, #1
 800bd42:	4456      	add	r6, sl
 800bd44:	2700      	movs	r7, #0
 800bd46:	4649      	mov	r1, r9
 800bd48:	2201      	movs	r2, #1
 800bd4a:	4658      	mov	r0, fp
 800bd4c:	f000 fb5a 	bl	800c404 <__lshift>
 800bd50:	4621      	mov	r1, r4
 800bd52:	4681      	mov	r9, r0
 800bd54:	f000 fbc2 	bl	800c4dc <__mcmp>
 800bd58:	2800      	cmp	r0, #0
 800bd5a:	dcb0      	bgt.n	800bcbe <_dtoa_r+0xa5e>
 800bd5c:	d102      	bne.n	800bd64 <_dtoa_r+0xb04>
 800bd5e:	f018 0f01 	tst.w	r8, #1
 800bd62:	d1ac      	bne.n	800bcbe <_dtoa_r+0xa5e>
 800bd64:	4633      	mov	r3, r6
 800bd66:	461e      	mov	r6, r3
 800bd68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd6c:	2a30      	cmp	r2, #48	@ 0x30
 800bd6e:	d0fa      	beq.n	800bd66 <_dtoa_r+0xb06>
 800bd70:	e5c2      	b.n	800b8f8 <_dtoa_r+0x698>
 800bd72:	459a      	cmp	sl, r3
 800bd74:	d1a4      	bne.n	800bcc0 <_dtoa_r+0xa60>
 800bd76:	9b04      	ldr	r3, [sp, #16]
 800bd78:	3301      	adds	r3, #1
 800bd7a:	9304      	str	r3, [sp, #16]
 800bd7c:	2331      	movs	r3, #49	@ 0x31
 800bd7e:	f88a 3000 	strb.w	r3, [sl]
 800bd82:	e5b9      	b.n	800b8f8 <_dtoa_r+0x698>
 800bd84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bd86:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800bde4 <_dtoa_r+0xb84>
 800bd8a:	b11b      	cbz	r3, 800bd94 <_dtoa_r+0xb34>
 800bd8c:	f10a 0308 	add.w	r3, sl, #8
 800bd90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bd92:	6013      	str	r3, [r2, #0]
 800bd94:	4650      	mov	r0, sl
 800bd96:	b019      	add	sp, #100	@ 0x64
 800bd98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd9e:	2b01      	cmp	r3, #1
 800bda0:	f77f ae37 	ble.w	800ba12 <_dtoa_r+0x7b2>
 800bda4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bda6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bda8:	2001      	movs	r0, #1
 800bdaa:	e655      	b.n	800ba58 <_dtoa_r+0x7f8>
 800bdac:	9b00      	ldr	r3, [sp, #0]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	f77f aed6 	ble.w	800bb60 <_dtoa_r+0x900>
 800bdb4:	4656      	mov	r6, sl
 800bdb6:	4621      	mov	r1, r4
 800bdb8:	4648      	mov	r0, r9
 800bdba:	f7ff f9c8 	bl	800b14e <quorem>
 800bdbe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bdc2:	f806 8b01 	strb.w	r8, [r6], #1
 800bdc6:	9b00      	ldr	r3, [sp, #0]
 800bdc8:	eba6 020a 	sub.w	r2, r6, sl
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	ddb3      	ble.n	800bd38 <_dtoa_r+0xad8>
 800bdd0:	4649      	mov	r1, r9
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	220a      	movs	r2, #10
 800bdd6:	4658      	mov	r0, fp
 800bdd8:	f000 f968 	bl	800c0ac <__multadd>
 800bddc:	4681      	mov	r9, r0
 800bdde:	e7ea      	b.n	800bdb6 <_dtoa_r+0xb56>
 800bde0:	0800e38d 	.word	0x0800e38d
 800bde4:	0800e311 	.word	0x0800e311

0800bde8 <_free_r>:
 800bde8:	b538      	push	{r3, r4, r5, lr}
 800bdea:	4605      	mov	r5, r0
 800bdec:	2900      	cmp	r1, #0
 800bdee:	d041      	beq.n	800be74 <_free_r+0x8c>
 800bdf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdf4:	1f0c      	subs	r4, r1, #4
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	bfb8      	it	lt
 800bdfa:	18e4      	addlt	r4, r4, r3
 800bdfc:	f000 f8e8 	bl	800bfd0 <__malloc_lock>
 800be00:	4a1d      	ldr	r2, [pc, #116]	@ (800be78 <_free_r+0x90>)
 800be02:	6813      	ldr	r3, [r2, #0]
 800be04:	b933      	cbnz	r3, 800be14 <_free_r+0x2c>
 800be06:	6063      	str	r3, [r4, #4]
 800be08:	6014      	str	r4, [r2, #0]
 800be0a:	4628      	mov	r0, r5
 800be0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be10:	f000 b8e4 	b.w	800bfdc <__malloc_unlock>
 800be14:	42a3      	cmp	r3, r4
 800be16:	d908      	bls.n	800be2a <_free_r+0x42>
 800be18:	6820      	ldr	r0, [r4, #0]
 800be1a:	1821      	adds	r1, r4, r0
 800be1c:	428b      	cmp	r3, r1
 800be1e:	bf01      	itttt	eq
 800be20:	6819      	ldreq	r1, [r3, #0]
 800be22:	685b      	ldreq	r3, [r3, #4]
 800be24:	1809      	addeq	r1, r1, r0
 800be26:	6021      	streq	r1, [r4, #0]
 800be28:	e7ed      	b.n	800be06 <_free_r+0x1e>
 800be2a:	461a      	mov	r2, r3
 800be2c:	685b      	ldr	r3, [r3, #4]
 800be2e:	b10b      	cbz	r3, 800be34 <_free_r+0x4c>
 800be30:	42a3      	cmp	r3, r4
 800be32:	d9fa      	bls.n	800be2a <_free_r+0x42>
 800be34:	6811      	ldr	r1, [r2, #0]
 800be36:	1850      	adds	r0, r2, r1
 800be38:	42a0      	cmp	r0, r4
 800be3a:	d10b      	bne.n	800be54 <_free_r+0x6c>
 800be3c:	6820      	ldr	r0, [r4, #0]
 800be3e:	4401      	add	r1, r0
 800be40:	1850      	adds	r0, r2, r1
 800be42:	4283      	cmp	r3, r0
 800be44:	6011      	str	r1, [r2, #0]
 800be46:	d1e0      	bne.n	800be0a <_free_r+0x22>
 800be48:	6818      	ldr	r0, [r3, #0]
 800be4a:	685b      	ldr	r3, [r3, #4]
 800be4c:	6053      	str	r3, [r2, #4]
 800be4e:	4408      	add	r0, r1
 800be50:	6010      	str	r0, [r2, #0]
 800be52:	e7da      	b.n	800be0a <_free_r+0x22>
 800be54:	d902      	bls.n	800be5c <_free_r+0x74>
 800be56:	230c      	movs	r3, #12
 800be58:	602b      	str	r3, [r5, #0]
 800be5a:	e7d6      	b.n	800be0a <_free_r+0x22>
 800be5c:	6820      	ldr	r0, [r4, #0]
 800be5e:	1821      	adds	r1, r4, r0
 800be60:	428b      	cmp	r3, r1
 800be62:	bf04      	itt	eq
 800be64:	6819      	ldreq	r1, [r3, #0]
 800be66:	685b      	ldreq	r3, [r3, #4]
 800be68:	6063      	str	r3, [r4, #4]
 800be6a:	bf04      	itt	eq
 800be6c:	1809      	addeq	r1, r1, r0
 800be6e:	6021      	streq	r1, [r4, #0]
 800be70:	6054      	str	r4, [r2, #4]
 800be72:	e7ca      	b.n	800be0a <_free_r+0x22>
 800be74:	bd38      	pop	{r3, r4, r5, pc}
 800be76:	bf00      	nop
 800be78:	200050bc 	.word	0x200050bc

0800be7c <malloc>:
 800be7c:	4b02      	ldr	r3, [pc, #8]	@ (800be88 <malloc+0xc>)
 800be7e:	4601      	mov	r1, r0
 800be80:	6818      	ldr	r0, [r3, #0]
 800be82:	f000 b825 	b.w	800bed0 <_malloc_r>
 800be86:	bf00      	nop
 800be88:	2000001c 	.word	0x2000001c

0800be8c <sbrk_aligned>:
 800be8c:	b570      	push	{r4, r5, r6, lr}
 800be8e:	4e0f      	ldr	r6, [pc, #60]	@ (800becc <sbrk_aligned+0x40>)
 800be90:	460c      	mov	r4, r1
 800be92:	6831      	ldr	r1, [r6, #0]
 800be94:	4605      	mov	r5, r0
 800be96:	b911      	cbnz	r1, 800be9e <sbrk_aligned+0x12>
 800be98:	f000 fe9a 	bl	800cbd0 <_sbrk_r>
 800be9c:	6030      	str	r0, [r6, #0]
 800be9e:	4621      	mov	r1, r4
 800bea0:	4628      	mov	r0, r5
 800bea2:	f000 fe95 	bl	800cbd0 <_sbrk_r>
 800bea6:	1c43      	adds	r3, r0, #1
 800bea8:	d103      	bne.n	800beb2 <sbrk_aligned+0x26>
 800beaa:	f04f 34ff 	mov.w	r4, #4294967295
 800beae:	4620      	mov	r0, r4
 800beb0:	bd70      	pop	{r4, r5, r6, pc}
 800beb2:	1cc4      	adds	r4, r0, #3
 800beb4:	f024 0403 	bic.w	r4, r4, #3
 800beb8:	42a0      	cmp	r0, r4
 800beba:	d0f8      	beq.n	800beae <sbrk_aligned+0x22>
 800bebc:	1a21      	subs	r1, r4, r0
 800bebe:	4628      	mov	r0, r5
 800bec0:	f000 fe86 	bl	800cbd0 <_sbrk_r>
 800bec4:	3001      	adds	r0, #1
 800bec6:	d1f2      	bne.n	800beae <sbrk_aligned+0x22>
 800bec8:	e7ef      	b.n	800beaa <sbrk_aligned+0x1e>
 800beca:	bf00      	nop
 800becc:	200050b8 	.word	0x200050b8

0800bed0 <_malloc_r>:
 800bed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bed4:	1ccd      	adds	r5, r1, #3
 800bed6:	f025 0503 	bic.w	r5, r5, #3
 800beda:	3508      	adds	r5, #8
 800bedc:	2d0c      	cmp	r5, #12
 800bede:	bf38      	it	cc
 800bee0:	250c      	movcc	r5, #12
 800bee2:	2d00      	cmp	r5, #0
 800bee4:	4606      	mov	r6, r0
 800bee6:	db01      	blt.n	800beec <_malloc_r+0x1c>
 800bee8:	42a9      	cmp	r1, r5
 800beea:	d904      	bls.n	800bef6 <_malloc_r+0x26>
 800beec:	230c      	movs	r3, #12
 800beee:	6033      	str	r3, [r6, #0]
 800bef0:	2000      	movs	r0, #0
 800bef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bef6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bfcc <_malloc_r+0xfc>
 800befa:	f000 f869 	bl	800bfd0 <__malloc_lock>
 800befe:	f8d8 3000 	ldr.w	r3, [r8]
 800bf02:	461c      	mov	r4, r3
 800bf04:	bb44      	cbnz	r4, 800bf58 <_malloc_r+0x88>
 800bf06:	4629      	mov	r1, r5
 800bf08:	4630      	mov	r0, r6
 800bf0a:	f7ff ffbf 	bl	800be8c <sbrk_aligned>
 800bf0e:	1c43      	adds	r3, r0, #1
 800bf10:	4604      	mov	r4, r0
 800bf12:	d158      	bne.n	800bfc6 <_malloc_r+0xf6>
 800bf14:	f8d8 4000 	ldr.w	r4, [r8]
 800bf18:	4627      	mov	r7, r4
 800bf1a:	2f00      	cmp	r7, #0
 800bf1c:	d143      	bne.n	800bfa6 <_malloc_r+0xd6>
 800bf1e:	2c00      	cmp	r4, #0
 800bf20:	d04b      	beq.n	800bfba <_malloc_r+0xea>
 800bf22:	6823      	ldr	r3, [r4, #0]
 800bf24:	4639      	mov	r1, r7
 800bf26:	4630      	mov	r0, r6
 800bf28:	eb04 0903 	add.w	r9, r4, r3
 800bf2c:	f000 fe50 	bl	800cbd0 <_sbrk_r>
 800bf30:	4581      	cmp	r9, r0
 800bf32:	d142      	bne.n	800bfba <_malloc_r+0xea>
 800bf34:	6821      	ldr	r1, [r4, #0]
 800bf36:	1a6d      	subs	r5, r5, r1
 800bf38:	4629      	mov	r1, r5
 800bf3a:	4630      	mov	r0, r6
 800bf3c:	f7ff ffa6 	bl	800be8c <sbrk_aligned>
 800bf40:	3001      	adds	r0, #1
 800bf42:	d03a      	beq.n	800bfba <_malloc_r+0xea>
 800bf44:	6823      	ldr	r3, [r4, #0]
 800bf46:	442b      	add	r3, r5
 800bf48:	6023      	str	r3, [r4, #0]
 800bf4a:	f8d8 3000 	ldr.w	r3, [r8]
 800bf4e:	685a      	ldr	r2, [r3, #4]
 800bf50:	bb62      	cbnz	r2, 800bfac <_malloc_r+0xdc>
 800bf52:	f8c8 7000 	str.w	r7, [r8]
 800bf56:	e00f      	b.n	800bf78 <_malloc_r+0xa8>
 800bf58:	6822      	ldr	r2, [r4, #0]
 800bf5a:	1b52      	subs	r2, r2, r5
 800bf5c:	d420      	bmi.n	800bfa0 <_malloc_r+0xd0>
 800bf5e:	2a0b      	cmp	r2, #11
 800bf60:	d917      	bls.n	800bf92 <_malloc_r+0xc2>
 800bf62:	1961      	adds	r1, r4, r5
 800bf64:	42a3      	cmp	r3, r4
 800bf66:	6025      	str	r5, [r4, #0]
 800bf68:	bf18      	it	ne
 800bf6a:	6059      	strne	r1, [r3, #4]
 800bf6c:	6863      	ldr	r3, [r4, #4]
 800bf6e:	bf08      	it	eq
 800bf70:	f8c8 1000 	streq.w	r1, [r8]
 800bf74:	5162      	str	r2, [r4, r5]
 800bf76:	604b      	str	r3, [r1, #4]
 800bf78:	4630      	mov	r0, r6
 800bf7a:	f000 f82f 	bl	800bfdc <__malloc_unlock>
 800bf7e:	f104 000b 	add.w	r0, r4, #11
 800bf82:	1d23      	adds	r3, r4, #4
 800bf84:	f020 0007 	bic.w	r0, r0, #7
 800bf88:	1ac2      	subs	r2, r0, r3
 800bf8a:	bf1c      	itt	ne
 800bf8c:	1a1b      	subne	r3, r3, r0
 800bf8e:	50a3      	strne	r3, [r4, r2]
 800bf90:	e7af      	b.n	800bef2 <_malloc_r+0x22>
 800bf92:	6862      	ldr	r2, [r4, #4]
 800bf94:	42a3      	cmp	r3, r4
 800bf96:	bf0c      	ite	eq
 800bf98:	f8c8 2000 	streq.w	r2, [r8]
 800bf9c:	605a      	strne	r2, [r3, #4]
 800bf9e:	e7eb      	b.n	800bf78 <_malloc_r+0xa8>
 800bfa0:	4623      	mov	r3, r4
 800bfa2:	6864      	ldr	r4, [r4, #4]
 800bfa4:	e7ae      	b.n	800bf04 <_malloc_r+0x34>
 800bfa6:	463c      	mov	r4, r7
 800bfa8:	687f      	ldr	r7, [r7, #4]
 800bfaa:	e7b6      	b.n	800bf1a <_malloc_r+0x4a>
 800bfac:	461a      	mov	r2, r3
 800bfae:	685b      	ldr	r3, [r3, #4]
 800bfb0:	42a3      	cmp	r3, r4
 800bfb2:	d1fb      	bne.n	800bfac <_malloc_r+0xdc>
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	6053      	str	r3, [r2, #4]
 800bfb8:	e7de      	b.n	800bf78 <_malloc_r+0xa8>
 800bfba:	230c      	movs	r3, #12
 800bfbc:	6033      	str	r3, [r6, #0]
 800bfbe:	4630      	mov	r0, r6
 800bfc0:	f000 f80c 	bl	800bfdc <__malloc_unlock>
 800bfc4:	e794      	b.n	800bef0 <_malloc_r+0x20>
 800bfc6:	6005      	str	r5, [r0, #0]
 800bfc8:	e7d6      	b.n	800bf78 <_malloc_r+0xa8>
 800bfca:	bf00      	nop
 800bfcc:	200050bc 	.word	0x200050bc

0800bfd0 <__malloc_lock>:
 800bfd0:	4801      	ldr	r0, [pc, #4]	@ (800bfd8 <__malloc_lock+0x8>)
 800bfd2:	f7ff b8ac 	b.w	800b12e <__retarget_lock_acquire_recursive>
 800bfd6:	bf00      	nop
 800bfd8:	200050b4 	.word	0x200050b4

0800bfdc <__malloc_unlock>:
 800bfdc:	4801      	ldr	r0, [pc, #4]	@ (800bfe4 <__malloc_unlock+0x8>)
 800bfde:	f7ff b8a7 	b.w	800b130 <__retarget_lock_release_recursive>
 800bfe2:	bf00      	nop
 800bfe4:	200050b4 	.word	0x200050b4

0800bfe8 <_Balloc>:
 800bfe8:	b570      	push	{r4, r5, r6, lr}
 800bfea:	69c6      	ldr	r6, [r0, #28]
 800bfec:	4604      	mov	r4, r0
 800bfee:	460d      	mov	r5, r1
 800bff0:	b976      	cbnz	r6, 800c010 <_Balloc+0x28>
 800bff2:	2010      	movs	r0, #16
 800bff4:	f7ff ff42 	bl	800be7c <malloc>
 800bff8:	4602      	mov	r2, r0
 800bffa:	61e0      	str	r0, [r4, #28]
 800bffc:	b920      	cbnz	r0, 800c008 <_Balloc+0x20>
 800bffe:	4b18      	ldr	r3, [pc, #96]	@ (800c060 <_Balloc+0x78>)
 800c000:	4818      	ldr	r0, [pc, #96]	@ (800c064 <_Balloc+0x7c>)
 800c002:	216b      	movs	r1, #107	@ 0x6b
 800c004:	f000 fdf4 	bl	800cbf0 <__assert_func>
 800c008:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c00c:	6006      	str	r6, [r0, #0]
 800c00e:	60c6      	str	r6, [r0, #12]
 800c010:	69e6      	ldr	r6, [r4, #28]
 800c012:	68f3      	ldr	r3, [r6, #12]
 800c014:	b183      	cbz	r3, 800c038 <_Balloc+0x50>
 800c016:	69e3      	ldr	r3, [r4, #28]
 800c018:	68db      	ldr	r3, [r3, #12]
 800c01a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c01e:	b9b8      	cbnz	r0, 800c050 <_Balloc+0x68>
 800c020:	2101      	movs	r1, #1
 800c022:	fa01 f605 	lsl.w	r6, r1, r5
 800c026:	1d72      	adds	r2, r6, #5
 800c028:	0092      	lsls	r2, r2, #2
 800c02a:	4620      	mov	r0, r4
 800c02c:	f000 fdfe 	bl	800cc2c <_calloc_r>
 800c030:	b160      	cbz	r0, 800c04c <_Balloc+0x64>
 800c032:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c036:	e00e      	b.n	800c056 <_Balloc+0x6e>
 800c038:	2221      	movs	r2, #33	@ 0x21
 800c03a:	2104      	movs	r1, #4
 800c03c:	4620      	mov	r0, r4
 800c03e:	f000 fdf5 	bl	800cc2c <_calloc_r>
 800c042:	69e3      	ldr	r3, [r4, #28]
 800c044:	60f0      	str	r0, [r6, #12]
 800c046:	68db      	ldr	r3, [r3, #12]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d1e4      	bne.n	800c016 <_Balloc+0x2e>
 800c04c:	2000      	movs	r0, #0
 800c04e:	bd70      	pop	{r4, r5, r6, pc}
 800c050:	6802      	ldr	r2, [r0, #0]
 800c052:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c056:	2300      	movs	r3, #0
 800c058:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c05c:	e7f7      	b.n	800c04e <_Balloc+0x66>
 800c05e:	bf00      	nop
 800c060:	0800e31e 	.word	0x0800e31e
 800c064:	0800e39e 	.word	0x0800e39e

0800c068 <_Bfree>:
 800c068:	b570      	push	{r4, r5, r6, lr}
 800c06a:	69c6      	ldr	r6, [r0, #28]
 800c06c:	4605      	mov	r5, r0
 800c06e:	460c      	mov	r4, r1
 800c070:	b976      	cbnz	r6, 800c090 <_Bfree+0x28>
 800c072:	2010      	movs	r0, #16
 800c074:	f7ff ff02 	bl	800be7c <malloc>
 800c078:	4602      	mov	r2, r0
 800c07a:	61e8      	str	r0, [r5, #28]
 800c07c:	b920      	cbnz	r0, 800c088 <_Bfree+0x20>
 800c07e:	4b09      	ldr	r3, [pc, #36]	@ (800c0a4 <_Bfree+0x3c>)
 800c080:	4809      	ldr	r0, [pc, #36]	@ (800c0a8 <_Bfree+0x40>)
 800c082:	218f      	movs	r1, #143	@ 0x8f
 800c084:	f000 fdb4 	bl	800cbf0 <__assert_func>
 800c088:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c08c:	6006      	str	r6, [r0, #0]
 800c08e:	60c6      	str	r6, [r0, #12]
 800c090:	b13c      	cbz	r4, 800c0a2 <_Bfree+0x3a>
 800c092:	69eb      	ldr	r3, [r5, #28]
 800c094:	6862      	ldr	r2, [r4, #4]
 800c096:	68db      	ldr	r3, [r3, #12]
 800c098:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c09c:	6021      	str	r1, [r4, #0]
 800c09e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0a2:	bd70      	pop	{r4, r5, r6, pc}
 800c0a4:	0800e31e 	.word	0x0800e31e
 800c0a8:	0800e39e 	.word	0x0800e39e

0800c0ac <__multadd>:
 800c0ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0b0:	690d      	ldr	r5, [r1, #16]
 800c0b2:	4607      	mov	r7, r0
 800c0b4:	460c      	mov	r4, r1
 800c0b6:	461e      	mov	r6, r3
 800c0b8:	f101 0c14 	add.w	ip, r1, #20
 800c0bc:	2000      	movs	r0, #0
 800c0be:	f8dc 3000 	ldr.w	r3, [ip]
 800c0c2:	b299      	uxth	r1, r3
 800c0c4:	fb02 6101 	mla	r1, r2, r1, r6
 800c0c8:	0c1e      	lsrs	r6, r3, #16
 800c0ca:	0c0b      	lsrs	r3, r1, #16
 800c0cc:	fb02 3306 	mla	r3, r2, r6, r3
 800c0d0:	b289      	uxth	r1, r1
 800c0d2:	3001      	adds	r0, #1
 800c0d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c0d8:	4285      	cmp	r5, r0
 800c0da:	f84c 1b04 	str.w	r1, [ip], #4
 800c0de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c0e2:	dcec      	bgt.n	800c0be <__multadd+0x12>
 800c0e4:	b30e      	cbz	r6, 800c12a <__multadd+0x7e>
 800c0e6:	68a3      	ldr	r3, [r4, #8]
 800c0e8:	42ab      	cmp	r3, r5
 800c0ea:	dc19      	bgt.n	800c120 <__multadd+0x74>
 800c0ec:	6861      	ldr	r1, [r4, #4]
 800c0ee:	4638      	mov	r0, r7
 800c0f0:	3101      	adds	r1, #1
 800c0f2:	f7ff ff79 	bl	800bfe8 <_Balloc>
 800c0f6:	4680      	mov	r8, r0
 800c0f8:	b928      	cbnz	r0, 800c106 <__multadd+0x5a>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	4b0c      	ldr	r3, [pc, #48]	@ (800c130 <__multadd+0x84>)
 800c0fe:	480d      	ldr	r0, [pc, #52]	@ (800c134 <__multadd+0x88>)
 800c100:	21ba      	movs	r1, #186	@ 0xba
 800c102:	f000 fd75 	bl	800cbf0 <__assert_func>
 800c106:	6922      	ldr	r2, [r4, #16]
 800c108:	3202      	adds	r2, #2
 800c10a:	f104 010c 	add.w	r1, r4, #12
 800c10e:	0092      	lsls	r2, r2, #2
 800c110:	300c      	adds	r0, #12
 800c112:	f7ff f80e 	bl	800b132 <memcpy>
 800c116:	4621      	mov	r1, r4
 800c118:	4638      	mov	r0, r7
 800c11a:	f7ff ffa5 	bl	800c068 <_Bfree>
 800c11e:	4644      	mov	r4, r8
 800c120:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c124:	3501      	adds	r5, #1
 800c126:	615e      	str	r6, [r3, #20]
 800c128:	6125      	str	r5, [r4, #16]
 800c12a:	4620      	mov	r0, r4
 800c12c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c130:	0800e38d 	.word	0x0800e38d
 800c134:	0800e39e 	.word	0x0800e39e

0800c138 <__hi0bits>:
 800c138:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c13c:	4603      	mov	r3, r0
 800c13e:	bf36      	itet	cc
 800c140:	0403      	lslcc	r3, r0, #16
 800c142:	2000      	movcs	r0, #0
 800c144:	2010      	movcc	r0, #16
 800c146:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c14a:	bf3c      	itt	cc
 800c14c:	021b      	lslcc	r3, r3, #8
 800c14e:	3008      	addcc	r0, #8
 800c150:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c154:	bf3c      	itt	cc
 800c156:	011b      	lslcc	r3, r3, #4
 800c158:	3004      	addcc	r0, #4
 800c15a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c15e:	bf3c      	itt	cc
 800c160:	009b      	lslcc	r3, r3, #2
 800c162:	3002      	addcc	r0, #2
 800c164:	2b00      	cmp	r3, #0
 800c166:	db05      	blt.n	800c174 <__hi0bits+0x3c>
 800c168:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c16c:	f100 0001 	add.w	r0, r0, #1
 800c170:	bf08      	it	eq
 800c172:	2020      	moveq	r0, #32
 800c174:	4770      	bx	lr

0800c176 <__lo0bits>:
 800c176:	6803      	ldr	r3, [r0, #0]
 800c178:	4602      	mov	r2, r0
 800c17a:	f013 0007 	ands.w	r0, r3, #7
 800c17e:	d00b      	beq.n	800c198 <__lo0bits+0x22>
 800c180:	07d9      	lsls	r1, r3, #31
 800c182:	d421      	bmi.n	800c1c8 <__lo0bits+0x52>
 800c184:	0798      	lsls	r0, r3, #30
 800c186:	bf49      	itett	mi
 800c188:	085b      	lsrmi	r3, r3, #1
 800c18a:	089b      	lsrpl	r3, r3, #2
 800c18c:	2001      	movmi	r0, #1
 800c18e:	6013      	strmi	r3, [r2, #0]
 800c190:	bf5c      	itt	pl
 800c192:	6013      	strpl	r3, [r2, #0]
 800c194:	2002      	movpl	r0, #2
 800c196:	4770      	bx	lr
 800c198:	b299      	uxth	r1, r3
 800c19a:	b909      	cbnz	r1, 800c1a0 <__lo0bits+0x2a>
 800c19c:	0c1b      	lsrs	r3, r3, #16
 800c19e:	2010      	movs	r0, #16
 800c1a0:	b2d9      	uxtb	r1, r3
 800c1a2:	b909      	cbnz	r1, 800c1a8 <__lo0bits+0x32>
 800c1a4:	3008      	adds	r0, #8
 800c1a6:	0a1b      	lsrs	r3, r3, #8
 800c1a8:	0719      	lsls	r1, r3, #28
 800c1aa:	bf04      	itt	eq
 800c1ac:	091b      	lsreq	r3, r3, #4
 800c1ae:	3004      	addeq	r0, #4
 800c1b0:	0799      	lsls	r1, r3, #30
 800c1b2:	bf04      	itt	eq
 800c1b4:	089b      	lsreq	r3, r3, #2
 800c1b6:	3002      	addeq	r0, #2
 800c1b8:	07d9      	lsls	r1, r3, #31
 800c1ba:	d403      	bmi.n	800c1c4 <__lo0bits+0x4e>
 800c1bc:	085b      	lsrs	r3, r3, #1
 800c1be:	f100 0001 	add.w	r0, r0, #1
 800c1c2:	d003      	beq.n	800c1cc <__lo0bits+0x56>
 800c1c4:	6013      	str	r3, [r2, #0]
 800c1c6:	4770      	bx	lr
 800c1c8:	2000      	movs	r0, #0
 800c1ca:	4770      	bx	lr
 800c1cc:	2020      	movs	r0, #32
 800c1ce:	4770      	bx	lr

0800c1d0 <__i2b>:
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	2101      	movs	r1, #1
 800c1d6:	f7ff ff07 	bl	800bfe8 <_Balloc>
 800c1da:	4602      	mov	r2, r0
 800c1dc:	b928      	cbnz	r0, 800c1ea <__i2b+0x1a>
 800c1de:	4b05      	ldr	r3, [pc, #20]	@ (800c1f4 <__i2b+0x24>)
 800c1e0:	4805      	ldr	r0, [pc, #20]	@ (800c1f8 <__i2b+0x28>)
 800c1e2:	f240 1145 	movw	r1, #325	@ 0x145
 800c1e6:	f000 fd03 	bl	800cbf0 <__assert_func>
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	6144      	str	r4, [r0, #20]
 800c1ee:	6103      	str	r3, [r0, #16]
 800c1f0:	bd10      	pop	{r4, pc}
 800c1f2:	bf00      	nop
 800c1f4:	0800e38d 	.word	0x0800e38d
 800c1f8:	0800e39e 	.word	0x0800e39e

0800c1fc <__multiply>:
 800c1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c200:	4614      	mov	r4, r2
 800c202:	690a      	ldr	r2, [r1, #16]
 800c204:	6923      	ldr	r3, [r4, #16]
 800c206:	429a      	cmp	r2, r3
 800c208:	bfa8      	it	ge
 800c20a:	4623      	movge	r3, r4
 800c20c:	460f      	mov	r7, r1
 800c20e:	bfa4      	itt	ge
 800c210:	460c      	movge	r4, r1
 800c212:	461f      	movge	r7, r3
 800c214:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c218:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c21c:	68a3      	ldr	r3, [r4, #8]
 800c21e:	6861      	ldr	r1, [r4, #4]
 800c220:	eb0a 0609 	add.w	r6, sl, r9
 800c224:	42b3      	cmp	r3, r6
 800c226:	b085      	sub	sp, #20
 800c228:	bfb8      	it	lt
 800c22a:	3101      	addlt	r1, #1
 800c22c:	f7ff fedc 	bl	800bfe8 <_Balloc>
 800c230:	b930      	cbnz	r0, 800c240 <__multiply+0x44>
 800c232:	4602      	mov	r2, r0
 800c234:	4b44      	ldr	r3, [pc, #272]	@ (800c348 <__multiply+0x14c>)
 800c236:	4845      	ldr	r0, [pc, #276]	@ (800c34c <__multiply+0x150>)
 800c238:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c23c:	f000 fcd8 	bl	800cbf0 <__assert_func>
 800c240:	f100 0514 	add.w	r5, r0, #20
 800c244:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c248:	462b      	mov	r3, r5
 800c24a:	2200      	movs	r2, #0
 800c24c:	4543      	cmp	r3, r8
 800c24e:	d321      	bcc.n	800c294 <__multiply+0x98>
 800c250:	f107 0114 	add.w	r1, r7, #20
 800c254:	f104 0214 	add.w	r2, r4, #20
 800c258:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c25c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c260:	9302      	str	r3, [sp, #8]
 800c262:	1b13      	subs	r3, r2, r4
 800c264:	3b15      	subs	r3, #21
 800c266:	f023 0303 	bic.w	r3, r3, #3
 800c26a:	3304      	adds	r3, #4
 800c26c:	f104 0715 	add.w	r7, r4, #21
 800c270:	42ba      	cmp	r2, r7
 800c272:	bf38      	it	cc
 800c274:	2304      	movcc	r3, #4
 800c276:	9301      	str	r3, [sp, #4]
 800c278:	9b02      	ldr	r3, [sp, #8]
 800c27a:	9103      	str	r1, [sp, #12]
 800c27c:	428b      	cmp	r3, r1
 800c27e:	d80c      	bhi.n	800c29a <__multiply+0x9e>
 800c280:	2e00      	cmp	r6, #0
 800c282:	dd03      	ble.n	800c28c <__multiply+0x90>
 800c284:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d05b      	beq.n	800c344 <__multiply+0x148>
 800c28c:	6106      	str	r6, [r0, #16]
 800c28e:	b005      	add	sp, #20
 800c290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c294:	f843 2b04 	str.w	r2, [r3], #4
 800c298:	e7d8      	b.n	800c24c <__multiply+0x50>
 800c29a:	f8b1 a000 	ldrh.w	sl, [r1]
 800c29e:	f1ba 0f00 	cmp.w	sl, #0
 800c2a2:	d024      	beq.n	800c2ee <__multiply+0xf2>
 800c2a4:	f104 0e14 	add.w	lr, r4, #20
 800c2a8:	46a9      	mov	r9, r5
 800c2aa:	f04f 0c00 	mov.w	ip, #0
 800c2ae:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2b2:	f8d9 3000 	ldr.w	r3, [r9]
 800c2b6:	fa1f fb87 	uxth.w	fp, r7
 800c2ba:	b29b      	uxth	r3, r3
 800c2bc:	fb0a 330b 	mla	r3, sl, fp, r3
 800c2c0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c2c4:	f8d9 7000 	ldr.w	r7, [r9]
 800c2c8:	4463      	add	r3, ip
 800c2ca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c2ce:	fb0a c70b 	mla	r7, sl, fp, ip
 800c2d2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c2d6:	b29b      	uxth	r3, r3
 800c2d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c2dc:	4572      	cmp	r2, lr
 800c2de:	f849 3b04 	str.w	r3, [r9], #4
 800c2e2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c2e6:	d8e2      	bhi.n	800c2ae <__multiply+0xb2>
 800c2e8:	9b01      	ldr	r3, [sp, #4]
 800c2ea:	f845 c003 	str.w	ip, [r5, r3]
 800c2ee:	9b03      	ldr	r3, [sp, #12]
 800c2f0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c2f4:	3104      	adds	r1, #4
 800c2f6:	f1b9 0f00 	cmp.w	r9, #0
 800c2fa:	d021      	beq.n	800c340 <__multiply+0x144>
 800c2fc:	682b      	ldr	r3, [r5, #0]
 800c2fe:	f104 0c14 	add.w	ip, r4, #20
 800c302:	46ae      	mov	lr, r5
 800c304:	f04f 0a00 	mov.w	sl, #0
 800c308:	f8bc b000 	ldrh.w	fp, [ip]
 800c30c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c310:	fb09 770b 	mla	r7, r9, fp, r7
 800c314:	4457      	add	r7, sl
 800c316:	b29b      	uxth	r3, r3
 800c318:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c31c:	f84e 3b04 	str.w	r3, [lr], #4
 800c320:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c324:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c328:	f8be 3000 	ldrh.w	r3, [lr]
 800c32c:	fb09 330a 	mla	r3, r9, sl, r3
 800c330:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c334:	4562      	cmp	r2, ip
 800c336:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c33a:	d8e5      	bhi.n	800c308 <__multiply+0x10c>
 800c33c:	9f01      	ldr	r7, [sp, #4]
 800c33e:	51eb      	str	r3, [r5, r7]
 800c340:	3504      	adds	r5, #4
 800c342:	e799      	b.n	800c278 <__multiply+0x7c>
 800c344:	3e01      	subs	r6, #1
 800c346:	e79b      	b.n	800c280 <__multiply+0x84>
 800c348:	0800e38d 	.word	0x0800e38d
 800c34c:	0800e39e 	.word	0x0800e39e

0800c350 <__pow5mult>:
 800c350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c354:	4615      	mov	r5, r2
 800c356:	f012 0203 	ands.w	r2, r2, #3
 800c35a:	4607      	mov	r7, r0
 800c35c:	460e      	mov	r6, r1
 800c35e:	d007      	beq.n	800c370 <__pow5mult+0x20>
 800c360:	4c25      	ldr	r4, [pc, #148]	@ (800c3f8 <__pow5mult+0xa8>)
 800c362:	3a01      	subs	r2, #1
 800c364:	2300      	movs	r3, #0
 800c366:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c36a:	f7ff fe9f 	bl	800c0ac <__multadd>
 800c36e:	4606      	mov	r6, r0
 800c370:	10ad      	asrs	r5, r5, #2
 800c372:	d03d      	beq.n	800c3f0 <__pow5mult+0xa0>
 800c374:	69fc      	ldr	r4, [r7, #28]
 800c376:	b97c      	cbnz	r4, 800c398 <__pow5mult+0x48>
 800c378:	2010      	movs	r0, #16
 800c37a:	f7ff fd7f 	bl	800be7c <malloc>
 800c37e:	4602      	mov	r2, r0
 800c380:	61f8      	str	r0, [r7, #28]
 800c382:	b928      	cbnz	r0, 800c390 <__pow5mult+0x40>
 800c384:	4b1d      	ldr	r3, [pc, #116]	@ (800c3fc <__pow5mult+0xac>)
 800c386:	481e      	ldr	r0, [pc, #120]	@ (800c400 <__pow5mult+0xb0>)
 800c388:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c38c:	f000 fc30 	bl	800cbf0 <__assert_func>
 800c390:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c394:	6004      	str	r4, [r0, #0]
 800c396:	60c4      	str	r4, [r0, #12]
 800c398:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c39c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3a0:	b94c      	cbnz	r4, 800c3b6 <__pow5mult+0x66>
 800c3a2:	f240 2171 	movw	r1, #625	@ 0x271
 800c3a6:	4638      	mov	r0, r7
 800c3a8:	f7ff ff12 	bl	800c1d0 <__i2b>
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3b2:	4604      	mov	r4, r0
 800c3b4:	6003      	str	r3, [r0, #0]
 800c3b6:	f04f 0900 	mov.w	r9, #0
 800c3ba:	07eb      	lsls	r3, r5, #31
 800c3bc:	d50a      	bpl.n	800c3d4 <__pow5mult+0x84>
 800c3be:	4631      	mov	r1, r6
 800c3c0:	4622      	mov	r2, r4
 800c3c2:	4638      	mov	r0, r7
 800c3c4:	f7ff ff1a 	bl	800c1fc <__multiply>
 800c3c8:	4631      	mov	r1, r6
 800c3ca:	4680      	mov	r8, r0
 800c3cc:	4638      	mov	r0, r7
 800c3ce:	f7ff fe4b 	bl	800c068 <_Bfree>
 800c3d2:	4646      	mov	r6, r8
 800c3d4:	106d      	asrs	r5, r5, #1
 800c3d6:	d00b      	beq.n	800c3f0 <__pow5mult+0xa0>
 800c3d8:	6820      	ldr	r0, [r4, #0]
 800c3da:	b938      	cbnz	r0, 800c3ec <__pow5mult+0x9c>
 800c3dc:	4622      	mov	r2, r4
 800c3de:	4621      	mov	r1, r4
 800c3e0:	4638      	mov	r0, r7
 800c3e2:	f7ff ff0b 	bl	800c1fc <__multiply>
 800c3e6:	6020      	str	r0, [r4, #0]
 800c3e8:	f8c0 9000 	str.w	r9, [r0]
 800c3ec:	4604      	mov	r4, r0
 800c3ee:	e7e4      	b.n	800c3ba <__pow5mult+0x6a>
 800c3f0:	4630      	mov	r0, r6
 800c3f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3f6:	bf00      	nop
 800c3f8:	0800e3f8 	.word	0x0800e3f8
 800c3fc:	0800e31e 	.word	0x0800e31e
 800c400:	0800e39e 	.word	0x0800e39e

0800c404 <__lshift>:
 800c404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c408:	460c      	mov	r4, r1
 800c40a:	6849      	ldr	r1, [r1, #4]
 800c40c:	6923      	ldr	r3, [r4, #16]
 800c40e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c412:	68a3      	ldr	r3, [r4, #8]
 800c414:	4607      	mov	r7, r0
 800c416:	4691      	mov	r9, r2
 800c418:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c41c:	f108 0601 	add.w	r6, r8, #1
 800c420:	42b3      	cmp	r3, r6
 800c422:	db0b      	blt.n	800c43c <__lshift+0x38>
 800c424:	4638      	mov	r0, r7
 800c426:	f7ff fddf 	bl	800bfe8 <_Balloc>
 800c42a:	4605      	mov	r5, r0
 800c42c:	b948      	cbnz	r0, 800c442 <__lshift+0x3e>
 800c42e:	4602      	mov	r2, r0
 800c430:	4b28      	ldr	r3, [pc, #160]	@ (800c4d4 <__lshift+0xd0>)
 800c432:	4829      	ldr	r0, [pc, #164]	@ (800c4d8 <__lshift+0xd4>)
 800c434:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c438:	f000 fbda 	bl	800cbf0 <__assert_func>
 800c43c:	3101      	adds	r1, #1
 800c43e:	005b      	lsls	r3, r3, #1
 800c440:	e7ee      	b.n	800c420 <__lshift+0x1c>
 800c442:	2300      	movs	r3, #0
 800c444:	f100 0114 	add.w	r1, r0, #20
 800c448:	f100 0210 	add.w	r2, r0, #16
 800c44c:	4618      	mov	r0, r3
 800c44e:	4553      	cmp	r3, sl
 800c450:	db33      	blt.n	800c4ba <__lshift+0xb6>
 800c452:	6920      	ldr	r0, [r4, #16]
 800c454:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c458:	f104 0314 	add.w	r3, r4, #20
 800c45c:	f019 091f 	ands.w	r9, r9, #31
 800c460:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c464:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c468:	d02b      	beq.n	800c4c2 <__lshift+0xbe>
 800c46a:	f1c9 0e20 	rsb	lr, r9, #32
 800c46e:	468a      	mov	sl, r1
 800c470:	2200      	movs	r2, #0
 800c472:	6818      	ldr	r0, [r3, #0]
 800c474:	fa00 f009 	lsl.w	r0, r0, r9
 800c478:	4310      	orrs	r0, r2
 800c47a:	f84a 0b04 	str.w	r0, [sl], #4
 800c47e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c482:	459c      	cmp	ip, r3
 800c484:	fa22 f20e 	lsr.w	r2, r2, lr
 800c488:	d8f3      	bhi.n	800c472 <__lshift+0x6e>
 800c48a:	ebac 0304 	sub.w	r3, ip, r4
 800c48e:	3b15      	subs	r3, #21
 800c490:	f023 0303 	bic.w	r3, r3, #3
 800c494:	3304      	adds	r3, #4
 800c496:	f104 0015 	add.w	r0, r4, #21
 800c49a:	4584      	cmp	ip, r0
 800c49c:	bf38      	it	cc
 800c49e:	2304      	movcc	r3, #4
 800c4a0:	50ca      	str	r2, [r1, r3]
 800c4a2:	b10a      	cbz	r2, 800c4a8 <__lshift+0xa4>
 800c4a4:	f108 0602 	add.w	r6, r8, #2
 800c4a8:	3e01      	subs	r6, #1
 800c4aa:	4638      	mov	r0, r7
 800c4ac:	612e      	str	r6, [r5, #16]
 800c4ae:	4621      	mov	r1, r4
 800c4b0:	f7ff fdda 	bl	800c068 <_Bfree>
 800c4b4:	4628      	mov	r0, r5
 800c4b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800c4be:	3301      	adds	r3, #1
 800c4c0:	e7c5      	b.n	800c44e <__lshift+0x4a>
 800c4c2:	3904      	subs	r1, #4
 800c4c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800c4cc:	459c      	cmp	ip, r3
 800c4ce:	d8f9      	bhi.n	800c4c4 <__lshift+0xc0>
 800c4d0:	e7ea      	b.n	800c4a8 <__lshift+0xa4>
 800c4d2:	bf00      	nop
 800c4d4:	0800e38d 	.word	0x0800e38d
 800c4d8:	0800e39e 	.word	0x0800e39e

0800c4dc <__mcmp>:
 800c4dc:	690a      	ldr	r2, [r1, #16]
 800c4de:	4603      	mov	r3, r0
 800c4e0:	6900      	ldr	r0, [r0, #16]
 800c4e2:	1a80      	subs	r0, r0, r2
 800c4e4:	b530      	push	{r4, r5, lr}
 800c4e6:	d10e      	bne.n	800c506 <__mcmp+0x2a>
 800c4e8:	3314      	adds	r3, #20
 800c4ea:	3114      	adds	r1, #20
 800c4ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c4f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c4f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c4f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c4fc:	4295      	cmp	r5, r2
 800c4fe:	d003      	beq.n	800c508 <__mcmp+0x2c>
 800c500:	d205      	bcs.n	800c50e <__mcmp+0x32>
 800c502:	f04f 30ff 	mov.w	r0, #4294967295
 800c506:	bd30      	pop	{r4, r5, pc}
 800c508:	42a3      	cmp	r3, r4
 800c50a:	d3f3      	bcc.n	800c4f4 <__mcmp+0x18>
 800c50c:	e7fb      	b.n	800c506 <__mcmp+0x2a>
 800c50e:	2001      	movs	r0, #1
 800c510:	e7f9      	b.n	800c506 <__mcmp+0x2a>
	...

0800c514 <__mdiff>:
 800c514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c518:	4689      	mov	r9, r1
 800c51a:	4606      	mov	r6, r0
 800c51c:	4611      	mov	r1, r2
 800c51e:	4648      	mov	r0, r9
 800c520:	4614      	mov	r4, r2
 800c522:	f7ff ffdb 	bl	800c4dc <__mcmp>
 800c526:	1e05      	subs	r5, r0, #0
 800c528:	d112      	bne.n	800c550 <__mdiff+0x3c>
 800c52a:	4629      	mov	r1, r5
 800c52c:	4630      	mov	r0, r6
 800c52e:	f7ff fd5b 	bl	800bfe8 <_Balloc>
 800c532:	4602      	mov	r2, r0
 800c534:	b928      	cbnz	r0, 800c542 <__mdiff+0x2e>
 800c536:	4b3f      	ldr	r3, [pc, #252]	@ (800c634 <__mdiff+0x120>)
 800c538:	f240 2137 	movw	r1, #567	@ 0x237
 800c53c:	483e      	ldr	r0, [pc, #248]	@ (800c638 <__mdiff+0x124>)
 800c53e:	f000 fb57 	bl	800cbf0 <__assert_func>
 800c542:	2301      	movs	r3, #1
 800c544:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c548:	4610      	mov	r0, r2
 800c54a:	b003      	add	sp, #12
 800c54c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c550:	bfbc      	itt	lt
 800c552:	464b      	movlt	r3, r9
 800c554:	46a1      	movlt	r9, r4
 800c556:	4630      	mov	r0, r6
 800c558:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c55c:	bfba      	itte	lt
 800c55e:	461c      	movlt	r4, r3
 800c560:	2501      	movlt	r5, #1
 800c562:	2500      	movge	r5, #0
 800c564:	f7ff fd40 	bl	800bfe8 <_Balloc>
 800c568:	4602      	mov	r2, r0
 800c56a:	b918      	cbnz	r0, 800c574 <__mdiff+0x60>
 800c56c:	4b31      	ldr	r3, [pc, #196]	@ (800c634 <__mdiff+0x120>)
 800c56e:	f240 2145 	movw	r1, #581	@ 0x245
 800c572:	e7e3      	b.n	800c53c <__mdiff+0x28>
 800c574:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c578:	6926      	ldr	r6, [r4, #16]
 800c57a:	60c5      	str	r5, [r0, #12]
 800c57c:	f109 0310 	add.w	r3, r9, #16
 800c580:	f109 0514 	add.w	r5, r9, #20
 800c584:	f104 0e14 	add.w	lr, r4, #20
 800c588:	f100 0b14 	add.w	fp, r0, #20
 800c58c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c590:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c594:	9301      	str	r3, [sp, #4]
 800c596:	46d9      	mov	r9, fp
 800c598:	f04f 0c00 	mov.w	ip, #0
 800c59c:	9b01      	ldr	r3, [sp, #4]
 800c59e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c5a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c5a6:	9301      	str	r3, [sp, #4]
 800c5a8:	fa1f f38a 	uxth.w	r3, sl
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	b283      	uxth	r3, r0
 800c5b0:	1acb      	subs	r3, r1, r3
 800c5b2:	0c00      	lsrs	r0, r0, #16
 800c5b4:	4463      	add	r3, ip
 800c5b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c5ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c5be:	b29b      	uxth	r3, r3
 800c5c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c5c4:	4576      	cmp	r6, lr
 800c5c6:	f849 3b04 	str.w	r3, [r9], #4
 800c5ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c5ce:	d8e5      	bhi.n	800c59c <__mdiff+0x88>
 800c5d0:	1b33      	subs	r3, r6, r4
 800c5d2:	3b15      	subs	r3, #21
 800c5d4:	f023 0303 	bic.w	r3, r3, #3
 800c5d8:	3415      	adds	r4, #21
 800c5da:	3304      	adds	r3, #4
 800c5dc:	42a6      	cmp	r6, r4
 800c5de:	bf38      	it	cc
 800c5e0:	2304      	movcc	r3, #4
 800c5e2:	441d      	add	r5, r3
 800c5e4:	445b      	add	r3, fp
 800c5e6:	461e      	mov	r6, r3
 800c5e8:	462c      	mov	r4, r5
 800c5ea:	4544      	cmp	r4, r8
 800c5ec:	d30e      	bcc.n	800c60c <__mdiff+0xf8>
 800c5ee:	f108 0103 	add.w	r1, r8, #3
 800c5f2:	1b49      	subs	r1, r1, r5
 800c5f4:	f021 0103 	bic.w	r1, r1, #3
 800c5f8:	3d03      	subs	r5, #3
 800c5fa:	45a8      	cmp	r8, r5
 800c5fc:	bf38      	it	cc
 800c5fe:	2100      	movcc	r1, #0
 800c600:	440b      	add	r3, r1
 800c602:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c606:	b191      	cbz	r1, 800c62e <__mdiff+0x11a>
 800c608:	6117      	str	r7, [r2, #16]
 800c60a:	e79d      	b.n	800c548 <__mdiff+0x34>
 800c60c:	f854 1b04 	ldr.w	r1, [r4], #4
 800c610:	46e6      	mov	lr, ip
 800c612:	0c08      	lsrs	r0, r1, #16
 800c614:	fa1c fc81 	uxtah	ip, ip, r1
 800c618:	4471      	add	r1, lr
 800c61a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c61e:	b289      	uxth	r1, r1
 800c620:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c624:	f846 1b04 	str.w	r1, [r6], #4
 800c628:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c62c:	e7dd      	b.n	800c5ea <__mdiff+0xd6>
 800c62e:	3f01      	subs	r7, #1
 800c630:	e7e7      	b.n	800c602 <__mdiff+0xee>
 800c632:	bf00      	nop
 800c634:	0800e38d 	.word	0x0800e38d
 800c638:	0800e39e 	.word	0x0800e39e

0800c63c <__d2b>:
 800c63c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c640:	460f      	mov	r7, r1
 800c642:	2101      	movs	r1, #1
 800c644:	ec59 8b10 	vmov	r8, r9, d0
 800c648:	4616      	mov	r6, r2
 800c64a:	f7ff fccd 	bl	800bfe8 <_Balloc>
 800c64e:	4604      	mov	r4, r0
 800c650:	b930      	cbnz	r0, 800c660 <__d2b+0x24>
 800c652:	4602      	mov	r2, r0
 800c654:	4b23      	ldr	r3, [pc, #140]	@ (800c6e4 <__d2b+0xa8>)
 800c656:	4824      	ldr	r0, [pc, #144]	@ (800c6e8 <__d2b+0xac>)
 800c658:	f240 310f 	movw	r1, #783	@ 0x30f
 800c65c:	f000 fac8 	bl	800cbf0 <__assert_func>
 800c660:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c664:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c668:	b10d      	cbz	r5, 800c66e <__d2b+0x32>
 800c66a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c66e:	9301      	str	r3, [sp, #4]
 800c670:	f1b8 0300 	subs.w	r3, r8, #0
 800c674:	d023      	beq.n	800c6be <__d2b+0x82>
 800c676:	4668      	mov	r0, sp
 800c678:	9300      	str	r3, [sp, #0]
 800c67a:	f7ff fd7c 	bl	800c176 <__lo0bits>
 800c67e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c682:	b1d0      	cbz	r0, 800c6ba <__d2b+0x7e>
 800c684:	f1c0 0320 	rsb	r3, r0, #32
 800c688:	fa02 f303 	lsl.w	r3, r2, r3
 800c68c:	430b      	orrs	r3, r1
 800c68e:	40c2      	lsrs	r2, r0
 800c690:	6163      	str	r3, [r4, #20]
 800c692:	9201      	str	r2, [sp, #4]
 800c694:	9b01      	ldr	r3, [sp, #4]
 800c696:	61a3      	str	r3, [r4, #24]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	bf0c      	ite	eq
 800c69c:	2201      	moveq	r2, #1
 800c69e:	2202      	movne	r2, #2
 800c6a0:	6122      	str	r2, [r4, #16]
 800c6a2:	b1a5      	cbz	r5, 800c6ce <__d2b+0x92>
 800c6a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c6a8:	4405      	add	r5, r0
 800c6aa:	603d      	str	r5, [r7, #0]
 800c6ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c6b0:	6030      	str	r0, [r6, #0]
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	b003      	add	sp, #12
 800c6b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6ba:	6161      	str	r1, [r4, #20]
 800c6bc:	e7ea      	b.n	800c694 <__d2b+0x58>
 800c6be:	a801      	add	r0, sp, #4
 800c6c0:	f7ff fd59 	bl	800c176 <__lo0bits>
 800c6c4:	9b01      	ldr	r3, [sp, #4]
 800c6c6:	6163      	str	r3, [r4, #20]
 800c6c8:	3020      	adds	r0, #32
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	e7e8      	b.n	800c6a0 <__d2b+0x64>
 800c6ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c6d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c6d6:	6038      	str	r0, [r7, #0]
 800c6d8:	6918      	ldr	r0, [r3, #16]
 800c6da:	f7ff fd2d 	bl	800c138 <__hi0bits>
 800c6de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c6e2:	e7e5      	b.n	800c6b0 <__d2b+0x74>
 800c6e4:	0800e38d 	.word	0x0800e38d
 800c6e8:	0800e39e 	.word	0x0800e39e

0800c6ec <__sfputc_r>:
 800c6ec:	6893      	ldr	r3, [r2, #8]
 800c6ee:	3b01      	subs	r3, #1
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	b410      	push	{r4}
 800c6f4:	6093      	str	r3, [r2, #8]
 800c6f6:	da08      	bge.n	800c70a <__sfputc_r+0x1e>
 800c6f8:	6994      	ldr	r4, [r2, #24]
 800c6fa:	42a3      	cmp	r3, r4
 800c6fc:	db01      	blt.n	800c702 <__sfputc_r+0x16>
 800c6fe:	290a      	cmp	r1, #10
 800c700:	d103      	bne.n	800c70a <__sfputc_r+0x1e>
 800c702:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c706:	f7fe bbdc 	b.w	800aec2 <__swbuf_r>
 800c70a:	6813      	ldr	r3, [r2, #0]
 800c70c:	1c58      	adds	r0, r3, #1
 800c70e:	6010      	str	r0, [r2, #0]
 800c710:	7019      	strb	r1, [r3, #0]
 800c712:	4608      	mov	r0, r1
 800c714:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c718:	4770      	bx	lr

0800c71a <__sfputs_r>:
 800c71a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c71c:	4606      	mov	r6, r0
 800c71e:	460f      	mov	r7, r1
 800c720:	4614      	mov	r4, r2
 800c722:	18d5      	adds	r5, r2, r3
 800c724:	42ac      	cmp	r4, r5
 800c726:	d101      	bne.n	800c72c <__sfputs_r+0x12>
 800c728:	2000      	movs	r0, #0
 800c72a:	e007      	b.n	800c73c <__sfputs_r+0x22>
 800c72c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c730:	463a      	mov	r2, r7
 800c732:	4630      	mov	r0, r6
 800c734:	f7ff ffda 	bl	800c6ec <__sfputc_r>
 800c738:	1c43      	adds	r3, r0, #1
 800c73a:	d1f3      	bne.n	800c724 <__sfputs_r+0xa>
 800c73c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c740 <_vfiprintf_r>:
 800c740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c744:	460d      	mov	r5, r1
 800c746:	b09d      	sub	sp, #116	@ 0x74
 800c748:	4614      	mov	r4, r2
 800c74a:	4698      	mov	r8, r3
 800c74c:	4606      	mov	r6, r0
 800c74e:	b118      	cbz	r0, 800c758 <_vfiprintf_r+0x18>
 800c750:	6a03      	ldr	r3, [r0, #32]
 800c752:	b90b      	cbnz	r3, 800c758 <_vfiprintf_r+0x18>
 800c754:	f7fe facc 	bl	800acf0 <__sinit>
 800c758:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c75a:	07d9      	lsls	r1, r3, #31
 800c75c:	d405      	bmi.n	800c76a <_vfiprintf_r+0x2a>
 800c75e:	89ab      	ldrh	r3, [r5, #12]
 800c760:	059a      	lsls	r2, r3, #22
 800c762:	d402      	bmi.n	800c76a <_vfiprintf_r+0x2a>
 800c764:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c766:	f7fe fce2 	bl	800b12e <__retarget_lock_acquire_recursive>
 800c76a:	89ab      	ldrh	r3, [r5, #12]
 800c76c:	071b      	lsls	r3, r3, #28
 800c76e:	d501      	bpl.n	800c774 <_vfiprintf_r+0x34>
 800c770:	692b      	ldr	r3, [r5, #16]
 800c772:	b99b      	cbnz	r3, 800c79c <_vfiprintf_r+0x5c>
 800c774:	4629      	mov	r1, r5
 800c776:	4630      	mov	r0, r6
 800c778:	f7fe fbe2 	bl	800af40 <__swsetup_r>
 800c77c:	b170      	cbz	r0, 800c79c <_vfiprintf_r+0x5c>
 800c77e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c780:	07dc      	lsls	r4, r3, #31
 800c782:	d504      	bpl.n	800c78e <_vfiprintf_r+0x4e>
 800c784:	f04f 30ff 	mov.w	r0, #4294967295
 800c788:	b01d      	add	sp, #116	@ 0x74
 800c78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c78e:	89ab      	ldrh	r3, [r5, #12]
 800c790:	0598      	lsls	r0, r3, #22
 800c792:	d4f7      	bmi.n	800c784 <_vfiprintf_r+0x44>
 800c794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c796:	f7fe fccb 	bl	800b130 <__retarget_lock_release_recursive>
 800c79a:	e7f3      	b.n	800c784 <_vfiprintf_r+0x44>
 800c79c:	2300      	movs	r3, #0
 800c79e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7a0:	2320      	movs	r3, #32
 800c7a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c7a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c7aa:	2330      	movs	r3, #48	@ 0x30
 800c7ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c95c <_vfiprintf_r+0x21c>
 800c7b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c7b4:	f04f 0901 	mov.w	r9, #1
 800c7b8:	4623      	mov	r3, r4
 800c7ba:	469a      	mov	sl, r3
 800c7bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7c0:	b10a      	cbz	r2, 800c7c6 <_vfiprintf_r+0x86>
 800c7c2:	2a25      	cmp	r2, #37	@ 0x25
 800c7c4:	d1f9      	bne.n	800c7ba <_vfiprintf_r+0x7a>
 800c7c6:	ebba 0b04 	subs.w	fp, sl, r4
 800c7ca:	d00b      	beq.n	800c7e4 <_vfiprintf_r+0xa4>
 800c7cc:	465b      	mov	r3, fp
 800c7ce:	4622      	mov	r2, r4
 800c7d0:	4629      	mov	r1, r5
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	f7ff ffa1 	bl	800c71a <__sfputs_r>
 800c7d8:	3001      	adds	r0, #1
 800c7da:	f000 80a7 	beq.w	800c92c <_vfiprintf_r+0x1ec>
 800c7de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7e0:	445a      	add	r2, fp
 800c7e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	f000 809f 	beq.w	800c92c <_vfiprintf_r+0x1ec>
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	f04f 32ff 	mov.w	r2, #4294967295
 800c7f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c7f8:	f10a 0a01 	add.w	sl, sl, #1
 800c7fc:	9304      	str	r3, [sp, #16]
 800c7fe:	9307      	str	r3, [sp, #28]
 800c800:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c804:	931a      	str	r3, [sp, #104]	@ 0x68
 800c806:	4654      	mov	r4, sl
 800c808:	2205      	movs	r2, #5
 800c80a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c80e:	4853      	ldr	r0, [pc, #332]	@ (800c95c <_vfiprintf_r+0x21c>)
 800c810:	f7f3 fcfe 	bl	8000210 <memchr>
 800c814:	9a04      	ldr	r2, [sp, #16]
 800c816:	b9d8      	cbnz	r0, 800c850 <_vfiprintf_r+0x110>
 800c818:	06d1      	lsls	r1, r2, #27
 800c81a:	bf44      	itt	mi
 800c81c:	2320      	movmi	r3, #32
 800c81e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c822:	0713      	lsls	r3, r2, #28
 800c824:	bf44      	itt	mi
 800c826:	232b      	movmi	r3, #43	@ 0x2b
 800c828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c82c:	f89a 3000 	ldrb.w	r3, [sl]
 800c830:	2b2a      	cmp	r3, #42	@ 0x2a
 800c832:	d015      	beq.n	800c860 <_vfiprintf_r+0x120>
 800c834:	9a07      	ldr	r2, [sp, #28]
 800c836:	4654      	mov	r4, sl
 800c838:	2000      	movs	r0, #0
 800c83a:	f04f 0c0a 	mov.w	ip, #10
 800c83e:	4621      	mov	r1, r4
 800c840:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c844:	3b30      	subs	r3, #48	@ 0x30
 800c846:	2b09      	cmp	r3, #9
 800c848:	d94b      	bls.n	800c8e2 <_vfiprintf_r+0x1a2>
 800c84a:	b1b0      	cbz	r0, 800c87a <_vfiprintf_r+0x13a>
 800c84c:	9207      	str	r2, [sp, #28]
 800c84e:	e014      	b.n	800c87a <_vfiprintf_r+0x13a>
 800c850:	eba0 0308 	sub.w	r3, r0, r8
 800c854:	fa09 f303 	lsl.w	r3, r9, r3
 800c858:	4313      	orrs	r3, r2
 800c85a:	9304      	str	r3, [sp, #16]
 800c85c:	46a2      	mov	sl, r4
 800c85e:	e7d2      	b.n	800c806 <_vfiprintf_r+0xc6>
 800c860:	9b03      	ldr	r3, [sp, #12]
 800c862:	1d19      	adds	r1, r3, #4
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	9103      	str	r1, [sp, #12]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	bfbb      	ittet	lt
 800c86c:	425b      	neglt	r3, r3
 800c86e:	f042 0202 	orrlt.w	r2, r2, #2
 800c872:	9307      	strge	r3, [sp, #28]
 800c874:	9307      	strlt	r3, [sp, #28]
 800c876:	bfb8      	it	lt
 800c878:	9204      	strlt	r2, [sp, #16]
 800c87a:	7823      	ldrb	r3, [r4, #0]
 800c87c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c87e:	d10a      	bne.n	800c896 <_vfiprintf_r+0x156>
 800c880:	7863      	ldrb	r3, [r4, #1]
 800c882:	2b2a      	cmp	r3, #42	@ 0x2a
 800c884:	d132      	bne.n	800c8ec <_vfiprintf_r+0x1ac>
 800c886:	9b03      	ldr	r3, [sp, #12]
 800c888:	1d1a      	adds	r2, r3, #4
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	9203      	str	r2, [sp, #12]
 800c88e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c892:	3402      	adds	r4, #2
 800c894:	9305      	str	r3, [sp, #20]
 800c896:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c96c <_vfiprintf_r+0x22c>
 800c89a:	7821      	ldrb	r1, [r4, #0]
 800c89c:	2203      	movs	r2, #3
 800c89e:	4650      	mov	r0, sl
 800c8a0:	f7f3 fcb6 	bl	8000210 <memchr>
 800c8a4:	b138      	cbz	r0, 800c8b6 <_vfiprintf_r+0x176>
 800c8a6:	9b04      	ldr	r3, [sp, #16]
 800c8a8:	eba0 000a 	sub.w	r0, r0, sl
 800c8ac:	2240      	movs	r2, #64	@ 0x40
 800c8ae:	4082      	lsls	r2, r0
 800c8b0:	4313      	orrs	r3, r2
 800c8b2:	3401      	adds	r4, #1
 800c8b4:	9304      	str	r3, [sp, #16]
 800c8b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8ba:	4829      	ldr	r0, [pc, #164]	@ (800c960 <_vfiprintf_r+0x220>)
 800c8bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c8c0:	2206      	movs	r2, #6
 800c8c2:	f7f3 fca5 	bl	8000210 <memchr>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	d03f      	beq.n	800c94a <_vfiprintf_r+0x20a>
 800c8ca:	4b26      	ldr	r3, [pc, #152]	@ (800c964 <_vfiprintf_r+0x224>)
 800c8cc:	bb1b      	cbnz	r3, 800c916 <_vfiprintf_r+0x1d6>
 800c8ce:	9b03      	ldr	r3, [sp, #12]
 800c8d0:	3307      	adds	r3, #7
 800c8d2:	f023 0307 	bic.w	r3, r3, #7
 800c8d6:	3308      	adds	r3, #8
 800c8d8:	9303      	str	r3, [sp, #12]
 800c8da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8dc:	443b      	add	r3, r7
 800c8de:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8e0:	e76a      	b.n	800c7b8 <_vfiprintf_r+0x78>
 800c8e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8e6:	460c      	mov	r4, r1
 800c8e8:	2001      	movs	r0, #1
 800c8ea:	e7a8      	b.n	800c83e <_vfiprintf_r+0xfe>
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	3401      	adds	r4, #1
 800c8f0:	9305      	str	r3, [sp, #20]
 800c8f2:	4619      	mov	r1, r3
 800c8f4:	f04f 0c0a 	mov.w	ip, #10
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8fe:	3a30      	subs	r2, #48	@ 0x30
 800c900:	2a09      	cmp	r2, #9
 800c902:	d903      	bls.n	800c90c <_vfiprintf_r+0x1cc>
 800c904:	2b00      	cmp	r3, #0
 800c906:	d0c6      	beq.n	800c896 <_vfiprintf_r+0x156>
 800c908:	9105      	str	r1, [sp, #20]
 800c90a:	e7c4      	b.n	800c896 <_vfiprintf_r+0x156>
 800c90c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c910:	4604      	mov	r4, r0
 800c912:	2301      	movs	r3, #1
 800c914:	e7f0      	b.n	800c8f8 <_vfiprintf_r+0x1b8>
 800c916:	ab03      	add	r3, sp, #12
 800c918:	9300      	str	r3, [sp, #0]
 800c91a:	462a      	mov	r2, r5
 800c91c:	4b12      	ldr	r3, [pc, #72]	@ (800c968 <_vfiprintf_r+0x228>)
 800c91e:	a904      	add	r1, sp, #16
 800c920:	4630      	mov	r0, r6
 800c922:	f7fd fda1 	bl	800a468 <_printf_float>
 800c926:	4607      	mov	r7, r0
 800c928:	1c78      	adds	r0, r7, #1
 800c92a:	d1d6      	bne.n	800c8da <_vfiprintf_r+0x19a>
 800c92c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c92e:	07d9      	lsls	r1, r3, #31
 800c930:	d405      	bmi.n	800c93e <_vfiprintf_r+0x1fe>
 800c932:	89ab      	ldrh	r3, [r5, #12]
 800c934:	059a      	lsls	r2, r3, #22
 800c936:	d402      	bmi.n	800c93e <_vfiprintf_r+0x1fe>
 800c938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c93a:	f7fe fbf9 	bl	800b130 <__retarget_lock_release_recursive>
 800c93e:	89ab      	ldrh	r3, [r5, #12]
 800c940:	065b      	lsls	r3, r3, #25
 800c942:	f53f af1f 	bmi.w	800c784 <_vfiprintf_r+0x44>
 800c946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c948:	e71e      	b.n	800c788 <_vfiprintf_r+0x48>
 800c94a:	ab03      	add	r3, sp, #12
 800c94c:	9300      	str	r3, [sp, #0]
 800c94e:	462a      	mov	r2, r5
 800c950:	4b05      	ldr	r3, [pc, #20]	@ (800c968 <_vfiprintf_r+0x228>)
 800c952:	a904      	add	r1, sp, #16
 800c954:	4630      	mov	r0, r6
 800c956:	f7fe f81f 	bl	800a998 <_printf_i>
 800c95a:	e7e4      	b.n	800c926 <_vfiprintf_r+0x1e6>
 800c95c:	0800e4f8 	.word	0x0800e4f8
 800c960:	0800e502 	.word	0x0800e502
 800c964:	0800a469 	.word	0x0800a469
 800c968:	0800c71b 	.word	0x0800c71b
 800c96c:	0800e4fe 	.word	0x0800e4fe

0800c970 <__sflush_r>:
 800c970:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c978:	0716      	lsls	r6, r2, #28
 800c97a:	4605      	mov	r5, r0
 800c97c:	460c      	mov	r4, r1
 800c97e:	d454      	bmi.n	800ca2a <__sflush_r+0xba>
 800c980:	684b      	ldr	r3, [r1, #4]
 800c982:	2b00      	cmp	r3, #0
 800c984:	dc02      	bgt.n	800c98c <__sflush_r+0x1c>
 800c986:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c988:	2b00      	cmp	r3, #0
 800c98a:	dd48      	ble.n	800ca1e <__sflush_r+0xae>
 800c98c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c98e:	2e00      	cmp	r6, #0
 800c990:	d045      	beq.n	800ca1e <__sflush_r+0xae>
 800c992:	2300      	movs	r3, #0
 800c994:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c998:	682f      	ldr	r7, [r5, #0]
 800c99a:	6a21      	ldr	r1, [r4, #32]
 800c99c:	602b      	str	r3, [r5, #0]
 800c99e:	d030      	beq.n	800ca02 <__sflush_r+0x92>
 800c9a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c9a2:	89a3      	ldrh	r3, [r4, #12]
 800c9a4:	0759      	lsls	r1, r3, #29
 800c9a6:	d505      	bpl.n	800c9b4 <__sflush_r+0x44>
 800c9a8:	6863      	ldr	r3, [r4, #4]
 800c9aa:	1ad2      	subs	r2, r2, r3
 800c9ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c9ae:	b10b      	cbz	r3, 800c9b4 <__sflush_r+0x44>
 800c9b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c9b2:	1ad2      	subs	r2, r2, r3
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c9b8:	6a21      	ldr	r1, [r4, #32]
 800c9ba:	4628      	mov	r0, r5
 800c9bc:	47b0      	blx	r6
 800c9be:	1c43      	adds	r3, r0, #1
 800c9c0:	89a3      	ldrh	r3, [r4, #12]
 800c9c2:	d106      	bne.n	800c9d2 <__sflush_r+0x62>
 800c9c4:	6829      	ldr	r1, [r5, #0]
 800c9c6:	291d      	cmp	r1, #29
 800c9c8:	d82b      	bhi.n	800ca22 <__sflush_r+0xb2>
 800c9ca:	4a2a      	ldr	r2, [pc, #168]	@ (800ca74 <__sflush_r+0x104>)
 800c9cc:	410a      	asrs	r2, r1
 800c9ce:	07d6      	lsls	r6, r2, #31
 800c9d0:	d427      	bmi.n	800ca22 <__sflush_r+0xb2>
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	6062      	str	r2, [r4, #4]
 800c9d6:	04d9      	lsls	r1, r3, #19
 800c9d8:	6922      	ldr	r2, [r4, #16]
 800c9da:	6022      	str	r2, [r4, #0]
 800c9dc:	d504      	bpl.n	800c9e8 <__sflush_r+0x78>
 800c9de:	1c42      	adds	r2, r0, #1
 800c9e0:	d101      	bne.n	800c9e6 <__sflush_r+0x76>
 800c9e2:	682b      	ldr	r3, [r5, #0]
 800c9e4:	b903      	cbnz	r3, 800c9e8 <__sflush_r+0x78>
 800c9e6:	6560      	str	r0, [r4, #84]	@ 0x54
 800c9e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c9ea:	602f      	str	r7, [r5, #0]
 800c9ec:	b1b9      	cbz	r1, 800ca1e <__sflush_r+0xae>
 800c9ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c9f2:	4299      	cmp	r1, r3
 800c9f4:	d002      	beq.n	800c9fc <__sflush_r+0x8c>
 800c9f6:	4628      	mov	r0, r5
 800c9f8:	f7ff f9f6 	bl	800bde8 <_free_r>
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca00:	e00d      	b.n	800ca1e <__sflush_r+0xae>
 800ca02:	2301      	movs	r3, #1
 800ca04:	4628      	mov	r0, r5
 800ca06:	47b0      	blx	r6
 800ca08:	4602      	mov	r2, r0
 800ca0a:	1c50      	adds	r0, r2, #1
 800ca0c:	d1c9      	bne.n	800c9a2 <__sflush_r+0x32>
 800ca0e:	682b      	ldr	r3, [r5, #0]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d0c6      	beq.n	800c9a2 <__sflush_r+0x32>
 800ca14:	2b1d      	cmp	r3, #29
 800ca16:	d001      	beq.n	800ca1c <__sflush_r+0xac>
 800ca18:	2b16      	cmp	r3, #22
 800ca1a:	d11e      	bne.n	800ca5a <__sflush_r+0xea>
 800ca1c:	602f      	str	r7, [r5, #0]
 800ca1e:	2000      	movs	r0, #0
 800ca20:	e022      	b.n	800ca68 <__sflush_r+0xf8>
 800ca22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca26:	b21b      	sxth	r3, r3
 800ca28:	e01b      	b.n	800ca62 <__sflush_r+0xf2>
 800ca2a:	690f      	ldr	r7, [r1, #16]
 800ca2c:	2f00      	cmp	r7, #0
 800ca2e:	d0f6      	beq.n	800ca1e <__sflush_r+0xae>
 800ca30:	0793      	lsls	r3, r2, #30
 800ca32:	680e      	ldr	r6, [r1, #0]
 800ca34:	bf08      	it	eq
 800ca36:	694b      	ldreq	r3, [r1, #20]
 800ca38:	600f      	str	r7, [r1, #0]
 800ca3a:	bf18      	it	ne
 800ca3c:	2300      	movne	r3, #0
 800ca3e:	eba6 0807 	sub.w	r8, r6, r7
 800ca42:	608b      	str	r3, [r1, #8]
 800ca44:	f1b8 0f00 	cmp.w	r8, #0
 800ca48:	dde9      	ble.n	800ca1e <__sflush_r+0xae>
 800ca4a:	6a21      	ldr	r1, [r4, #32]
 800ca4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ca4e:	4643      	mov	r3, r8
 800ca50:	463a      	mov	r2, r7
 800ca52:	4628      	mov	r0, r5
 800ca54:	47b0      	blx	r6
 800ca56:	2800      	cmp	r0, #0
 800ca58:	dc08      	bgt.n	800ca6c <__sflush_r+0xfc>
 800ca5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca62:	81a3      	strh	r3, [r4, #12]
 800ca64:	f04f 30ff 	mov.w	r0, #4294967295
 800ca68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca6c:	4407      	add	r7, r0
 800ca6e:	eba8 0800 	sub.w	r8, r8, r0
 800ca72:	e7e7      	b.n	800ca44 <__sflush_r+0xd4>
 800ca74:	dfbffffe 	.word	0xdfbffffe

0800ca78 <_fflush_r>:
 800ca78:	b538      	push	{r3, r4, r5, lr}
 800ca7a:	690b      	ldr	r3, [r1, #16]
 800ca7c:	4605      	mov	r5, r0
 800ca7e:	460c      	mov	r4, r1
 800ca80:	b913      	cbnz	r3, 800ca88 <_fflush_r+0x10>
 800ca82:	2500      	movs	r5, #0
 800ca84:	4628      	mov	r0, r5
 800ca86:	bd38      	pop	{r3, r4, r5, pc}
 800ca88:	b118      	cbz	r0, 800ca92 <_fflush_r+0x1a>
 800ca8a:	6a03      	ldr	r3, [r0, #32]
 800ca8c:	b90b      	cbnz	r3, 800ca92 <_fflush_r+0x1a>
 800ca8e:	f7fe f92f 	bl	800acf0 <__sinit>
 800ca92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d0f3      	beq.n	800ca82 <_fflush_r+0xa>
 800ca9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ca9c:	07d0      	lsls	r0, r2, #31
 800ca9e:	d404      	bmi.n	800caaa <_fflush_r+0x32>
 800caa0:	0599      	lsls	r1, r3, #22
 800caa2:	d402      	bmi.n	800caaa <_fflush_r+0x32>
 800caa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800caa6:	f7fe fb42 	bl	800b12e <__retarget_lock_acquire_recursive>
 800caaa:	4628      	mov	r0, r5
 800caac:	4621      	mov	r1, r4
 800caae:	f7ff ff5f 	bl	800c970 <__sflush_r>
 800cab2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cab4:	07da      	lsls	r2, r3, #31
 800cab6:	4605      	mov	r5, r0
 800cab8:	d4e4      	bmi.n	800ca84 <_fflush_r+0xc>
 800caba:	89a3      	ldrh	r3, [r4, #12]
 800cabc:	059b      	lsls	r3, r3, #22
 800cabe:	d4e1      	bmi.n	800ca84 <_fflush_r+0xc>
 800cac0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cac2:	f7fe fb35 	bl	800b130 <__retarget_lock_release_recursive>
 800cac6:	e7dd      	b.n	800ca84 <_fflush_r+0xc>

0800cac8 <__swhatbuf_r>:
 800cac8:	b570      	push	{r4, r5, r6, lr}
 800caca:	460c      	mov	r4, r1
 800cacc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cad0:	2900      	cmp	r1, #0
 800cad2:	b096      	sub	sp, #88	@ 0x58
 800cad4:	4615      	mov	r5, r2
 800cad6:	461e      	mov	r6, r3
 800cad8:	da0d      	bge.n	800caf6 <__swhatbuf_r+0x2e>
 800cada:	89a3      	ldrh	r3, [r4, #12]
 800cadc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cae0:	f04f 0100 	mov.w	r1, #0
 800cae4:	bf14      	ite	ne
 800cae6:	2340      	movne	r3, #64	@ 0x40
 800cae8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800caec:	2000      	movs	r0, #0
 800caee:	6031      	str	r1, [r6, #0]
 800caf0:	602b      	str	r3, [r5, #0]
 800caf2:	b016      	add	sp, #88	@ 0x58
 800caf4:	bd70      	pop	{r4, r5, r6, pc}
 800caf6:	466a      	mov	r2, sp
 800caf8:	f000 f848 	bl	800cb8c <_fstat_r>
 800cafc:	2800      	cmp	r0, #0
 800cafe:	dbec      	blt.n	800cada <__swhatbuf_r+0x12>
 800cb00:	9901      	ldr	r1, [sp, #4]
 800cb02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cb06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cb0a:	4259      	negs	r1, r3
 800cb0c:	4159      	adcs	r1, r3
 800cb0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb12:	e7eb      	b.n	800caec <__swhatbuf_r+0x24>

0800cb14 <__smakebuf_r>:
 800cb14:	898b      	ldrh	r3, [r1, #12]
 800cb16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb18:	079d      	lsls	r5, r3, #30
 800cb1a:	4606      	mov	r6, r0
 800cb1c:	460c      	mov	r4, r1
 800cb1e:	d507      	bpl.n	800cb30 <__smakebuf_r+0x1c>
 800cb20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cb24:	6023      	str	r3, [r4, #0]
 800cb26:	6123      	str	r3, [r4, #16]
 800cb28:	2301      	movs	r3, #1
 800cb2a:	6163      	str	r3, [r4, #20]
 800cb2c:	b003      	add	sp, #12
 800cb2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb30:	ab01      	add	r3, sp, #4
 800cb32:	466a      	mov	r2, sp
 800cb34:	f7ff ffc8 	bl	800cac8 <__swhatbuf_r>
 800cb38:	9f00      	ldr	r7, [sp, #0]
 800cb3a:	4605      	mov	r5, r0
 800cb3c:	4639      	mov	r1, r7
 800cb3e:	4630      	mov	r0, r6
 800cb40:	f7ff f9c6 	bl	800bed0 <_malloc_r>
 800cb44:	b948      	cbnz	r0, 800cb5a <__smakebuf_r+0x46>
 800cb46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb4a:	059a      	lsls	r2, r3, #22
 800cb4c:	d4ee      	bmi.n	800cb2c <__smakebuf_r+0x18>
 800cb4e:	f023 0303 	bic.w	r3, r3, #3
 800cb52:	f043 0302 	orr.w	r3, r3, #2
 800cb56:	81a3      	strh	r3, [r4, #12]
 800cb58:	e7e2      	b.n	800cb20 <__smakebuf_r+0xc>
 800cb5a:	89a3      	ldrh	r3, [r4, #12]
 800cb5c:	6020      	str	r0, [r4, #0]
 800cb5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb62:	81a3      	strh	r3, [r4, #12]
 800cb64:	9b01      	ldr	r3, [sp, #4]
 800cb66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cb6a:	b15b      	cbz	r3, 800cb84 <__smakebuf_r+0x70>
 800cb6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb70:	4630      	mov	r0, r6
 800cb72:	f000 f81d 	bl	800cbb0 <_isatty_r>
 800cb76:	b128      	cbz	r0, 800cb84 <__smakebuf_r+0x70>
 800cb78:	89a3      	ldrh	r3, [r4, #12]
 800cb7a:	f023 0303 	bic.w	r3, r3, #3
 800cb7e:	f043 0301 	orr.w	r3, r3, #1
 800cb82:	81a3      	strh	r3, [r4, #12]
 800cb84:	89a3      	ldrh	r3, [r4, #12]
 800cb86:	431d      	orrs	r5, r3
 800cb88:	81a5      	strh	r5, [r4, #12]
 800cb8a:	e7cf      	b.n	800cb2c <__smakebuf_r+0x18>

0800cb8c <_fstat_r>:
 800cb8c:	b538      	push	{r3, r4, r5, lr}
 800cb8e:	4d07      	ldr	r5, [pc, #28]	@ (800cbac <_fstat_r+0x20>)
 800cb90:	2300      	movs	r3, #0
 800cb92:	4604      	mov	r4, r0
 800cb94:	4608      	mov	r0, r1
 800cb96:	4611      	mov	r1, r2
 800cb98:	602b      	str	r3, [r5, #0]
 800cb9a:	f7f5 fbe9 	bl	8002370 <_fstat>
 800cb9e:	1c43      	adds	r3, r0, #1
 800cba0:	d102      	bne.n	800cba8 <_fstat_r+0x1c>
 800cba2:	682b      	ldr	r3, [r5, #0]
 800cba4:	b103      	cbz	r3, 800cba8 <_fstat_r+0x1c>
 800cba6:	6023      	str	r3, [r4, #0]
 800cba8:	bd38      	pop	{r3, r4, r5, pc}
 800cbaa:	bf00      	nop
 800cbac:	200050b0 	.word	0x200050b0

0800cbb0 <_isatty_r>:
 800cbb0:	b538      	push	{r3, r4, r5, lr}
 800cbb2:	4d06      	ldr	r5, [pc, #24]	@ (800cbcc <_isatty_r+0x1c>)
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	4604      	mov	r4, r0
 800cbb8:	4608      	mov	r0, r1
 800cbba:	602b      	str	r3, [r5, #0]
 800cbbc:	f7f5 fbe8 	bl	8002390 <_isatty>
 800cbc0:	1c43      	adds	r3, r0, #1
 800cbc2:	d102      	bne.n	800cbca <_isatty_r+0x1a>
 800cbc4:	682b      	ldr	r3, [r5, #0]
 800cbc6:	b103      	cbz	r3, 800cbca <_isatty_r+0x1a>
 800cbc8:	6023      	str	r3, [r4, #0]
 800cbca:	bd38      	pop	{r3, r4, r5, pc}
 800cbcc:	200050b0 	.word	0x200050b0

0800cbd0 <_sbrk_r>:
 800cbd0:	b538      	push	{r3, r4, r5, lr}
 800cbd2:	4d06      	ldr	r5, [pc, #24]	@ (800cbec <_sbrk_r+0x1c>)
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	4604      	mov	r4, r0
 800cbd8:	4608      	mov	r0, r1
 800cbda:	602b      	str	r3, [r5, #0]
 800cbdc:	f7f5 fbf0 	bl	80023c0 <_sbrk>
 800cbe0:	1c43      	adds	r3, r0, #1
 800cbe2:	d102      	bne.n	800cbea <_sbrk_r+0x1a>
 800cbe4:	682b      	ldr	r3, [r5, #0]
 800cbe6:	b103      	cbz	r3, 800cbea <_sbrk_r+0x1a>
 800cbe8:	6023      	str	r3, [r4, #0]
 800cbea:	bd38      	pop	{r3, r4, r5, pc}
 800cbec:	200050b0 	.word	0x200050b0

0800cbf0 <__assert_func>:
 800cbf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cbf2:	4614      	mov	r4, r2
 800cbf4:	461a      	mov	r2, r3
 800cbf6:	4b09      	ldr	r3, [pc, #36]	@ (800cc1c <__assert_func+0x2c>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	4605      	mov	r5, r0
 800cbfc:	68d8      	ldr	r0, [r3, #12]
 800cbfe:	b954      	cbnz	r4, 800cc16 <__assert_func+0x26>
 800cc00:	4b07      	ldr	r3, [pc, #28]	@ (800cc20 <__assert_func+0x30>)
 800cc02:	461c      	mov	r4, r3
 800cc04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cc08:	9100      	str	r1, [sp, #0]
 800cc0a:	462b      	mov	r3, r5
 800cc0c:	4905      	ldr	r1, [pc, #20]	@ (800cc24 <__assert_func+0x34>)
 800cc0e:	f000 f841 	bl	800cc94 <fiprintf>
 800cc12:	f000 f851 	bl	800ccb8 <abort>
 800cc16:	4b04      	ldr	r3, [pc, #16]	@ (800cc28 <__assert_func+0x38>)
 800cc18:	e7f4      	b.n	800cc04 <__assert_func+0x14>
 800cc1a:	bf00      	nop
 800cc1c:	2000001c 	.word	0x2000001c
 800cc20:	0800e54e 	.word	0x0800e54e
 800cc24:	0800e520 	.word	0x0800e520
 800cc28:	0800e513 	.word	0x0800e513

0800cc2c <_calloc_r>:
 800cc2c:	b570      	push	{r4, r5, r6, lr}
 800cc2e:	fba1 5402 	umull	r5, r4, r1, r2
 800cc32:	b93c      	cbnz	r4, 800cc44 <_calloc_r+0x18>
 800cc34:	4629      	mov	r1, r5
 800cc36:	f7ff f94b 	bl	800bed0 <_malloc_r>
 800cc3a:	4606      	mov	r6, r0
 800cc3c:	b928      	cbnz	r0, 800cc4a <_calloc_r+0x1e>
 800cc3e:	2600      	movs	r6, #0
 800cc40:	4630      	mov	r0, r6
 800cc42:	bd70      	pop	{r4, r5, r6, pc}
 800cc44:	220c      	movs	r2, #12
 800cc46:	6002      	str	r2, [r0, #0]
 800cc48:	e7f9      	b.n	800cc3e <_calloc_r+0x12>
 800cc4a:	462a      	mov	r2, r5
 800cc4c:	4621      	mov	r1, r4
 800cc4e:	f7fe f9cd 	bl	800afec <memset>
 800cc52:	e7f5      	b.n	800cc40 <_calloc_r+0x14>

0800cc54 <__ascii_mbtowc>:
 800cc54:	b082      	sub	sp, #8
 800cc56:	b901      	cbnz	r1, 800cc5a <__ascii_mbtowc+0x6>
 800cc58:	a901      	add	r1, sp, #4
 800cc5a:	b142      	cbz	r2, 800cc6e <__ascii_mbtowc+0x1a>
 800cc5c:	b14b      	cbz	r3, 800cc72 <__ascii_mbtowc+0x1e>
 800cc5e:	7813      	ldrb	r3, [r2, #0]
 800cc60:	600b      	str	r3, [r1, #0]
 800cc62:	7812      	ldrb	r2, [r2, #0]
 800cc64:	1e10      	subs	r0, r2, #0
 800cc66:	bf18      	it	ne
 800cc68:	2001      	movne	r0, #1
 800cc6a:	b002      	add	sp, #8
 800cc6c:	4770      	bx	lr
 800cc6e:	4610      	mov	r0, r2
 800cc70:	e7fb      	b.n	800cc6a <__ascii_mbtowc+0x16>
 800cc72:	f06f 0001 	mvn.w	r0, #1
 800cc76:	e7f8      	b.n	800cc6a <__ascii_mbtowc+0x16>

0800cc78 <__ascii_wctomb>:
 800cc78:	4603      	mov	r3, r0
 800cc7a:	4608      	mov	r0, r1
 800cc7c:	b141      	cbz	r1, 800cc90 <__ascii_wctomb+0x18>
 800cc7e:	2aff      	cmp	r2, #255	@ 0xff
 800cc80:	d904      	bls.n	800cc8c <__ascii_wctomb+0x14>
 800cc82:	228a      	movs	r2, #138	@ 0x8a
 800cc84:	601a      	str	r2, [r3, #0]
 800cc86:	f04f 30ff 	mov.w	r0, #4294967295
 800cc8a:	4770      	bx	lr
 800cc8c:	700a      	strb	r2, [r1, #0]
 800cc8e:	2001      	movs	r0, #1
 800cc90:	4770      	bx	lr
	...

0800cc94 <fiprintf>:
 800cc94:	b40e      	push	{r1, r2, r3}
 800cc96:	b503      	push	{r0, r1, lr}
 800cc98:	4601      	mov	r1, r0
 800cc9a:	ab03      	add	r3, sp, #12
 800cc9c:	4805      	ldr	r0, [pc, #20]	@ (800ccb4 <fiprintf+0x20>)
 800cc9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cca2:	6800      	ldr	r0, [r0, #0]
 800cca4:	9301      	str	r3, [sp, #4]
 800cca6:	f7ff fd4b 	bl	800c740 <_vfiprintf_r>
 800ccaa:	b002      	add	sp, #8
 800ccac:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccb0:	b003      	add	sp, #12
 800ccb2:	4770      	bx	lr
 800ccb4:	2000001c 	.word	0x2000001c

0800ccb8 <abort>:
 800ccb8:	b508      	push	{r3, lr}
 800ccba:	2006      	movs	r0, #6
 800ccbc:	f000 f82c 	bl	800cd18 <raise>
 800ccc0:	2001      	movs	r0, #1
 800ccc2:	f7f5 fb05 	bl	80022d0 <_exit>

0800ccc6 <_raise_r>:
 800ccc6:	291f      	cmp	r1, #31
 800ccc8:	b538      	push	{r3, r4, r5, lr}
 800ccca:	4605      	mov	r5, r0
 800cccc:	460c      	mov	r4, r1
 800ccce:	d904      	bls.n	800ccda <_raise_r+0x14>
 800ccd0:	2316      	movs	r3, #22
 800ccd2:	6003      	str	r3, [r0, #0]
 800ccd4:	f04f 30ff 	mov.w	r0, #4294967295
 800ccd8:	bd38      	pop	{r3, r4, r5, pc}
 800ccda:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ccdc:	b112      	cbz	r2, 800cce4 <_raise_r+0x1e>
 800ccde:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cce2:	b94b      	cbnz	r3, 800ccf8 <_raise_r+0x32>
 800cce4:	4628      	mov	r0, r5
 800cce6:	f000 f831 	bl	800cd4c <_getpid_r>
 800ccea:	4622      	mov	r2, r4
 800ccec:	4601      	mov	r1, r0
 800ccee:	4628      	mov	r0, r5
 800ccf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ccf4:	f000 b818 	b.w	800cd28 <_kill_r>
 800ccf8:	2b01      	cmp	r3, #1
 800ccfa:	d00a      	beq.n	800cd12 <_raise_r+0x4c>
 800ccfc:	1c59      	adds	r1, r3, #1
 800ccfe:	d103      	bne.n	800cd08 <_raise_r+0x42>
 800cd00:	2316      	movs	r3, #22
 800cd02:	6003      	str	r3, [r0, #0]
 800cd04:	2001      	movs	r0, #1
 800cd06:	e7e7      	b.n	800ccd8 <_raise_r+0x12>
 800cd08:	2100      	movs	r1, #0
 800cd0a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cd0e:	4620      	mov	r0, r4
 800cd10:	4798      	blx	r3
 800cd12:	2000      	movs	r0, #0
 800cd14:	e7e0      	b.n	800ccd8 <_raise_r+0x12>
	...

0800cd18 <raise>:
 800cd18:	4b02      	ldr	r3, [pc, #8]	@ (800cd24 <raise+0xc>)
 800cd1a:	4601      	mov	r1, r0
 800cd1c:	6818      	ldr	r0, [r3, #0]
 800cd1e:	f7ff bfd2 	b.w	800ccc6 <_raise_r>
 800cd22:	bf00      	nop
 800cd24:	2000001c 	.word	0x2000001c

0800cd28 <_kill_r>:
 800cd28:	b538      	push	{r3, r4, r5, lr}
 800cd2a:	4d07      	ldr	r5, [pc, #28]	@ (800cd48 <_kill_r+0x20>)
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	4604      	mov	r4, r0
 800cd30:	4608      	mov	r0, r1
 800cd32:	4611      	mov	r1, r2
 800cd34:	602b      	str	r3, [r5, #0]
 800cd36:	f7f5 fabb 	bl	80022b0 <_kill>
 800cd3a:	1c43      	adds	r3, r0, #1
 800cd3c:	d102      	bne.n	800cd44 <_kill_r+0x1c>
 800cd3e:	682b      	ldr	r3, [r5, #0]
 800cd40:	b103      	cbz	r3, 800cd44 <_kill_r+0x1c>
 800cd42:	6023      	str	r3, [r4, #0]
 800cd44:	bd38      	pop	{r3, r4, r5, pc}
 800cd46:	bf00      	nop
 800cd48:	200050b0 	.word	0x200050b0

0800cd4c <_getpid_r>:
 800cd4c:	f7f5 baa8 	b.w	80022a0 <_getpid>

0800cd50 <pow>:
 800cd50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd52:	ed2d 8b02 	vpush	{d8}
 800cd56:	eeb0 8a40 	vmov.f32	s16, s0
 800cd5a:	eef0 8a60 	vmov.f32	s17, s1
 800cd5e:	ec55 4b11 	vmov	r4, r5, d1
 800cd62:	f000 f875 	bl	800ce50 <__ieee754_pow>
 800cd66:	4622      	mov	r2, r4
 800cd68:	462b      	mov	r3, r5
 800cd6a:	4620      	mov	r0, r4
 800cd6c:	4629      	mov	r1, r5
 800cd6e:	ec57 6b10 	vmov	r6, r7, d0
 800cd72:	f7f3 fefb 	bl	8000b6c <__aeabi_dcmpun>
 800cd76:	2800      	cmp	r0, #0
 800cd78:	d13b      	bne.n	800cdf2 <pow+0xa2>
 800cd7a:	ec51 0b18 	vmov	r0, r1, d8
 800cd7e:	2200      	movs	r2, #0
 800cd80:	2300      	movs	r3, #0
 800cd82:	f7f3 fec1 	bl	8000b08 <__aeabi_dcmpeq>
 800cd86:	b1b8      	cbz	r0, 800cdb8 <pow+0x68>
 800cd88:	2200      	movs	r2, #0
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	4620      	mov	r0, r4
 800cd8e:	4629      	mov	r1, r5
 800cd90:	f7f3 feba 	bl	8000b08 <__aeabi_dcmpeq>
 800cd94:	2800      	cmp	r0, #0
 800cd96:	d146      	bne.n	800ce26 <pow+0xd6>
 800cd98:	ec45 4b10 	vmov	d0, r4, r5
 800cd9c:	f000 f84a 	bl	800ce34 <finite>
 800cda0:	b338      	cbz	r0, 800cdf2 <pow+0xa2>
 800cda2:	2200      	movs	r2, #0
 800cda4:	2300      	movs	r3, #0
 800cda6:	4620      	mov	r0, r4
 800cda8:	4629      	mov	r1, r5
 800cdaa:	f7f3 feb7 	bl	8000b1c <__aeabi_dcmplt>
 800cdae:	b300      	cbz	r0, 800cdf2 <pow+0xa2>
 800cdb0:	f7fe f992 	bl	800b0d8 <__errno>
 800cdb4:	2322      	movs	r3, #34	@ 0x22
 800cdb6:	e01b      	b.n	800cdf0 <pow+0xa0>
 800cdb8:	ec47 6b10 	vmov	d0, r6, r7
 800cdbc:	f000 f83a 	bl	800ce34 <finite>
 800cdc0:	b9e0      	cbnz	r0, 800cdfc <pow+0xac>
 800cdc2:	eeb0 0a48 	vmov.f32	s0, s16
 800cdc6:	eef0 0a68 	vmov.f32	s1, s17
 800cdca:	f000 f833 	bl	800ce34 <finite>
 800cdce:	b1a8      	cbz	r0, 800cdfc <pow+0xac>
 800cdd0:	ec45 4b10 	vmov	d0, r4, r5
 800cdd4:	f000 f82e 	bl	800ce34 <finite>
 800cdd8:	b180      	cbz	r0, 800cdfc <pow+0xac>
 800cdda:	4632      	mov	r2, r6
 800cddc:	463b      	mov	r3, r7
 800cdde:	4630      	mov	r0, r6
 800cde0:	4639      	mov	r1, r7
 800cde2:	f7f3 fec3 	bl	8000b6c <__aeabi_dcmpun>
 800cde6:	2800      	cmp	r0, #0
 800cde8:	d0e2      	beq.n	800cdb0 <pow+0x60>
 800cdea:	f7fe f975 	bl	800b0d8 <__errno>
 800cdee:	2321      	movs	r3, #33	@ 0x21
 800cdf0:	6003      	str	r3, [r0, #0]
 800cdf2:	ecbd 8b02 	vpop	{d8}
 800cdf6:	ec47 6b10 	vmov	d0, r6, r7
 800cdfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	2300      	movs	r3, #0
 800ce00:	4630      	mov	r0, r6
 800ce02:	4639      	mov	r1, r7
 800ce04:	f7f3 fe80 	bl	8000b08 <__aeabi_dcmpeq>
 800ce08:	2800      	cmp	r0, #0
 800ce0a:	d0f2      	beq.n	800cdf2 <pow+0xa2>
 800ce0c:	eeb0 0a48 	vmov.f32	s0, s16
 800ce10:	eef0 0a68 	vmov.f32	s1, s17
 800ce14:	f000 f80e 	bl	800ce34 <finite>
 800ce18:	2800      	cmp	r0, #0
 800ce1a:	d0ea      	beq.n	800cdf2 <pow+0xa2>
 800ce1c:	ec45 4b10 	vmov	d0, r4, r5
 800ce20:	f000 f808 	bl	800ce34 <finite>
 800ce24:	e7c3      	b.n	800cdae <pow+0x5e>
 800ce26:	4f01      	ldr	r7, [pc, #4]	@ (800ce2c <pow+0xdc>)
 800ce28:	2600      	movs	r6, #0
 800ce2a:	e7e2      	b.n	800cdf2 <pow+0xa2>
 800ce2c:	3ff00000 	.word	0x3ff00000

0800ce30 <atan2f>:
 800ce30:	f000 bd5a 	b.w	800d8e8 <__ieee754_atan2f>

0800ce34 <finite>:
 800ce34:	b082      	sub	sp, #8
 800ce36:	ed8d 0b00 	vstr	d0, [sp]
 800ce3a:	9801      	ldr	r0, [sp, #4]
 800ce3c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800ce40:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800ce44:	0fc0      	lsrs	r0, r0, #31
 800ce46:	b002      	add	sp, #8
 800ce48:	4770      	bx	lr
 800ce4a:	0000      	movs	r0, r0
 800ce4c:	0000      	movs	r0, r0
	...

0800ce50 <__ieee754_pow>:
 800ce50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce54:	b091      	sub	sp, #68	@ 0x44
 800ce56:	ed8d 1b00 	vstr	d1, [sp]
 800ce5a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800ce5e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800ce62:	ea5a 0001 	orrs.w	r0, sl, r1
 800ce66:	ec57 6b10 	vmov	r6, r7, d0
 800ce6a:	d113      	bne.n	800ce94 <__ieee754_pow+0x44>
 800ce6c:	19b3      	adds	r3, r6, r6
 800ce6e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800ce72:	4152      	adcs	r2, r2
 800ce74:	4298      	cmp	r0, r3
 800ce76:	4b98      	ldr	r3, [pc, #608]	@ (800d0d8 <__ieee754_pow+0x288>)
 800ce78:	4193      	sbcs	r3, r2
 800ce7a:	f080 84ea 	bcs.w	800d852 <__ieee754_pow+0xa02>
 800ce7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce82:	4630      	mov	r0, r6
 800ce84:	4639      	mov	r1, r7
 800ce86:	f7f3 fa21 	bl	80002cc <__adddf3>
 800ce8a:	ec41 0b10 	vmov	d0, r0, r1
 800ce8e:	b011      	add	sp, #68	@ 0x44
 800ce90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce94:	4a91      	ldr	r2, [pc, #580]	@ (800d0dc <__ieee754_pow+0x28c>)
 800ce96:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ce9a:	4590      	cmp	r8, r2
 800ce9c:	463d      	mov	r5, r7
 800ce9e:	4633      	mov	r3, r6
 800cea0:	d806      	bhi.n	800ceb0 <__ieee754_pow+0x60>
 800cea2:	d101      	bne.n	800cea8 <__ieee754_pow+0x58>
 800cea4:	2e00      	cmp	r6, #0
 800cea6:	d1ea      	bne.n	800ce7e <__ieee754_pow+0x2e>
 800cea8:	4592      	cmp	sl, r2
 800ceaa:	d801      	bhi.n	800ceb0 <__ieee754_pow+0x60>
 800ceac:	d10e      	bne.n	800cecc <__ieee754_pow+0x7c>
 800ceae:	b169      	cbz	r1, 800cecc <__ieee754_pow+0x7c>
 800ceb0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800ceb4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800ceb8:	431d      	orrs	r5, r3
 800ceba:	d1e0      	bne.n	800ce7e <__ieee754_pow+0x2e>
 800cebc:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cec0:	18db      	adds	r3, r3, r3
 800cec2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800cec6:	4152      	adcs	r2, r2
 800cec8:	429d      	cmp	r5, r3
 800ceca:	e7d4      	b.n	800ce76 <__ieee754_pow+0x26>
 800cecc:	2d00      	cmp	r5, #0
 800cece:	46c3      	mov	fp, r8
 800ced0:	da3a      	bge.n	800cf48 <__ieee754_pow+0xf8>
 800ced2:	4a83      	ldr	r2, [pc, #524]	@ (800d0e0 <__ieee754_pow+0x290>)
 800ced4:	4592      	cmp	sl, r2
 800ced6:	d84d      	bhi.n	800cf74 <__ieee754_pow+0x124>
 800ced8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800cedc:	4592      	cmp	sl, r2
 800cede:	f240 84c7 	bls.w	800d870 <__ieee754_pow+0xa20>
 800cee2:	ea4f 522a 	mov.w	r2, sl, asr #20
 800cee6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800ceea:	2a14      	cmp	r2, #20
 800ceec:	dd0f      	ble.n	800cf0e <__ieee754_pow+0xbe>
 800ceee:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800cef2:	fa21 f402 	lsr.w	r4, r1, r2
 800cef6:	fa04 f202 	lsl.w	r2, r4, r2
 800cefa:	428a      	cmp	r2, r1
 800cefc:	f040 84b8 	bne.w	800d870 <__ieee754_pow+0xa20>
 800cf00:	f004 0401 	and.w	r4, r4, #1
 800cf04:	f1c4 0402 	rsb	r4, r4, #2
 800cf08:	2900      	cmp	r1, #0
 800cf0a:	d158      	bne.n	800cfbe <__ieee754_pow+0x16e>
 800cf0c:	e00e      	b.n	800cf2c <__ieee754_pow+0xdc>
 800cf0e:	2900      	cmp	r1, #0
 800cf10:	d154      	bne.n	800cfbc <__ieee754_pow+0x16c>
 800cf12:	f1c2 0214 	rsb	r2, r2, #20
 800cf16:	fa4a f402 	asr.w	r4, sl, r2
 800cf1a:	fa04 f202 	lsl.w	r2, r4, r2
 800cf1e:	4552      	cmp	r2, sl
 800cf20:	f040 84a3 	bne.w	800d86a <__ieee754_pow+0xa1a>
 800cf24:	f004 0401 	and.w	r4, r4, #1
 800cf28:	f1c4 0402 	rsb	r4, r4, #2
 800cf2c:	4a6d      	ldr	r2, [pc, #436]	@ (800d0e4 <__ieee754_pow+0x294>)
 800cf2e:	4592      	cmp	sl, r2
 800cf30:	d12e      	bne.n	800cf90 <__ieee754_pow+0x140>
 800cf32:	f1b9 0f00 	cmp.w	r9, #0
 800cf36:	f280 8494 	bge.w	800d862 <__ieee754_pow+0xa12>
 800cf3a:	496a      	ldr	r1, [pc, #424]	@ (800d0e4 <__ieee754_pow+0x294>)
 800cf3c:	4632      	mov	r2, r6
 800cf3e:	463b      	mov	r3, r7
 800cf40:	2000      	movs	r0, #0
 800cf42:	f7f3 fca3 	bl	800088c <__aeabi_ddiv>
 800cf46:	e7a0      	b.n	800ce8a <__ieee754_pow+0x3a>
 800cf48:	2400      	movs	r4, #0
 800cf4a:	bbc1      	cbnz	r1, 800cfbe <__ieee754_pow+0x16e>
 800cf4c:	4a63      	ldr	r2, [pc, #396]	@ (800d0dc <__ieee754_pow+0x28c>)
 800cf4e:	4592      	cmp	sl, r2
 800cf50:	d1ec      	bne.n	800cf2c <__ieee754_pow+0xdc>
 800cf52:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800cf56:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800cf5a:	431a      	orrs	r2, r3
 800cf5c:	f000 8479 	beq.w	800d852 <__ieee754_pow+0xa02>
 800cf60:	4b61      	ldr	r3, [pc, #388]	@ (800d0e8 <__ieee754_pow+0x298>)
 800cf62:	4598      	cmp	r8, r3
 800cf64:	d908      	bls.n	800cf78 <__ieee754_pow+0x128>
 800cf66:	f1b9 0f00 	cmp.w	r9, #0
 800cf6a:	f2c0 8476 	blt.w	800d85a <__ieee754_pow+0xa0a>
 800cf6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf72:	e78a      	b.n	800ce8a <__ieee754_pow+0x3a>
 800cf74:	2402      	movs	r4, #2
 800cf76:	e7e8      	b.n	800cf4a <__ieee754_pow+0xfa>
 800cf78:	f1b9 0f00 	cmp.w	r9, #0
 800cf7c:	f04f 0000 	mov.w	r0, #0
 800cf80:	f04f 0100 	mov.w	r1, #0
 800cf84:	da81      	bge.n	800ce8a <__ieee754_pow+0x3a>
 800cf86:	e9dd 0300 	ldrd	r0, r3, [sp]
 800cf8a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800cf8e:	e77c      	b.n	800ce8a <__ieee754_pow+0x3a>
 800cf90:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800cf94:	d106      	bne.n	800cfa4 <__ieee754_pow+0x154>
 800cf96:	4632      	mov	r2, r6
 800cf98:	463b      	mov	r3, r7
 800cf9a:	4630      	mov	r0, r6
 800cf9c:	4639      	mov	r1, r7
 800cf9e:	f7f3 fb4b 	bl	8000638 <__aeabi_dmul>
 800cfa2:	e772      	b.n	800ce8a <__ieee754_pow+0x3a>
 800cfa4:	4a51      	ldr	r2, [pc, #324]	@ (800d0ec <__ieee754_pow+0x29c>)
 800cfa6:	4591      	cmp	r9, r2
 800cfa8:	d109      	bne.n	800cfbe <__ieee754_pow+0x16e>
 800cfaa:	2d00      	cmp	r5, #0
 800cfac:	db07      	blt.n	800cfbe <__ieee754_pow+0x16e>
 800cfae:	ec47 6b10 	vmov	d0, r6, r7
 800cfb2:	b011      	add	sp, #68	@ 0x44
 800cfb4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfb8:	f000 bece 	b.w	800dd58 <__ieee754_sqrt>
 800cfbc:	2400      	movs	r4, #0
 800cfbe:	ec47 6b10 	vmov	d0, r6, r7
 800cfc2:	9302      	str	r3, [sp, #8]
 800cfc4:	f000 fc88 	bl	800d8d8 <fabs>
 800cfc8:	9b02      	ldr	r3, [sp, #8]
 800cfca:	ec51 0b10 	vmov	r0, r1, d0
 800cfce:	bb53      	cbnz	r3, 800d026 <__ieee754_pow+0x1d6>
 800cfd0:	4b44      	ldr	r3, [pc, #272]	@ (800d0e4 <__ieee754_pow+0x294>)
 800cfd2:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800cfd6:	429a      	cmp	r2, r3
 800cfd8:	d002      	beq.n	800cfe0 <__ieee754_pow+0x190>
 800cfda:	f1b8 0f00 	cmp.w	r8, #0
 800cfde:	d122      	bne.n	800d026 <__ieee754_pow+0x1d6>
 800cfe0:	f1b9 0f00 	cmp.w	r9, #0
 800cfe4:	da05      	bge.n	800cff2 <__ieee754_pow+0x1a2>
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	460b      	mov	r3, r1
 800cfea:	2000      	movs	r0, #0
 800cfec:	493d      	ldr	r1, [pc, #244]	@ (800d0e4 <__ieee754_pow+0x294>)
 800cfee:	f7f3 fc4d 	bl	800088c <__aeabi_ddiv>
 800cff2:	2d00      	cmp	r5, #0
 800cff4:	f6bf af49 	bge.w	800ce8a <__ieee754_pow+0x3a>
 800cff8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800cffc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800d000:	ea58 0804 	orrs.w	r8, r8, r4
 800d004:	d108      	bne.n	800d018 <__ieee754_pow+0x1c8>
 800d006:	4602      	mov	r2, r0
 800d008:	460b      	mov	r3, r1
 800d00a:	4610      	mov	r0, r2
 800d00c:	4619      	mov	r1, r3
 800d00e:	f7f3 f95b 	bl	80002c8 <__aeabi_dsub>
 800d012:	4602      	mov	r2, r0
 800d014:	460b      	mov	r3, r1
 800d016:	e794      	b.n	800cf42 <__ieee754_pow+0xf2>
 800d018:	2c01      	cmp	r4, #1
 800d01a:	f47f af36 	bne.w	800ce8a <__ieee754_pow+0x3a>
 800d01e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d022:	4619      	mov	r1, r3
 800d024:	e731      	b.n	800ce8a <__ieee754_pow+0x3a>
 800d026:	0feb      	lsrs	r3, r5, #31
 800d028:	3b01      	subs	r3, #1
 800d02a:	ea53 0204 	orrs.w	r2, r3, r4
 800d02e:	d102      	bne.n	800d036 <__ieee754_pow+0x1e6>
 800d030:	4632      	mov	r2, r6
 800d032:	463b      	mov	r3, r7
 800d034:	e7e9      	b.n	800d00a <__ieee754_pow+0x1ba>
 800d036:	3c01      	subs	r4, #1
 800d038:	431c      	orrs	r4, r3
 800d03a:	d016      	beq.n	800d06a <__ieee754_pow+0x21a>
 800d03c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800d0c8 <__ieee754_pow+0x278>
 800d040:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800d044:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d048:	f240 8112 	bls.w	800d270 <__ieee754_pow+0x420>
 800d04c:	4b28      	ldr	r3, [pc, #160]	@ (800d0f0 <__ieee754_pow+0x2a0>)
 800d04e:	459a      	cmp	sl, r3
 800d050:	4b25      	ldr	r3, [pc, #148]	@ (800d0e8 <__ieee754_pow+0x298>)
 800d052:	d916      	bls.n	800d082 <__ieee754_pow+0x232>
 800d054:	4598      	cmp	r8, r3
 800d056:	d80b      	bhi.n	800d070 <__ieee754_pow+0x220>
 800d058:	f1b9 0f00 	cmp.w	r9, #0
 800d05c:	da0b      	bge.n	800d076 <__ieee754_pow+0x226>
 800d05e:	2000      	movs	r0, #0
 800d060:	b011      	add	sp, #68	@ 0x44
 800d062:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d066:	f000 be6f 	b.w	800dd48 <__math_oflow>
 800d06a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800d0d0 <__ieee754_pow+0x280>
 800d06e:	e7e7      	b.n	800d040 <__ieee754_pow+0x1f0>
 800d070:	f1b9 0f00 	cmp.w	r9, #0
 800d074:	dcf3      	bgt.n	800d05e <__ieee754_pow+0x20e>
 800d076:	2000      	movs	r0, #0
 800d078:	b011      	add	sp, #68	@ 0x44
 800d07a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d07e:	f000 be5b 	b.w	800dd38 <__math_uflow>
 800d082:	4598      	cmp	r8, r3
 800d084:	d20c      	bcs.n	800d0a0 <__ieee754_pow+0x250>
 800d086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d08a:	2200      	movs	r2, #0
 800d08c:	2300      	movs	r3, #0
 800d08e:	f7f3 fd45 	bl	8000b1c <__aeabi_dcmplt>
 800d092:	3800      	subs	r0, #0
 800d094:	bf18      	it	ne
 800d096:	2001      	movne	r0, #1
 800d098:	f1b9 0f00 	cmp.w	r9, #0
 800d09c:	daec      	bge.n	800d078 <__ieee754_pow+0x228>
 800d09e:	e7df      	b.n	800d060 <__ieee754_pow+0x210>
 800d0a0:	4b10      	ldr	r3, [pc, #64]	@ (800d0e4 <__ieee754_pow+0x294>)
 800d0a2:	4598      	cmp	r8, r3
 800d0a4:	f04f 0200 	mov.w	r2, #0
 800d0a8:	d924      	bls.n	800d0f4 <__ieee754_pow+0x2a4>
 800d0aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	f7f3 fd34 	bl	8000b1c <__aeabi_dcmplt>
 800d0b4:	3800      	subs	r0, #0
 800d0b6:	bf18      	it	ne
 800d0b8:	2001      	movne	r0, #1
 800d0ba:	f1b9 0f00 	cmp.w	r9, #0
 800d0be:	dccf      	bgt.n	800d060 <__ieee754_pow+0x210>
 800d0c0:	e7da      	b.n	800d078 <__ieee754_pow+0x228>
 800d0c2:	bf00      	nop
 800d0c4:	f3af 8000 	nop.w
 800d0c8:	00000000 	.word	0x00000000
 800d0cc:	3ff00000 	.word	0x3ff00000
 800d0d0:	00000000 	.word	0x00000000
 800d0d4:	bff00000 	.word	0xbff00000
 800d0d8:	fff00000 	.word	0xfff00000
 800d0dc:	7ff00000 	.word	0x7ff00000
 800d0e0:	433fffff 	.word	0x433fffff
 800d0e4:	3ff00000 	.word	0x3ff00000
 800d0e8:	3fefffff 	.word	0x3fefffff
 800d0ec:	3fe00000 	.word	0x3fe00000
 800d0f0:	43f00000 	.word	0x43f00000
 800d0f4:	4b5a      	ldr	r3, [pc, #360]	@ (800d260 <__ieee754_pow+0x410>)
 800d0f6:	f7f3 f8e7 	bl	80002c8 <__aeabi_dsub>
 800d0fa:	a351      	add	r3, pc, #324	@ (adr r3, 800d240 <__ieee754_pow+0x3f0>)
 800d0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d100:	4604      	mov	r4, r0
 800d102:	460d      	mov	r5, r1
 800d104:	f7f3 fa98 	bl	8000638 <__aeabi_dmul>
 800d108:	a34f      	add	r3, pc, #316	@ (adr r3, 800d248 <__ieee754_pow+0x3f8>)
 800d10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10e:	4606      	mov	r6, r0
 800d110:	460f      	mov	r7, r1
 800d112:	4620      	mov	r0, r4
 800d114:	4629      	mov	r1, r5
 800d116:	f7f3 fa8f 	bl	8000638 <__aeabi_dmul>
 800d11a:	4b52      	ldr	r3, [pc, #328]	@ (800d264 <__ieee754_pow+0x414>)
 800d11c:	4682      	mov	sl, r0
 800d11e:	468b      	mov	fp, r1
 800d120:	2200      	movs	r2, #0
 800d122:	4620      	mov	r0, r4
 800d124:	4629      	mov	r1, r5
 800d126:	f7f3 fa87 	bl	8000638 <__aeabi_dmul>
 800d12a:	4602      	mov	r2, r0
 800d12c:	460b      	mov	r3, r1
 800d12e:	a148      	add	r1, pc, #288	@ (adr r1, 800d250 <__ieee754_pow+0x400>)
 800d130:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d134:	f7f3 f8c8 	bl	80002c8 <__aeabi_dsub>
 800d138:	4622      	mov	r2, r4
 800d13a:	462b      	mov	r3, r5
 800d13c:	f7f3 fa7c 	bl	8000638 <__aeabi_dmul>
 800d140:	4602      	mov	r2, r0
 800d142:	460b      	mov	r3, r1
 800d144:	2000      	movs	r0, #0
 800d146:	4948      	ldr	r1, [pc, #288]	@ (800d268 <__ieee754_pow+0x418>)
 800d148:	f7f3 f8be 	bl	80002c8 <__aeabi_dsub>
 800d14c:	4622      	mov	r2, r4
 800d14e:	4680      	mov	r8, r0
 800d150:	4689      	mov	r9, r1
 800d152:	462b      	mov	r3, r5
 800d154:	4620      	mov	r0, r4
 800d156:	4629      	mov	r1, r5
 800d158:	f7f3 fa6e 	bl	8000638 <__aeabi_dmul>
 800d15c:	4602      	mov	r2, r0
 800d15e:	460b      	mov	r3, r1
 800d160:	4640      	mov	r0, r8
 800d162:	4649      	mov	r1, r9
 800d164:	f7f3 fa68 	bl	8000638 <__aeabi_dmul>
 800d168:	a33b      	add	r3, pc, #236	@ (adr r3, 800d258 <__ieee754_pow+0x408>)
 800d16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d16e:	f7f3 fa63 	bl	8000638 <__aeabi_dmul>
 800d172:	4602      	mov	r2, r0
 800d174:	460b      	mov	r3, r1
 800d176:	4650      	mov	r0, sl
 800d178:	4659      	mov	r1, fp
 800d17a:	f7f3 f8a5 	bl	80002c8 <__aeabi_dsub>
 800d17e:	4602      	mov	r2, r0
 800d180:	460b      	mov	r3, r1
 800d182:	4680      	mov	r8, r0
 800d184:	4689      	mov	r9, r1
 800d186:	4630      	mov	r0, r6
 800d188:	4639      	mov	r1, r7
 800d18a:	f7f3 f89f 	bl	80002cc <__adddf3>
 800d18e:	2400      	movs	r4, #0
 800d190:	4632      	mov	r2, r6
 800d192:	463b      	mov	r3, r7
 800d194:	4620      	mov	r0, r4
 800d196:	460d      	mov	r5, r1
 800d198:	f7f3 f896 	bl	80002c8 <__aeabi_dsub>
 800d19c:	4602      	mov	r2, r0
 800d19e:	460b      	mov	r3, r1
 800d1a0:	4640      	mov	r0, r8
 800d1a2:	4649      	mov	r1, r9
 800d1a4:	f7f3 f890 	bl	80002c8 <__aeabi_dsub>
 800d1a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d1ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	9304      	str	r3, [sp, #16]
 800d1b4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800d1b8:	4606      	mov	r6, r0
 800d1ba:	460f      	mov	r7, r1
 800d1bc:	4652      	mov	r2, sl
 800d1be:	465b      	mov	r3, fp
 800d1c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1c4:	f7f3 f880 	bl	80002c8 <__aeabi_dsub>
 800d1c8:	4622      	mov	r2, r4
 800d1ca:	462b      	mov	r3, r5
 800d1cc:	f7f3 fa34 	bl	8000638 <__aeabi_dmul>
 800d1d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d1d4:	4680      	mov	r8, r0
 800d1d6:	4689      	mov	r9, r1
 800d1d8:	4630      	mov	r0, r6
 800d1da:	4639      	mov	r1, r7
 800d1dc:	f7f3 fa2c 	bl	8000638 <__aeabi_dmul>
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	460b      	mov	r3, r1
 800d1e4:	4640      	mov	r0, r8
 800d1e6:	4649      	mov	r1, r9
 800d1e8:	f7f3 f870 	bl	80002cc <__adddf3>
 800d1ec:	4652      	mov	r2, sl
 800d1ee:	465b      	mov	r3, fp
 800d1f0:	4606      	mov	r6, r0
 800d1f2:	460f      	mov	r7, r1
 800d1f4:	4620      	mov	r0, r4
 800d1f6:	4629      	mov	r1, r5
 800d1f8:	f7f3 fa1e 	bl	8000638 <__aeabi_dmul>
 800d1fc:	460b      	mov	r3, r1
 800d1fe:	4602      	mov	r2, r0
 800d200:	4680      	mov	r8, r0
 800d202:	4689      	mov	r9, r1
 800d204:	4630      	mov	r0, r6
 800d206:	4639      	mov	r1, r7
 800d208:	f7f3 f860 	bl	80002cc <__adddf3>
 800d20c:	4b17      	ldr	r3, [pc, #92]	@ (800d26c <__ieee754_pow+0x41c>)
 800d20e:	4299      	cmp	r1, r3
 800d210:	4604      	mov	r4, r0
 800d212:	460d      	mov	r5, r1
 800d214:	468a      	mov	sl, r1
 800d216:	468b      	mov	fp, r1
 800d218:	f340 82ef 	ble.w	800d7fa <__ieee754_pow+0x9aa>
 800d21c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800d220:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800d224:	4303      	orrs	r3, r0
 800d226:	f000 81e8 	beq.w	800d5fa <__ieee754_pow+0x7aa>
 800d22a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d22e:	2200      	movs	r2, #0
 800d230:	2300      	movs	r3, #0
 800d232:	f7f3 fc73 	bl	8000b1c <__aeabi_dcmplt>
 800d236:	3800      	subs	r0, #0
 800d238:	bf18      	it	ne
 800d23a:	2001      	movne	r0, #1
 800d23c:	e710      	b.n	800d060 <__ieee754_pow+0x210>
 800d23e:	bf00      	nop
 800d240:	60000000 	.word	0x60000000
 800d244:	3ff71547 	.word	0x3ff71547
 800d248:	f85ddf44 	.word	0xf85ddf44
 800d24c:	3e54ae0b 	.word	0x3e54ae0b
 800d250:	55555555 	.word	0x55555555
 800d254:	3fd55555 	.word	0x3fd55555
 800d258:	652b82fe 	.word	0x652b82fe
 800d25c:	3ff71547 	.word	0x3ff71547
 800d260:	3ff00000 	.word	0x3ff00000
 800d264:	3fd00000 	.word	0x3fd00000
 800d268:	3fe00000 	.word	0x3fe00000
 800d26c:	408fffff 	.word	0x408fffff
 800d270:	4bd5      	ldr	r3, [pc, #852]	@ (800d5c8 <__ieee754_pow+0x778>)
 800d272:	402b      	ands	r3, r5
 800d274:	2200      	movs	r2, #0
 800d276:	b92b      	cbnz	r3, 800d284 <__ieee754_pow+0x434>
 800d278:	4bd4      	ldr	r3, [pc, #848]	@ (800d5cc <__ieee754_pow+0x77c>)
 800d27a:	f7f3 f9dd 	bl	8000638 <__aeabi_dmul>
 800d27e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800d282:	468b      	mov	fp, r1
 800d284:	ea4f 532b 	mov.w	r3, fp, asr #20
 800d288:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d28c:	4413      	add	r3, r2
 800d28e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d290:	4bcf      	ldr	r3, [pc, #828]	@ (800d5d0 <__ieee754_pow+0x780>)
 800d292:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800d296:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800d29a:	459b      	cmp	fp, r3
 800d29c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d2a0:	dd08      	ble.n	800d2b4 <__ieee754_pow+0x464>
 800d2a2:	4bcc      	ldr	r3, [pc, #816]	@ (800d5d4 <__ieee754_pow+0x784>)
 800d2a4:	459b      	cmp	fp, r3
 800d2a6:	f340 81a5 	ble.w	800d5f4 <__ieee754_pow+0x7a4>
 800d2aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2ac:	3301      	adds	r3, #1
 800d2ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2b0:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800d2b4:	f04f 0a00 	mov.w	sl, #0
 800d2b8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d2bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d2be:	4bc6      	ldr	r3, [pc, #792]	@ (800d5d8 <__ieee754_pow+0x788>)
 800d2c0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d2c4:	ed93 7b00 	vldr	d7, [r3]
 800d2c8:	4629      	mov	r1, r5
 800d2ca:	ec53 2b17 	vmov	r2, r3, d7
 800d2ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d2d2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d2d6:	f7f2 fff7 	bl	80002c8 <__aeabi_dsub>
 800d2da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d2de:	4606      	mov	r6, r0
 800d2e0:	460f      	mov	r7, r1
 800d2e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d2e6:	f7f2 fff1 	bl	80002cc <__adddf3>
 800d2ea:	4602      	mov	r2, r0
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	2000      	movs	r0, #0
 800d2f0:	49ba      	ldr	r1, [pc, #744]	@ (800d5dc <__ieee754_pow+0x78c>)
 800d2f2:	f7f3 facb 	bl	800088c <__aeabi_ddiv>
 800d2f6:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800d2fa:	4602      	mov	r2, r0
 800d2fc:	460b      	mov	r3, r1
 800d2fe:	4630      	mov	r0, r6
 800d300:	4639      	mov	r1, r7
 800d302:	f7f3 f999 	bl	8000638 <__aeabi_dmul>
 800d306:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d30a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800d30e:	106d      	asrs	r5, r5, #1
 800d310:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800d314:	f04f 0b00 	mov.w	fp, #0
 800d318:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800d31c:	4661      	mov	r1, ip
 800d31e:	2200      	movs	r2, #0
 800d320:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800d324:	4658      	mov	r0, fp
 800d326:	46e1      	mov	r9, ip
 800d328:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800d32c:	4614      	mov	r4, r2
 800d32e:	461d      	mov	r5, r3
 800d330:	f7f3 f982 	bl	8000638 <__aeabi_dmul>
 800d334:	4602      	mov	r2, r0
 800d336:	460b      	mov	r3, r1
 800d338:	4630      	mov	r0, r6
 800d33a:	4639      	mov	r1, r7
 800d33c:	f7f2 ffc4 	bl	80002c8 <__aeabi_dsub>
 800d340:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d344:	4606      	mov	r6, r0
 800d346:	460f      	mov	r7, r1
 800d348:	4620      	mov	r0, r4
 800d34a:	4629      	mov	r1, r5
 800d34c:	f7f2 ffbc 	bl	80002c8 <__aeabi_dsub>
 800d350:	4602      	mov	r2, r0
 800d352:	460b      	mov	r3, r1
 800d354:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d358:	f7f2 ffb6 	bl	80002c8 <__aeabi_dsub>
 800d35c:	465a      	mov	r2, fp
 800d35e:	464b      	mov	r3, r9
 800d360:	f7f3 f96a 	bl	8000638 <__aeabi_dmul>
 800d364:	4602      	mov	r2, r0
 800d366:	460b      	mov	r3, r1
 800d368:	4630      	mov	r0, r6
 800d36a:	4639      	mov	r1, r7
 800d36c:	f7f2 ffac 	bl	80002c8 <__aeabi_dsub>
 800d370:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d374:	f7f3 f960 	bl	8000638 <__aeabi_dmul>
 800d378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d37c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d380:	4610      	mov	r0, r2
 800d382:	4619      	mov	r1, r3
 800d384:	f7f3 f958 	bl	8000638 <__aeabi_dmul>
 800d388:	a37d      	add	r3, pc, #500	@ (adr r3, 800d580 <__ieee754_pow+0x730>)
 800d38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d38e:	4604      	mov	r4, r0
 800d390:	460d      	mov	r5, r1
 800d392:	f7f3 f951 	bl	8000638 <__aeabi_dmul>
 800d396:	a37c      	add	r3, pc, #496	@ (adr r3, 800d588 <__ieee754_pow+0x738>)
 800d398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d39c:	f7f2 ff96 	bl	80002cc <__adddf3>
 800d3a0:	4622      	mov	r2, r4
 800d3a2:	462b      	mov	r3, r5
 800d3a4:	f7f3 f948 	bl	8000638 <__aeabi_dmul>
 800d3a8:	a379      	add	r3, pc, #484	@ (adr r3, 800d590 <__ieee754_pow+0x740>)
 800d3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ae:	f7f2 ff8d 	bl	80002cc <__adddf3>
 800d3b2:	4622      	mov	r2, r4
 800d3b4:	462b      	mov	r3, r5
 800d3b6:	f7f3 f93f 	bl	8000638 <__aeabi_dmul>
 800d3ba:	a377      	add	r3, pc, #476	@ (adr r3, 800d598 <__ieee754_pow+0x748>)
 800d3bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c0:	f7f2 ff84 	bl	80002cc <__adddf3>
 800d3c4:	4622      	mov	r2, r4
 800d3c6:	462b      	mov	r3, r5
 800d3c8:	f7f3 f936 	bl	8000638 <__aeabi_dmul>
 800d3cc:	a374      	add	r3, pc, #464	@ (adr r3, 800d5a0 <__ieee754_pow+0x750>)
 800d3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d2:	f7f2 ff7b 	bl	80002cc <__adddf3>
 800d3d6:	4622      	mov	r2, r4
 800d3d8:	462b      	mov	r3, r5
 800d3da:	f7f3 f92d 	bl	8000638 <__aeabi_dmul>
 800d3de:	a372      	add	r3, pc, #456	@ (adr r3, 800d5a8 <__ieee754_pow+0x758>)
 800d3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e4:	f7f2 ff72 	bl	80002cc <__adddf3>
 800d3e8:	4622      	mov	r2, r4
 800d3ea:	4606      	mov	r6, r0
 800d3ec:	460f      	mov	r7, r1
 800d3ee:	462b      	mov	r3, r5
 800d3f0:	4620      	mov	r0, r4
 800d3f2:	4629      	mov	r1, r5
 800d3f4:	f7f3 f920 	bl	8000638 <__aeabi_dmul>
 800d3f8:	4602      	mov	r2, r0
 800d3fa:	460b      	mov	r3, r1
 800d3fc:	4630      	mov	r0, r6
 800d3fe:	4639      	mov	r1, r7
 800d400:	f7f3 f91a 	bl	8000638 <__aeabi_dmul>
 800d404:	465a      	mov	r2, fp
 800d406:	4604      	mov	r4, r0
 800d408:	460d      	mov	r5, r1
 800d40a:	464b      	mov	r3, r9
 800d40c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d410:	f7f2 ff5c 	bl	80002cc <__adddf3>
 800d414:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d418:	f7f3 f90e 	bl	8000638 <__aeabi_dmul>
 800d41c:	4622      	mov	r2, r4
 800d41e:	462b      	mov	r3, r5
 800d420:	f7f2 ff54 	bl	80002cc <__adddf3>
 800d424:	465a      	mov	r2, fp
 800d426:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d42a:	464b      	mov	r3, r9
 800d42c:	4658      	mov	r0, fp
 800d42e:	4649      	mov	r1, r9
 800d430:	f7f3 f902 	bl	8000638 <__aeabi_dmul>
 800d434:	4b6a      	ldr	r3, [pc, #424]	@ (800d5e0 <__ieee754_pow+0x790>)
 800d436:	2200      	movs	r2, #0
 800d438:	4606      	mov	r6, r0
 800d43a:	460f      	mov	r7, r1
 800d43c:	f7f2 ff46 	bl	80002cc <__adddf3>
 800d440:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d444:	f7f2 ff42 	bl	80002cc <__adddf3>
 800d448:	46d8      	mov	r8, fp
 800d44a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800d44e:	460d      	mov	r5, r1
 800d450:	465a      	mov	r2, fp
 800d452:	460b      	mov	r3, r1
 800d454:	4640      	mov	r0, r8
 800d456:	4649      	mov	r1, r9
 800d458:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800d45c:	f7f3 f8ec 	bl	8000638 <__aeabi_dmul>
 800d460:	465c      	mov	r4, fp
 800d462:	4680      	mov	r8, r0
 800d464:	4689      	mov	r9, r1
 800d466:	4b5e      	ldr	r3, [pc, #376]	@ (800d5e0 <__ieee754_pow+0x790>)
 800d468:	2200      	movs	r2, #0
 800d46a:	4620      	mov	r0, r4
 800d46c:	4629      	mov	r1, r5
 800d46e:	f7f2 ff2b 	bl	80002c8 <__aeabi_dsub>
 800d472:	4632      	mov	r2, r6
 800d474:	463b      	mov	r3, r7
 800d476:	f7f2 ff27 	bl	80002c8 <__aeabi_dsub>
 800d47a:	4602      	mov	r2, r0
 800d47c:	460b      	mov	r3, r1
 800d47e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d482:	f7f2 ff21 	bl	80002c8 <__aeabi_dsub>
 800d486:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d48a:	f7f3 f8d5 	bl	8000638 <__aeabi_dmul>
 800d48e:	4622      	mov	r2, r4
 800d490:	4606      	mov	r6, r0
 800d492:	460f      	mov	r7, r1
 800d494:	462b      	mov	r3, r5
 800d496:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d49a:	f7f3 f8cd 	bl	8000638 <__aeabi_dmul>
 800d49e:	4602      	mov	r2, r0
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	4630      	mov	r0, r6
 800d4a4:	4639      	mov	r1, r7
 800d4a6:	f7f2 ff11 	bl	80002cc <__adddf3>
 800d4aa:	4606      	mov	r6, r0
 800d4ac:	460f      	mov	r7, r1
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	460b      	mov	r3, r1
 800d4b2:	4640      	mov	r0, r8
 800d4b4:	4649      	mov	r1, r9
 800d4b6:	f7f2 ff09 	bl	80002cc <__adddf3>
 800d4ba:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800d4be:	a33c      	add	r3, pc, #240	@ (adr r3, 800d5b0 <__ieee754_pow+0x760>)
 800d4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c4:	4658      	mov	r0, fp
 800d4c6:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800d4ca:	460d      	mov	r5, r1
 800d4cc:	f7f3 f8b4 	bl	8000638 <__aeabi_dmul>
 800d4d0:	465c      	mov	r4, fp
 800d4d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d4d6:	4642      	mov	r2, r8
 800d4d8:	464b      	mov	r3, r9
 800d4da:	4620      	mov	r0, r4
 800d4dc:	4629      	mov	r1, r5
 800d4de:	f7f2 fef3 	bl	80002c8 <__aeabi_dsub>
 800d4e2:	4602      	mov	r2, r0
 800d4e4:	460b      	mov	r3, r1
 800d4e6:	4630      	mov	r0, r6
 800d4e8:	4639      	mov	r1, r7
 800d4ea:	f7f2 feed 	bl	80002c8 <__aeabi_dsub>
 800d4ee:	a332      	add	r3, pc, #200	@ (adr r3, 800d5b8 <__ieee754_pow+0x768>)
 800d4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f4:	f7f3 f8a0 	bl	8000638 <__aeabi_dmul>
 800d4f8:	a331      	add	r3, pc, #196	@ (adr r3, 800d5c0 <__ieee754_pow+0x770>)
 800d4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4fe:	4606      	mov	r6, r0
 800d500:	460f      	mov	r7, r1
 800d502:	4620      	mov	r0, r4
 800d504:	4629      	mov	r1, r5
 800d506:	f7f3 f897 	bl	8000638 <__aeabi_dmul>
 800d50a:	4602      	mov	r2, r0
 800d50c:	460b      	mov	r3, r1
 800d50e:	4630      	mov	r0, r6
 800d510:	4639      	mov	r1, r7
 800d512:	f7f2 fedb 	bl	80002cc <__adddf3>
 800d516:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d518:	4b32      	ldr	r3, [pc, #200]	@ (800d5e4 <__ieee754_pow+0x794>)
 800d51a:	4413      	add	r3, r2
 800d51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d520:	f7f2 fed4 	bl	80002cc <__adddf3>
 800d524:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d528:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d52a:	f7f3 f81b 	bl	8000564 <__aeabi_i2d>
 800d52e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d530:	4b2d      	ldr	r3, [pc, #180]	@ (800d5e8 <__ieee754_pow+0x798>)
 800d532:	4413      	add	r3, r2
 800d534:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d538:	4606      	mov	r6, r0
 800d53a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d53e:	460f      	mov	r7, r1
 800d540:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d544:	f7f2 fec2 	bl	80002cc <__adddf3>
 800d548:	4642      	mov	r2, r8
 800d54a:	464b      	mov	r3, r9
 800d54c:	f7f2 febe 	bl	80002cc <__adddf3>
 800d550:	4632      	mov	r2, r6
 800d552:	463b      	mov	r3, r7
 800d554:	f7f2 feba 	bl	80002cc <__adddf3>
 800d558:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800d55c:	4632      	mov	r2, r6
 800d55e:	463b      	mov	r3, r7
 800d560:	4658      	mov	r0, fp
 800d562:	460d      	mov	r5, r1
 800d564:	f7f2 feb0 	bl	80002c8 <__aeabi_dsub>
 800d568:	4642      	mov	r2, r8
 800d56a:	464b      	mov	r3, r9
 800d56c:	f7f2 feac 	bl	80002c8 <__aeabi_dsub>
 800d570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d574:	f7f2 fea8 	bl	80002c8 <__aeabi_dsub>
 800d578:	465c      	mov	r4, fp
 800d57a:	4602      	mov	r2, r0
 800d57c:	e036      	b.n	800d5ec <__ieee754_pow+0x79c>
 800d57e:	bf00      	nop
 800d580:	4a454eef 	.word	0x4a454eef
 800d584:	3fca7e28 	.word	0x3fca7e28
 800d588:	93c9db65 	.word	0x93c9db65
 800d58c:	3fcd864a 	.word	0x3fcd864a
 800d590:	a91d4101 	.word	0xa91d4101
 800d594:	3fd17460 	.word	0x3fd17460
 800d598:	518f264d 	.word	0x518f264d
 800d59c:	3fd55555 	.word	0x3fd55555
 800d5a0:	db6fabff 	.word	0xdb6fabff
 800d5a4:	3fdb6db6 	.word	0x3fdb6db6
 800d5a8:	33333303 	.word	0x33333303
 800d5ac:	3fe33333 	.word	0x3fe33333
 800d5b0:	e0000000 	.word	0xe0000000
 800d5b4:	3feec709 	.word	0x3feec709
 800d5b8:	dc3a03fd 	.word	0xdc3a03fd
 800d5bc:	3feec709 	.word	0x3feec709
 800d5c0:	145b01f5 	.word	0x145b01f5
 800d5c4:	be3e2fe0 	.word	0xbe3e2fe0
 800d5c8:	7ff00000 	.word	0x7ff00000
 800d5cc:	43400000 	.word	0x43400000
 800d5d0:	0003988e 	.word	0x0003988e
 800d5d4:	000bb679 	.word	0x000bb679
 800d5d8:	0800e570 	.word	0x0800e570
 800d5dc:	3ff00000 	.word	0x3ff00000
 800d5e0:	40080000 	.word	0x40080000
 800d5e4:	0800e550 	.word	0x0800e550
 800d5e8:	0800e560 	.word	0x0800e560
 800d5ec:	460b      	mov	r3, r1
 800d5ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d5f2:	e5d7      	b.n	800d1a4 <__ieee754_pow+0x354>
 800d5f4:	f04f 0a01 	mov.w	sl, #1
 800d5f8:	e65e      	b.n	800d2b8 <__ieee754_pow+0x468>
 800d5fa:	a3b4      	add	r3, pc, #720	@ (adr r3, 800d8cc <__ieee754_pow+0xa7c>)
 800d5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d600:	4630      	mov	r0, r6
 800d602:	4639      	mov	r1, r7
 800d604:	f7f2 fe62 	bl	80002cc <__adddf3>
 800d608:	4642      	mov	r2, r8
 800d60a:	e9cd 0100 	strd	r0, r1, [sp]
 800d60e:	464b      	mov	r3, r9
 800d610:	4620      	mov	r0, r4
 800d612:	4629      	mov	r1, r5
 800d614:	f7f2 fe58 	bl	80002c8 <__aeabi_dsub>
 800d618:	4602      	mov	r2, r0
 800d61a:	460b      	mov	r3, r1
 800d61c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d620:	f7f3 fa9a 	bl	8000b58 <__aeabi_dcmpgt>
 800d624:	2800      	cmp	r0, #0
 800d626:	f47f ae00 	bne.w	800d22a <__ieee754_pow+0x3da>
 800d62a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800d62e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800d632:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800d636:	fa43 fa0a 	asr.w	sl, r3, sl
 800d63a:	44da      	add	sl, fp
 800d63c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800d640:	489d      	ldr	r0, [pc, #628]	@ (800d8b8 <__ieee754_pow+0xa68>)
 800d642:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800d646:	4108      	asrs	r0, r1
 800d648:	ea00 030a 	and.w	r3, r0, sl
 800d64c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800d650:	f1c1 0114 	rsb	r1, r1, #20
 800d654:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800d658:	fa4a fa01 	asr.w	sl, sl, r1
 800d65c:	f1bb 0f00 	cmp.w	fp, #0
 800d660:	4640      	mov	r0, r8
 800d662:	4649      	mov	r1, r9
 800d664:	f04f 0200 	mov.w	r2, #0
 800d668:	bfb8      	it	lt
 800d66a:	f1ca 0a00 	rsblt	sl, sl, #0
 800d66e:	f7f2 fe2b 	bl	80002c8 <__aeabi_dsub>
 800d672:	4680      	mov	r8, r0
 800d674:	4689      	mov	r9, r1
 800d676:	4632      	mov	r2, r6
 800d678:	463b      	mov	r3, r7
 800d67a:	4640      	mov	r0, r8
 800d67c:	4649      	mov	r1, r9
 800d67e:	f7f2 fe25 	bl	80002cc <__adddf3>
 800d682:	2400      	movs	r4, #0
 800d684:	a37c      	add	r3, pc, #496	@ (adr r3, 800d878 <__ieee754_pow+0xa28>)
 800d686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d68a:	4620      	mov	r0, r4
 800d68c:	460d      	mov	r5, r1
 800d68e:	f7f2 ffd3 	bl	8000638 <__aeabi_dmul>
 800d692:	4642      	mov	r2, r8
 800d694:	e9cd 0100 	strd	r0, r1, [sp]
 800d698:	464b      	mov	r3, r9
 800d69a:	4620      	mov	r0, r4
 800d69c:	4629      	mov	r1, r5
 800d69e:	f7f2 fe13 	bl	80002c8 <__aeabi_dsub>
 800d6a2:	4602      	mov	r2, r0
 800d6a4:	460b      	mov	r3, r1
 800d6a6:	4630      	mov	r0, r6
 800d6a8:	4639      	mov	r1, r7
 800d6aa:	f7f2 fe0d 	bl	80002c8 <__aeabi_dsub>
 800d6ae:	a374      	add	r3, pc, #464	@ (adr r3, 800d880 <__ieee754_pow+0xa30>)
 800d6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b4:	f7f2 ffc0 	bl	8000638 <__aeabi_dmul>
 800d6b8:	a373      	add	r3, pc, #460	@ (adr r3, 800d888 <__ieee754_pow+0xa38>)
 800d6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6be:	4680      	mov	r8, r0
 800d6c0:	4689      	mov	r9, r1
 800d6c2:	4620      	mov	r0, r4
 800d6c4:	4629      	mov	r1, r5
 800d6c6:	f7f2 ffb7 	bl	8000638 <__aeabi_dmul>
 800d6ca:	4602      	mov	r2, r0
 800d6cc:	460b      	mov	r3, r1
 800d6ce:	4640      	mov	r0, r8
 800d6d0:	4649      	mov	r1, r9
 800d6d2:	f7f2 fdfb 	bl	80002cc <__adddf3>
 800d6d6:	4604      	mov	r4, r0
 800d6d8:	460d      	mov	r5, r1
 800d6da:	4602      	mov	r2, r0
 800d6dc:	460b      	mov	r3, r1
 800d6de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d6e2:	f7f2 fdf3 	bl	80002cc <__adddf3>
 800d6e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d6ea:	4680      	mov	r8, r0
 800d6ec:	4689      	mov	r9, r1
 800d6ee:	f7f2 fdeb 	bl	80002c8 <__aeabi_dsub>
 800d6f2:	4602      	mov	r2, r0
 800d6f4:	460b      	mov	r3, r1
 800d6f6:	4620      	mov	r0, r4
 800d6f8:	4629      	mov	r1, r5
 800d6fa:	f7f2 fde5 	bl	80002c8 <__aeabi_dsub>
 800d6fe:	4642      	mov	r2, r8
 800d700:	4606      	mov	r6, r0
 800d702:	460f      	mov	r7, r1
 800d704:	464b      	mov	r3, r9
 800d706:	4640      	mov	r0, r8
 800d708:	4649      	mov	r1, r9
 800d70a:	f7f2 ff95 	bl	8000638 <__aeabi_dmul>
 800d70e:	a360      	add	r3, pc, #384	@ (adr r3, 800d890 <__ieee754_pow+0xa40>)
 800d710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d714:	4604      	mov	r4, r0
 800d716:	460d      	mov	r5, r1
 800d718:	f7f2 ff8e 	bl	8000638 <__aeabi_dmul>
 800d71c:	a35e      	add	r3, pc, #376	@ (adr r3, 800d898 <__ieee754_pow+0xa48>)
 800d71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d722:	f7f2 fdd1 	bl	80002c8 <__aeabi_dsub>
 800d726:	4622      	mov	r2, r4
 800d728:	462b      	mov	r3, r5
 800d72a:	f7f2 ff85 	bl	8000638 <__aeabi_dmul>
 800d72e:	a35c      	add	r3, pc, #368	@ (adr r3, 800d8a0 <__ieee754_pow+0xa50>)
 800d730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d734:	f7f2 fdca 	bl	80002cc <__adddf3>
 800d738:	4622      	mov	r2, r4
 800d73a:	462b      	mov	r3, r5
 800d73c:	f7f2 ff7c 	bl	8000638 <__aeabi_dmul>
 800d740:	a359      	add	r3, pc, #356	@ (adr r3, 800d8a8 <__ieee754_pow+0xa58>)
 800d742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d746:	f7f2 fdbf 	bl	80002c8 <__aeabi_dsub>
 800d74a:	4622      	mov	r2, r4
 800d74c:	462b      	mov	r3, r5
 800d74e:	f7f2 ff73 	bl	8000638 <__aeabi_dmul>
 800d752:	a357      	add	r3, pc, #348	@ (adr r3, 800d8b0 <__ieee754_pow+0xa60>)
 800d754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d758:	f7f2 fdb8 	bl	80002cc <__adddf3>
 800d75c:	4622      	mov	r2, r4
 800d75e:	462b      	mov	r3, r5
 800d760:	f7f2 ff6a 	bl	8000638 <__aeabi_dmul>
 800d764:	4602      	mov	r2, r0
 800d766:	460b      	mov	r3, r1
 800d768:	4640      	mov	r0, r8
 800d76a:	4649      	mov	r1, r9
 800d76c:	f7f2 fdac 	bl	80002c8 <__aeabi_dsub>
 800d770:	4604      	mov	r4, r0
 800d772:	460d      	mov	r5, r1
 800d774:	4602      	mov	r2, r0
 800d776:	460b      	mov	r3, r1
 800d778:	4640      	mov	r0, r8
 800d77a:	4649      	mov	r1, r9
 800d77c:	f7f2 ff5c 	bl	8000638 <__aeabi_dmul>
 800d780:	2200      	movs	r2, #0
 800d782:	e9cd 0100 	strd	r0, r1, [sp]
 800d786:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d78a:	4620      	mov	r0, r4
 800d78c:	4629      	mov	r1, r5
 800d78e:	f7f2 fd9b 	bl	80002c8 <__aeabi_dsub>
 800d792:	4602      	mov	r2, r0
 800d794:	460b      	mov	r3, r1
 800d796:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d79a:	f7f3 f877 	bl	800088c <__aeabi_ddiv>
 800d79e:	4632      	mov	r2, r6
 800d7a0:	4604      	mov	r4, r0
 800d7a2:	460d      	mov	r5, r1
 800d7a4:	463b      	mov	r3, r7
 800d7a6:	4640      	mov	r0, r8
 800d7a8:	4649      	mov	r1, r9
 800d7aa:	f7f2 ff45 	bl	8000638 <__aeabi_dmul>
 800d7ae:	4632      	mov	r2, r6
 800d7b0:	463b      	mov	r3, r7
 800d7b2:	f7f2 fd8b 	bl	80002cc <__adddf3>
 800d7b6:	4602      	mov	r2, r0
 800d7b8:	460b      	mov	r3, r1
 800d7ba:	4620      	mov	r0, r4
 800d7bc:	4629      	mov	r1, r5
 800d7be:	f7f2 fd83 	bl	80002c8 <__aeabi_dsub>
 800d7c2:	4642      	mov	r2, r8
 800d7c4:	464b      	mov	r3, r9
 800d7c6:	f7f2 fd7f 	bl	80002c8 <__aeabi_dsub>
 800d7ca:	460b      	mov	r3, r1
 800d7cc:	4602      	mov	r2, r0
 800d7ce:	493b      	ldr	r1, [pc, #236]	@ (800d8bc <__ieee754_pow+0xa6c>)
 800d7d0:	2000      	movs	r0, #0
 800d7d2:	f7f2 fd79 	bl	80002c8 <__aeabi_dsub>
 800d7d6:	ec41 0b10 	vmov	d0, r0, r1
 800d7da:	ee10 3a90 	vmov	r3, s1
 800d7de:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800d7e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d7e6:	da30      	bge.n	800d84a <__ieee754_pow+0x9fa>
 800d7e8:	4650      	mov	r0, sl
 800d7ea:	f000 f9f9 	bl	800dbe0 <scalbn>
 800d7ee:	ec51 0b10 	vmov	r0, r1, d0
 800d7f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d7f6:	f7ff bbd2 	b.w	800cf9e <__ieee754_pow+0x14e>
 800d7fa:	4c31      	ldr	r4, [pc, #196]	@ (800d8c0 <__ieee754_pow+0xa70>)
 800d7fc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d800:	42a3      	cmp	r3, r4
 800d802:	d91a      	bls.n	800d83a <__ieee754_pow+0x9ea>
 800d804:	4b2f      	ldr	r3, [pc, #188]	@ (800d8c4 <__ieee754_pow+0xa74>)
 800d806:	440b      	add	r3, r1
 800d808:	4303      	orrs	r3, r0
 800d80a:	d009      	beq.n	800d820 <__ieee754_pow+0x9d0>
 800d80c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d810:	2200      	movs	r2, #0
 800d812:	2300      	movs	r3, #0
 800d814:	f7f3 f982 	bl	8000b1c <__aeabi_dcmplt>
 800d818:	3800      	subs	r0, #0
 800d81a:	bf18      	it	ne
 800d81c:	2001      	movne	r0, #1
 800d81e:	e42b      	b.n	800d078 <__ieee754_pow+0x228>
 800d820:	4642      	mov	r2, r8
 800d822:	464b      	mov	r3, r9
 800d824:	f7f2 fd50 	bl	80002c8 <__aeabi_dsub>
 800d828:	4632      	mov	r2, r6
 800d82a:	463b      	mov	r3, r7
 800d82c:	f7f3 f98a 	bl	8000b44 <__aeabi_dcmpge>
 800d830:	2800      	cmp	r0, #0
 800d832:	d1eb      	bne.n	800d80c <__ieee754_pow+0x9bc>
 800d834:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800d8d4 <__ieee754_pow+0xa84>
 800d838:	e6f7      	b.n	800d62a <__ieee754_pow+0x7da>
 800d83a:	469a      	mov	sl, r3
 800d83c:	4b22      	ldr	r3, [pc, #136]	@ (800d8c8 <__ieee754_pow+0xa78>)
 800d83e:	459a      	cmp	sl, r3
 800d840:	f63f aef3 	bhi.w	800d62a <__ieee754_pow+0x7da>
 800d844:	f8dd a010 	ldr.w	sl, [sp, #16]
 800d848:	e715      	b.n	800d676 <__ieee754_pow+0x826>
 800d84a:	ec51 0b10 	vmov	r0, r1, d0
 800d84e:	4619      	mov	r1, r3
 800d850:	e7cf      	b.n	800d7f2 <__ieee754_pow+0x9a2>
 800d852:	491a      	ldr	r1, [pc, #104]	@ (800d8bc <__ieee754_pow+0xa6c>)
 800d854:	2000      	movs	r0, #0
 800d856:	f7ff bb18 	b.w	800ce8a <__ieee754_pow+0x3a>
 800d85a:	2000      	movs	r0, #0
 800d85c:	2100      	movs	r1, #0
 800d85e:	f7ff bb14 	b.w	800ce8a <__ieee754_pow+0x3a>
 800d862:	4630      	mov	r0, r6
 800d864:	4639      	mov	r1, r7
 800d866:	f7ff bb10 	b.w	800ce8a <__ieee754_pow+0x3a>
 800d86a:	460c      	mov	r4, r1
 800d86c:	f7ff bb5e 	b.w	800cf2c <__ieee754_pow+0xdc>
 800d870:	2400      	movs	r4, #0
 800d872:	f7ff bb49 	b.w	800cf08 <__ieee754_pow+0xb8>
 800d876:	bf00      	nop
 800d878:	00000000 	.word	0x00000000
 800d87c:	3fe62e43 	.word	0x3fe62e43
 800d880:	fefa39ef 	.word	0xfefa39ef
 800d884:	3fe62e42 	.word	0x3fe62e42
 800d888:	0ca86c39 	.word	0x0ca86c39
 800d88c:	be205c61 	.word	0xbe205c61
 800d890:	72bea4d0 	.word	0x72bea4d0
 800d894:	3e663769 	.word	0x3e663769
 800d898:	c5d26bf1 	.word	0xc5d26bf1
 800d89c:	3ebbbd41 	.word	0x3ebbbd41
 800d8a0:	af25de2c 	.word	0xaf25de2c
 800d8a4:	3f11566a 	.word	0x3f11566a
 800d8a8:	16bebd93 	.word	0x16bebd93
 800d8ac:	3f66c16c 	.word	0x3f66c16c
 800d8b0:	5555553e 	.word	0x5555553e
 800d8b4:	3fc55555 	.word	0x3fc55555
 800d8b8:	fff00000 	.word	0xfff00000
 800d8bc:	3ff00000 	.word	0x3ff00000
 800d8c0:	4090cbff 	.word	0x4090cbff
 800d8c4:	3f6f3400 	.word	0x3f6f3400
 800d8c8:	3fe00000 	.word	0x3fe00000
 800d8cc:	652b82fe 	.word	0x652b82fe
 800d8d0:	3c971547 	.word	0x3c971547
 800d8d4:	4090cc00 	.word	0x4090cc00

0800d8d8 <fabs>:
 800d8d8:	ec51 0b10 	vmov	r0, r1, d0
 800d8dc:	4602      	mov	r2, r0
 800d8de:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d8e2:	ec43 2b10 	vmov	d0, r2, r3
 800d8e6:	4770      	bx	lr

0800d8e8 <__ieee754_atan2f>:
 800d8e8:	ee10 2a90 	vmov	r2, s1
 800d8ec:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800d8f0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d8f4:	b510      	push	{r4, lr}
 800d8f6:	eef0 7a40 	vmov.f32	s15, s0
 800d8fa:	d806      	bhi.n	800d90a <__ieee754_atan2f+0x22>
 800d8fc:	ee10 0a10 	vmov	r0, s0
 800d900:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800d904:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d908:	d904      	bls.n	800d914 <__ieee754_atan2f+0x2c>
 800d90a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800d90e:	eeb0 0a67 	vmov.f32	s0, s15
 800d912:	bd10      	pop	{r4, pc}
 800d914:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800d918:	d103      	bne.n	800d922 <__ieee754_atan2f+0x3a>
 800d91a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d91e:	f000 b883 	b.w	800da28 <atanf>
 800d922:	1794      	asrs	r4, r2, #30
 800d924:	f004 0402 	and.w	r4, r4, #2
 800d928:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800d92c:	b943      	cbnz	r3, 800d940 <__ieee754_atan2f+0x58>
 800d92e:	2c02      	cmp	r4, #2
 800d930:	d05e      	beq.n	800d9f0 <__ieee754_atan2f+0x108>
 800d932:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800da04 <__ieee754_atan2f+0x11c>
 800d936:	2c03      	cmp	r4, #3
 800d938:	bf08      	it	eq
 800d93a:	eef0 7a47 	vmoveq.f32	s15, s14
 800d93e:	e7e6      	b.n	800d90e <__ieee754_atan2f+0x26>
 800d940:	b941      	cbnz	r1, 800d954 <__ieee754_atan2f+0x6c>
 800d942:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800da08 <__ieee754_atan2f+0x120>
 800d946:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800da0c <__ieee754_atan2f+0x124>
 800d94a:	2800      	cmp	r0, #0
 800d94c:	bfb8      	it	lt
 800d94e:	eef0 7a47 	vmovlt.f32	s15, s14
 800d952:	e7dc      	b.n	800d90e <__ieee754_atan2f+0x26>
 800d954:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d958:	d110      	bne.n	800d97c <__ieee754_atan2f+0x94>
 800d95a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d95e:	f104 34ff 	add.w	r4, r4, #4294967295
 800d962:	d107      	bne.n	800d974 <__ieee754_atan2f+0x8c>
 800d964:	2c02      	cmp	r4, #2
 800d966:	d846      	bhi.n	800d9f6 <__ieee754_atan2f+0x10e>
 800d968:	4b29      	ldr	r3, [pc, #164]	@ (800da10 <__ieee754_atan2f+0x128>)
 800d96a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d96e:	edd3 7a00 	vldr	s15, [r3]
 800d972:	e7cc      	b.n	800d90e <__ieee754_atan2f+0x26>
 800d974:	2c02      	cmp	r4, #2
 800d976:	d841      	bhi.n	800d9fc <__ieee754_atan2f+0x114>
 800d978:	4b26      	ldr	r3, [pc, #152]	@ (800da14 <__ieee754_atan2f+0x12c>)
 800d97a:	e7f6      	b.n	800d96a <__ieee754_atan2f+0x82>
 800d97c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d980:	d0df      	beq.n	800d942 <__ieee754_atan2f+0x5a>
 800d982:	1a5b      	subs	r3, r3, r1
 800d984:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800d988:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800d98c:	da1a      	bge.n	800d9c4 <__ieee754_atan2f+0xdc>
 800d98e:	2a00      	cmp	r2, #0
 800d990:	da01      	bge.n	800d996 <__ieee754_atan2f+0xae>
 800d992:	313c      	adds	r1, #60	@ 0x3c
 800d994:	db19      	blt.n	800d9ca <__ieee754_atan2f+0xe2>
 800d996:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800d99a:	f000 f919 	bl	800dbd0 <fabsf>
 800d99e:	f000 f843 	bl	800da28 <atanf>
 800d9a2:	eef0 7a40 	vmov.f32	s15, s0
 800d9a6:	2c01      	cmp	r4, #1
 800d9a8:	d012      	beq.n	800d9d0 <__ieee754_atan2f+0xe8>
 800d9aa:	2c02      	cmp	r4, #2
 800d9ac:	d017      	beq.n	800d9de <__ieee754_atan2f+0xf6>
 800d9ae:	2c00      	cmp	r4, #0
 800d9b0:	d0ad      	beq.n	800d90e <__ieee754_atan2f+0x26>
 800d9b2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800da18 <__ieee754_atan2f+0x130>
 800d9b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d9ba:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800da1c <__ieee754_atan2f+0x134>
 800d9be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9c2:	e7a4      	b.n	800d90e <__ieee754_atan2f+0x26>
 800d9c4:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800da08 <__ieee754_atan2f+0x120>
 800d9c8:	e7ed      	b.n	800d9a6 <__ieee754_atan2f+0xbe>
 800d9ca:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800da20 <__ieee754_atan2f+0x138>
 800d9ce:	e7ea      	b.n	800d9a6 <__ieee754_atan2f+0xbe>
 800d9d0:	ee17 3a90 	vmov	r3, s15
 800d9d4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800d9d8:	ee07 3a90 	vmov	s15, r3
 800d9dc:	e797      	b.n	800d90e <__ieee754_atan2f+0x26>
 800d9de:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800da18 <__ieee754_atan2f+0x130>
 800d9e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d9e6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800da1c <__ieee754_atan2f+0x134>
 800d9ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d9ee:	e78e      	b.n	800d90e <__ieee754_atan2f+0x26>
 800d9f0:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800da1c <__ieee754_atan2f+0x134>
 800d9f4:	e78b      	b.n	800d90e <__ieee754_atan2f+0x26>
 800d9f6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800da24 <__ieee754_atan2f+0x13c>
 800d9fa:	e788      	b.n	800d90e <__ieee754_atan2f+0x26>
 800d9fc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800da20 <__ieee754_atan2f+0x138>
 800da00:	e785      	b.n	800d90e <__ieee754_atan2f+0x26>
 800da02:	bf00      	nop
 800da04:	c0490fdb 	.word	0xc0490fdb
 800da08:	3fc90fdb 	.word	0x3fc90fdb
 800da0c:	bfc90fdb 	.word	0xbfc90fdb
 800da10:	0800e58c 	.word	0x0800e58c
 800da14:	0800e580 	.word	0x0800e580
 800da18:	33bbbd2e 	.word	0x33bbbd2e
 800da1c:	40490fdb 	.word	0x40490fdb
 800da20:	00000000 	.word	0x00000000
 800da24:	3f490fdb 	.word	0x3f490fdb

0800da28 <atanf>:
 800da28:	b538      	push	{r3, r4, r5, lr}
 800da2a:	ee10 5a10 	vmov	r5, s0
 800da2e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800da32:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800da36:	eef0 7a40 	vmov.f32	s15, s0
 800da3a:	d310      	bcc.n	800da5e <atanf+0x36>
 800da3c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800da40:	d904      	bls.n	800da4c <atanf+0x24>
 800da42:	ee70 7a00 	vadd.f32	s15, s0, s0
 800da46:	eeb0 0a67 	vmov.f32	s0, s15
 800da4a:	bd38      	pop	{r3, r4, r5, pc}
 800da4c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800db84 <atanf+0x15c>
 800da50:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800db88 <atanf+0x160>
 800da54:	2d00      	cmp	r5, #0
 800da56:	bfc8      	it	gt
 800da58:	eef0 7a47 	vmovgt.f32	s15, s14
 800da5c:	e7f3      	b.n	800da46 <atanf+0x1e>
 800da5e:	4b4b      	ldr	r3, [pc, #300]	@ (800db8c <atanf+0x164>)
 800da60:	429c      	cmp	r4, r3
 800da62:	d810      	bhi.n	800da86 <atanf+0x5e>
 800da64:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800da68:	d20a      	bcs.n	800da80 <atanf+0x58>
 800da6a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800db90 <atanf+0x168>
 800da6e:	ee30 7a07 	vadd.f32	s14, s0, s14
 800da72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800da76:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800da7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da7e:	dce2      	bgt.n	800da46 <atanf+0x1e>
 800da80:	f04f 33ff 	mov.w	r3, #4294967295
 800da84:	e013      	b.n	800daae <atanf+0x86>
 800da86:	f000 f8a3 	bl	800dbd0 <fabsf>
 800da8a:	4b42      	ldr	r3, [pc, #264]	@ (800db94 <atanf+0x16c>)
 800da8c:	429c      	cmp	r4, r3
 800da8e:	d84f      	bhi.n	800db30 <atanf+0x108>
 800da90:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800da94:	429c      	cmp	r4, r3
 800da96:	d841      	bhi.n	800db1c <atanf+0xf4>
 800da98:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800da9c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800daa0:	eea0 7a27 	vfma.f32	s14, s0, s15
 800daa4:	2300      	movs	r3, #0
 800daa6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800daaa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800daae:	1c5a      	adds	r2, r3, #1
 800dab0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800dab4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800db98 <atanf+0x170>
 800dab8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800db9c <atanf+0x174>
 800dabc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800dba0 <atanf+0x178>
 800dac0:	ee66 6a06 	vmul.f32	s13, s12, s12
 800dac4:	eee6 5a87 	vfma.f32	s11, s13, s14
 800dac8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800dba4 <atanf+0x17c>
 800dacc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dad0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800dba8 <atanf+0x180>
 800dad4:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dad8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800dbac <atanf+0x184>
 800dadc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dae0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800dbb0 <atanf+0x188>
 800dae4:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dae8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800dbb4 <atanf+0x18c>
 800daec:	eea6 5a87 	vfma.f32	s10, s13, s14
 800daf0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800dbb8 <atanf+0x190>
 800daf4:	eea5 7a26 	vfma.f32	s14, s10, s13
 800daf8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800dbbc <atanf+0x194>
 800dafc:	eea7 5a26 	vfma.f32	s10, s14, s13
 800db00:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800dbc0 <atanf+0x198>
 800db04:	eea5 7a26 	vfma.f32	s14, s10, s13
 800db08:	ee27 7a26 	vmul.f32	s14, s14, s13
 800db0c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800db10:	ee27 7a87 	vmul.f32	s14, s15, s14
 800db14:	d121      	bne.n	800db5a <atanf+0x132>
 800db16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db1a:	e794      	b.n	800da46 <atanf+0x1e>
 800db1c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800db20:	ee30 7a67 	vsub.f32	s14, s0, s15
 800db24:	ee30 0a27 	vadd.f32	s0, s0, s15
 800db28:	2301      	movs	r3, #1
 800db2a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800db2e:	e7be      	b.n	800daae <atanf+0x86>
 800db30:	4b24      	ldr	r3, [pc, #144]	@ (800dbc4 <atanf+0x19c>)
 800db32:	429c      	cmp	r4, r3
 800db34:	d80b      	bhi.n	800db4e <atanf+0x126>
 800db36:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800db3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800db3e:	eea0 7a27 	vfma.f32	s14, s0, s15
 800db42:	2302      	movs	r3, #2
 800db44:	ee70 6a67 	vsub.f32	s13, s0, s15
 800db48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db4c:	e7af      	b.n	800daae <atanf+0x86>
 800db4e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800db52:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800db56:	2303      	movs	r3, #3
 800db58:	e7a9      	b.n	800daae <atanf+0x86>
 800db5a:	4a1b      	ldr	r2, [pc, #108]	@ (800dbc8 <atanf+0x1a0>)
 800db5c:	491b      	ldr	r1, [pc, #108]	@ (800dbcc <atanf+0x1a4>)
 800db5e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800db62:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800db66:	edd3 6a00 	vldr	s13, [r3]
 800db6a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800db6e:	2d00      	cmp	r5, #0
 800db70:	ee37 7a67 	vsub.f32	s14, s14, s15
 800db74:	edd2 7a00 	vldr	s15, [r2]
 800db78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db7c:	bfb8      	it	lt
 800db7e:	eef1 7a67 	vneglt.f32	s15, s15
 800db82:	e760      	b.n	800da46 <atanf+0x1e>
 800db84:	bfc90fdb 	.word	0xbfc90fdb
 800db88:	3fc90fdb 	.word	0x3fc90fdb
 800db8c:	3edfffff 	.word	0x3edfffff
 800db90:	7149f2ca 	.word	0x7149f2ca
 800db94:	3f97ffff 	.word	0x3f97ffff
 800db98:	3c8569d7 	.word	0x3c8569d7
 800db9c:	3d4bda59 	.word	0x3d4bda59
 800dba0:	bd6ef16b 	.word	0xbd6ef16b
 800dba4:	3d886b35 	.word	0x3d886b35
 800dba8:	3dba2e6e 	.word	0x3dba2e6e
 800dbac:	3e124925 	.word	0x3e124925
 800dbb0:	3eaaaaab 	.word	0x3eaaaaab
 800dbb4:	bd15a221 	.word	0xbd15a221
 800dbb8:	bd9d8795 	.word	0xbd9d8795
 800dbbc:	bde38e38 	.word	0xbde38e38
 800dbc0:	be4ccccd 	.word	0xbe4ccccd
 800dbc4:	401bffff 	.word	0x401bffff
 800dbc8:	0800e5a8 	.word	0x0800e5a8
 800dbcc:	0800e598 	.word	0x0800e598

0800dbd0 <fabsf>:
 800dbd0:	ee10 3a10 	vmov	r3, s0
 800dbd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dbd8:	ee00 3a10 	vmov	s0, r3
 800dbdc:	4770      	bx	lr
	...

0800dbe0 <scalbn>:
 800dbe0:	b570      	push	{r4, r5, r6, lr}
 800dbe2:	ec55 4b10 	vmov	r4, r5, d0
 800dbe6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800dbea:	4606      	mov	r6, r0
 800dbec:	462b      	mov	r3, r5
 800dbee:	b991      	cbnz	r1, 800dc16 <scalbn+0x36>
 800dbf0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800dbf4:	4323      	orrs	r3, r4
 800dbf6:	d03d      	beq.n	800dc74 <scalbn+0x94>
 800dbf8:	4b35      	ldr	r3, [pc, #212]	@ (800dcd0 <scalbn+0xf0>)
 800dbfa:	4620      	mov	r0, r4
 800dbfc:	4629      	mov	r1, r5
 800dbfe:	2200      	movs	r2, #0
 800dc00:	f7f2 fd1a 	bl	8000638 <__aeabi_dmul>
 800dc04:	4b33      	ldr	r3, [pc, #204]	@ (800dcd4 <scalbn+0xf4>)
 800dc06:	429e      	cmp	r6, r3
 800dc08:	4604      	mov	r4, r0
 800dc0a:	460d      	mov	r5, r1
 800dc0c:	da0f      	bge.n	800dc2e <scalbn+0x4e>
 800dc0e:	a328      	add	r3, pc, #160	@ (adr r3, 800dcb0 <scalbn+0xd0>)
 800dc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc14:	e01e      	b.n	800dc54 <scalbn+0x74>
 800dc16:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800dc1a:	4291      	cmp	r1, r2
 800dc1c:	d10b      	bne.n	800dc36 <scalbn+0x56>
 800dc1e:	4622      	mov	r2, r4
 800dc20:	4620      	mov	r0, r4
 800dc22:	4629      	mov	r1, r5
 800dc24:	f7f2 fb52 	bl	80002cc <__adddf3>
 800dc28:	4604      	mov	r4, r0
 800dc2a:	460d      	mov	r5, r1
 800dc2c:	e022      	b.n	800dc74 <scalbn+0x94>
 800dc2e:	460b      	mov	r3, r1
 800dc30:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800dc34:	3936      	subs	r1, #54	@ 0x36
 800dc36:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800dc3a:	4296      	cmp	r6, r2
 800dc3c:	dd0d      	ble.n	800dc5a <scalbn+0x7a>
 800dc3e:	2d00      	cmp	r5, #0
 800dc40:	a11d      	add	r1, pc, #116	@ (adr r1, 800dcb8 <scalbn+0xd8>)
 800dc42:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc46:	da02      	bge.n	800dc4e <scalbn+0x6e>
 800dc48:	a11d      	add	r1, pc, #116	@ (adr r1, 800dcc0 <scalbn+0xe0>)
 800dc4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc4e:	a31a      	add	r3, pc, #104	@ (adr r3, 800dcb8 <scalbn+0xd8>)
 800dc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc54:	f7f2 fcf0 	bl	8000638 <__aeabi_dmul>
 800dc58:	e7e6      	b.n	800dc28 <scalbn+0x48>
 800dc5a:	1872      	adds	r2, r6, r1
 800dc5c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800dc60:	428a      	cmp	r2, r1
 800dc62:	dcec      	bgt.n	800dc3e <scalbn+0x5e>
 800dc64:	2a00      	cmp	r2, #0
 800dc66:	dd08      	ble.n	800dc7a <scalbn+0x9a>
 800dc68:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800dc6c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800dc70:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dc74:	ec45 4b10 	vmov	d0, r4, r5
 800dc78:	bd70      	pop	{r4, r5, r6, pc}
 800dc7a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800dc7e:	da08      	bge.n	800dc92 <scalbn+0xb2>
 800dc80:	2d00      	cmp	r5, #0
 800dc82:	a10b      	add	r1, pc, #44	@ (adr r1, 800dcb0 <scalbn+0xd0>)
 800dc84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc88:	dac1      	bge.n	800dc0e <scalbn+0x2e>
 800dc8a:	a10f      	add	r1, pc, #60	@ (adr r1, 800dcc8 <scalbn+0xe8>)
 800dc8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc90:	e7bd      	b.n	800dc0e <scalbn+0x2e>
 800dc92:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800dc96:	3236      	adds	r2, #54	@ 0x36
 800dc98:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800dc9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dca0:	4620      	mov	r0, r4
 800dca2:	4b0d      	ldr	r3, [pc, #52]	@ (800dcd8 <scalbn+0xf8>)
 800dca4:	4629      	mov	r1, r5
 800dca6:	2200      	movs	r2, #0
 800dca8:	e7d4      	b.n	800dc54 <scalbn+0x74>
 800dcaa:	bf00      	nop
 800dcac:	f3af 8000 	nop.w
 800dcb0:	c2f8f359 	.word	0xc2f8f359
 800dcb4:	01a56e1f 	.word	0x01a56e1f
 800dcb8:	8800759c 	.word	0x8800759c
 800dcbc:	7e37e43c 	.word	0x7e37e43c
 800dcc0:	8800759c 	.word	0x8800759c
 800dcc4:	fe37e43c 	.word	0xfe37e43c
 800dcc8:	c2f8f359 	.word	0xc2f8f359
 800dccc:	81a56e1f 	.word	0x81a56e1f
 800dcd0:	43500000 	.word	0x43500000
 800dcd4:	ffff3cb0 	.word	0xffff3cb0
 800dcd8:	3c900000 	.word	0x3c900000

0800dcdc <with_errno>:
 800dcdc:	b510      	push	{r4, lr}
 800dcde:	ed2d 8b02 	vpush	{d8}
 800dce2:	eeb0 8a40 	vmov.f32	s16, s0
 800dce6:	eef0 8a60 	vmov.f32	s17, s1
 800dcea:	4604      	mov	r4, r0
 800dcec:	f7fd f9f4 	bl	800b0d8 <__errno>
 800dcf0:	eeb0 0a48 	vmov.f32	s0, s16
 800dcf4:	eef0 0a68 	vmov.f32	s1, s17
 800dcf8:	ecbd 8b02 	vpop	{d8}
 800dcfc:	6004      	str	r4, [r0, #0]
 800dcfe:	bd10      	pop	{r4, pc}

0800dd00 <xflow>:
 800dd00:	4603      	mov	r3, r0
 800dd02:	b507      	push	{r0, r1, r2, lr}
 800dd04:	ec51 0b10 	vmov	r0, r1, d0
 800dd08:	b183      	cbz	r3, 800dd2c <xflow+0x2c>
 800dd0a:	4602      	mov	r2, r0
 800dd0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dd10:	e9cd 2300 	strd	r2, r3, [sp]
 800dd14:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd18:	f7f2 fc8e 	bl	8000638 <__aeabi_dmul>
 800dd1c:	ec41 0b10 	vmov	d0, r0, r1
 800dd20:	2022      	movs	r0, #34	@ 0x22
 800dd22:	b003      	add	sp, #12
 800dd24:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd28:	f7ff bfd8 	b.w	800dcdc <with_errno>
 800dd2c:	4602      	mov	r2, r0
 800dd2e:	460b      	mov	r3, r1
 800dd30:	e7ee      	b.n	800dd10 <xflow+0x10>
 800dd32:	0000      	movs	r0, r0
 800dd34:	0000      	movs	r0, r0
	...

0800dd38 <__math_uflow>:
 800dd38:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dd40 <__math_uflow+0x8>
 800dd3c:	f7ff bfe0 	b.w	800dd00 <xflow>
 800dd40:	00000000 	.word	0x00000000
 800dd44:	10000000 	.word	0x10000000

0800dd48 <__math_oflow>:
 800dd48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dd50 <__math_oflow+0x8>
 800dd4c:	f7ff bfd8 	b.w	800dd00 <xflow>
 800dd50:	00000000 	.word	0x00000000
 800dd54:	70000000 	.word	0x70000000

0800dd58 <__ieee754_sqrt>:
 800dd58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd5c:	4a68      	ldr	r2, [pc, #416]	@ (800df00 <__ieee754_sqrt+0x1a8>)
 800dd5e:	ec55 4b10 	vmov	r4, r5, d0
 800dd62:	43aa      	bics	r2, r5
 800dd64:	462b      	mov	r3, r5
 800dd66:	4621      	mov	r1, r4
 800dd68:	d110      	bne.n	800dd8c <__ieee754_sqrt+0x34>
 800dd6a:	4622      	mov	r2, r4
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	4629      	mov	r1, r5
 800dd70:	f7f2 fc62 	bl	8000638 <__aeabi_dmul>
 800dd74:	4602      	mov	r2, r0
 800dd76:	460b      	mov	r3, r1
 800dd78:	4620      	mov	r0, r4
 800dd7a:	4629      	mov	r1, r5
 800dd7c:	f7f2 faa6 	bl	80002cc <__adddf3>
 800dd80:	4604      	mov	r4, r0
 800dd82:	460d      	mov	r5, r1
 800dd84:	ec45 4b10 	vmov	d0, r4, r5
 800dd88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd8c:	2d00      	cmp	r5, #0
 800dd8e:	dc0e      	bgt.n	800ddae <__ieee754_sqrt+0x56>
 800dd90:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800dd94:	4322      	orrs	r2, r4
 800dd96:	d0f5      	beq.n	800dd84 <__ieee754_sqrt+0x2c>
 800dd98:	b19d      	cbz	r5, 800ddc2 <__ieee754_sqrt+0x6a>
 800dd9a:	4622      	mov	r2, r4
 800dd9c:	4620      	mov	r0, r4
 800dd9e:	4629      	mov	r1, r5
 800dda0:	f7f2 fa92 	bl	80002c8 <__aeabi_dsub>
 800dda4:	4602      	mov	r2, r0
 800dda6:	460b      	mov	r3, r1
 800dda8:	f7f2 fd70 	bl	800088c <__aeabi_ddiv>
 800ddac:	e7e8      	b.n	800dd80 <__ieee754_sqrt+0x28>
 800ddae:	152a      	asrs	r2, r5, #20
 800ddb0:	d115      	bne.n	800ddde <__ieee754_sqrt+0x86>
 800ddb2:	2000      	movs	r0, #0
 800ddb4:	e009      	b.n	800ddca <__ieee754_sqrt+0x72>
 800ddb6:	0acb      	lsrs	r3, r1, #11
 800ddb8:	3a15      	subs	r2, #21
 800ddba:	0549      	lsls	r1, r1, #21
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d0fa      	beq.n	800ddb6 <__ieee754_sqrt+0x5e>
 800ddc0:	e7f7      	b.n	800ddb2 <__ieee754_sqrt+0x5a>
 800ddc2:	462a      	mov	r2, r5
 800ddc4:	e7fa      	b.n	800ddbc <__ieee754_sqrt+0x64>
 800ddc6:	005b      	lsls	r3, r3, #1
 800ddc8:	3001      	adds	r0, #1
 800ddca:	02dc      	lsls	r4, r3, #11
 800ddcc:	d5fb      	bpl.n	800ddc6 <__ieee754_sqrt+0x6e>
 800ddce:	1e44      	subs	r4, r0, #1
 800ddd0:	1b12      	subs	r2, r2, r4
 800ddd2:	f1c0 0420 	rsb	r4, r0, #32
 800ddd6:	fa21 f404 	lsr.w	r4, r1, r4
 800ddda:	4323      	orrs	r3, r4
 800dddc:	4081      	lsls	r1, r0
 800ddde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dde2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800dde6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ddea:	07d2      	lsls	r2, r2, #31
 800ddec:	bf5c      	itt	pl
 800ddee:	005b      	lslpl	r3, r3, #1
 800ddf0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800ddf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ddf8:	bf58      	it	pl
 800ddfa:	0049      	lslpl	r1, r1, #1
 800ddfc:	2600      	movs	r6, #0
 800ddfe:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800de02:	106d      	asrs	r5, r5, #1
 800de04:	0049      	lsls	r1, r1, #1
 800de06:	2016      	movs	r0, #22
 800de08:	4632      	mov	r2, r6
 800de0a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800de0e:	1917      	adds	r7, r2, r4
 800de10:	429f      	cmp	r7, r3
 800de12:	bfde      	ittt	le
 800de14:	193a      	addle	r2, r7, r4
 800de16:	1bdb      	suble	r3, r3, r7
 800de18:	1936      	addle	r6, r6, r4
 800de1a:	0fcf      	lsrs	r7, r1, #31
 800de1c:	3801      	subs	r0, #1
 800de1e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800de22:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800de26:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800de2a:	d1f0      	bne.n	800de0e <__ieee754_sqrt+0xb6>
 800de2c:	4604      	mov	r4, r0
 800de2e:	2720      	movs	r7, #32
 800de30:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800de34:	429a      	cmp	r2, r3
 800de36:	eb00 0e0c 	add.w	lr, r0, ip
 800de3a:	db02      	blt.n	800de42 <__ieee754_sqrt+0xea>
 800de3c:	d113      	bne.n	800de66 <__ieee754_sqrt+0x10e>
 800de3e:	458e      	cmp	lr, r1
 800de40:	d811      	bhi.n	800de66 <__ieee754_sqrt+0x10e>
 800de42:	f1be 0f00 	cmp.w	lr, #0
 800de46:	eb0e 000c 	add.w	r0, lr, ip
 800de4a:	da42      	bge.n	800ded2 <__ieee754_sqrt+0x17a>
 800de4c:	2800      	cmp	r0, #0
 800de4e:	db40      	blt.n	800ded2 <__ieee754_sqrt+0x17a>
 800de50:	f102 0801 	add.w	r8, r2, #1
 800de54:	1a9b      	subs	r3, r3, r2
 800de56:	458e      	cmp	lr, r1
 800de58:	bf88      	it	hi
 800de5a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800de5e:	eba1 010e 	sub.w	r1, r1, lr
 800de62:	4464      	add	r4, ip
 800de64:	4642      	mov	r2, r8
 800de66:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800de6a:	3f01      	subs	r7, #1
 800de6c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800de70:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800de74:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800de78:	d1dc      	bne.n	800de34 <__ieee754_sqrt+0xdc>
 800de7a:	4319      	orrs	r1, r3
 800de7c:	d01b      	beq.n	800deb6 <__ieee754_sqrt+0x15e>
 800de7e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800df04 <__ieee754_sqrt+0x1ac>
 800de82:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800df08 <__ieee754_sqrt+0x1b0>
 800de86:	e9da 0100 	ldrd	r0, r1, [sl]
 800de8a:	e9db 2300 	ldrd	r2, r3, [fp]
 800de8e:	f7f2 fa1b 	bl	80002c8 <__aeabi_dsub>
 800de92:	e9da 8900 	ldrd	r8, r9, [sl]
 800de96:	4602      	mov	r2, r0
 800de98:	460b      	mov	r3, r1
 800de9a:	4640      	mov	r0, r8
 800de9c:	4649      	mov	r1, r9
 800de9e:	f7f2 fe47 	bl	8000b30 <__aeabi_dcmple>
 800dea2:	b140      	cbz	r0, 800deb6 <__ieee754_sqrt+0x15e>
 800dea4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800dea8:	e9da 0100 	ldrd	r0, r1, [sl]
 800deac:	e9db 2300 	ldrd	r2, r3, [fp]
 800deb0:	d111      	bne.n	800ded6 <__ieee754_sqrt+0x17e>
 800deb2:	3601      	adds	r6, #1
 800deb4:	463c      	mov	r4, r7
 800deb6:	1072      	asrs	r2, r6, #1
 800deb8:	0863      	lsrs	r3, r4, #1
 800deba:	07f1      	lsls	r1, r6, #31
 800debc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800dec0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800dec4:	bf48      	it	mi
 800dec6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800deca:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800dece:	4618      	mov	r0, r3
 800ded0:	e756      	b.n	800dd80 <__ieee754_sqrt+0x28>
 800ded2:	4690      	mov	r8, r2
 800ded4:	e7be      	b.n	800de54 <__ieee754_sqrt+0xfc>
 800ded6:	f7f2 f9f9 	bl	80002cc <__adddf3>
 800deda:	e9da 8900 	ldrd	r8, r9, [sl]
 800dede:	4602      	mov	r2, r0
 800dee0:	460b      	mov	r3, r1
 800dee2:	4640      	mov	r0, r8
 800dee4:	4649      	mov	r1, r9
 800dee6:	f7f2 fe19 	bl	8000b1c <__aeabi_dcmplt>
 800deea:	b120      	cbz	r0, 800def6 <__ieee754_sqrt+0x19e>
 800deec:	1ca0      	adds	r0, r4, #2
 800deee:	bf08      	it	eq
 800def0:	3601      	addeq	r6, #1
 800def2:	3402      	adds	r4, #2
 800def4:	e7df      	b.n	800deb6 <__ieee754_sqrt+0x15e>
 800def6:	1c63      	adds	r3, r4, #1
 800def8:	f023 0401 	bic.w	r4, r3, #1
 800defc:	e7db      	b.n	800deb6 <__ieee754_sqrt+0x15e>
 800defe:	bf00      	nop
 800df00:	7ff00000 	.word	0x7ff00000
 800df04:	200001e0 	.word	0x200001e0
 800df08:	200001d8 	.word	0x200001d8

0800df0c <_init>:
 800df0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df0e:	bf00      	nop
 800df10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df12:	bc08      	pop	{r3}
 800df14:	469e      	mov	lr, r3
 800df16:	4770      	bx	lr

0800df18 <_fini>:
 800df18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df1a:	bf00      	nop
 800df1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df1e:	bc08      	pop	{r3}
 800df20:	469e      	mov	lr, r3
 800df22:	4770      	bx	lr
