Play game of life with FPGA
===========================

The main purpose of this repository is to design game of life cells in different
hardware description languages (HDL) and simulate it with open source tools.

# Languages

## Chisel
## Verilog
## VHDL
