// Seed: 3041634102
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2;
  assign id_2 = 1;
  logic id_4 = id_3, id_5, id_6;
  assign id_3 = id_2 == id_6;
  type_8(
      1, 1'b0, 1
  );
  assign id_2 = id_6;
endmodule
