#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 14 22:53:47 2020
# Process ID: 14408
# Current directory: D:/Git/CMPEN-331/Vivado/V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10812 D:\Git\CMPEN-331\Vivado\V1\V1.xpr
# Log file: D:/Git/CMPEN-331/Vivado/V1/vivado.log
# Journal file: D:/Git/CMPEN-331/Vivado/V1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git/CMPEN-331/Vivado/V1/V1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 768.836 ; gain = 134.105
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestWrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/reg.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/pc.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/mem.mem'
INFO: [SIM-utils-43] Exported 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim/hilo.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestWrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
"xelab -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git/CMPEN-331/Vivado/V1/V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestWrapper_behav -key {Behavioral:sim_1:Functional:TestWrapper} -tclbatch {TestWrapper.tcl} -view {D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Git/CMPEN-331/Vivado/V1/TestWrapper_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 798.516 ; gain = 0.000
source TestWrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 815.113 ; gain = 16.598
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestWrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 816.074 ; gain = 17.559
run all
$finish called at time : 16385 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/TestWrapper.v" Line 37
run all
fffffffc
00000bad
00000001
00000000
00000000
00000001
0000eec5
0000aa80
feedeec5
0000ffff
00005555
00010000
00000000
ffffffad
00000000
deadbeef
feedeec5
000000de
000000ad
000000ed
aa0000ff
aa00aaff
badc0de5
c0de5bad
00feedee
fffeedee
b9c9fcaa
4411e0e0
4411e0e0
bacc0cc5
fefdefe5
4431e320
0102101a
00000000
00000001
Emulating Exit Syscall, exiting now
$finish called at time : 33635 ns : File "D:/Git/CMPEN-331/Vivado/V1/V1.srcs/sources_1/new/SYSCALL_EMU.v" Line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 23:02:39 2020...
