Classic Timing Analyzer report for Q2
Mon Apr 22 00:52:08 2019
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.492 ns                                       ; start           ; state[1]    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.394 ns                                       ; dout_valid~reg0 ; dout_valid  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.583 ns                                      ; din             ; reg[7]      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; counter1[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; counter1[0]       ; clk        ; clk      ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; counter1[1]       ; clk        ; clk      ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; counter1[2]       ; clk        ; clk      ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; counter1[3]       ; clk        ; clk      ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; reg[5]            ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; reg[4]            ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; reg[3]            ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; reg[2]            ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; reg[1]            ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; reg[0]            ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; counter1[0]       ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; counter1[1]       ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; counter1[2]       ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; counter1[3]       ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; count_one[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; count_one[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; count_one[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; count_one[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; state[1]          ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; count[0]          ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; reg[7]            ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; reg[6]            ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; count_one[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; count_one[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; count_one[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; count_one[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; counter1[0]       ; clk        ; clk      ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; counter1[1]       ; clk        ; clk      ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; counter1[2]       ; clk        ; clk      ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; counter1[3]       ; clk        ; clk      ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; reg[5]            ; clk        ; clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; reg[4]            ; clk        ; clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; reg[3]            ; clk        ; clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; reg[2]            ; clk        ; clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; reg[1]            ; clk        ; clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; reg[0]            ; clk        ; clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; count_one[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; count_one[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; count_one[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; count_one[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; state[1]          ; clk        ; clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; count[0]          ; clk        ; clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; reg[7]            ; clk        ; clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; reg[6]            ; clk        ; clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; dout_valid~reg0   ; clk        ; clk      ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; state[0]          ; clk        ; clk      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; count[1]          ; clk        ; clk      ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; count[2]          ; clk        ; clk      ; None                        ; None                      ; 1.112 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; count[2]          ; clk        ; clk      ; None                        ; None                      ; 1.084 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; state[1]          ; clk        ; clk      ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; state[0]          ; clk        ; clk      ; None                        ; None                      ; 1.031 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; count_out~reg0    ; clk        ; clk      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; dout~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.968 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; dout_valid~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; reg[4]            ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; count_out~reg0    ; clk        ; clk      ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; reg[2]            ; clk        ; clk      ; None                        ; None                      ; 0.955 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; reg[1]            ; clk        ; clk      ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; reg[5]            ; clk        ; clk      ; None                        ; None                      ; 0.922 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; dout~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.910 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; dout~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.879 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; state[2]          ; clk        ; clk      ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; state[1]          ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; state[0]          ; clk        ; clk      ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; state[2]          ; clk        ; clk      ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; state[2]          ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[0]     ; count_one[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[2]          ; reg[3]            ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[0]     ; counter1[3]       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; reg[0]            ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; count[1]          ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; reg[3]            ; clk        ; clk      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[5]          ; reg[6]            ; clk        ; clk      ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[2]          ; clk        ; clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; state[1]          ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[0]     ; counter1[2]       ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[1]     ; counter1[3]       ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; count_out~reg0    ; clk        ; clk      ; None                        ; None                      ; 0.717 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; state[0]          ; clk        ; clk      ; None                        ; None                      ; 0.714 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; dout_valid~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[5]          ; reg[4]            ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; state[2]          ; clk        ; clk      ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[0]     ; counter1[1]       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[1]     ; counter1[2]       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[2]     ; counter1[3]       ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; state[0]          ; clk        ; clk      ; None                        ; None                      ; 0.662 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; reg[7]            ; clk        ; clk      ; None                        ; None                      ; 0.630 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; reg[6]            ; clk        ; clk      ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[0]     ; counter1[0]       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[1]     ; counter1[1]       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[2]     ; counter1[2]       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[3]     ; counter1[3]       ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[1]     ; count_one[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.610 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[3]     ; count_one[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.606 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[1]          ; reg[2]            ; clk        ; clk      ; None                        ; None                      ; 0.602 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[1]          ; reg[0]            ; clk        ; clk      ; None                        ; None                      ; 0.599 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[4]          ; reg[5]            ; clk        ; clk      ; None                        ; None                      ; 0.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[4]          ; reg[3]            ; clk        ; clk      ; None                        ; None                      ; 0.598 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[2]          ; reg[1]            ; clk        ; clk      ; None                        ; None                      ; 0.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[6]          ; reg[7]            ; clk        ; clk      ; None                        ; None                      ; 0.578 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; count[2]          ; clk        ; clk      ; None                        ; None                      ; 0.522 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[7]          ; dout~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.513 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[6]          ; reg[5]            ; clk        ; clk      ; None                        ; None                      ; 0.506 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter1[2]     ; count_one[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.499 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[1]        ; state[1]          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; state[0]          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]        ; count[1]          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]        ; count[2]          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count_out~reg0  ; count_out~reg0    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; dout_valid~reg0 ; dout_valid~reg0   ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[0]        ; state[2]          ; clk        ; clk      ; None                        ; None                      ; 0.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[1]          ; clk        ; clk      ; None                        ; None                      ; 0.452 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[7]          ; reg[6]            ; clk        ; clk      ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[3]          ; reg[4]            ; clk        ; clk      ; None                        ; None                      ; 0.417 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[3]          ; reg[2]            ; clk        ; clk      ; None                        ; None                      ; 0.416 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reg[0]          ; reg[1]            ; clk        ; clk      ; None                        ; None                      ; 0.406 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state[2]        ; state[2]          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]        ; count[0]          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; dout~reg0       ; dout~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 3.492 ns   ; start ; state[1]    ; clk      ;
; N/A   ; None         ; 3.461 ns   ; start ; state[0]    ; clk      ;
; N/A   ; None         ; 3.172 ns   ; din   ; counter1[3] ; clk      ;
; N/A   ; None         ; 3.137 ns   ; din   ; counter1[2] ; clk      ;
; N/A   ; None         ; 3.102 ns   ; din   ; counter1[1] ; clk      ;
; N/A   ; None         ; 3.032 ns   ; din   ; counter1[0] ; clk      ;
; N/A   ; None         ; 2.822 ns   ; din   ; reg[7]      ; clk      ;
+-------+--------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To           ; From Clock ;
+-------+--------------+------------+-------------------+--------------+------------+
; N/A   ; None         ; 6.394 ns   ; dout_valid~reg0   ; dout_valid   ; clk        ;
; N/A   ; None         ; 5.949 ns   ; count_one[3]~reg0 ; count_one[3] ; clk        ;
; N/A   ; None         ; 5.763 ns   ; count_one[0]~reg0 ; count_one[0] ; clk        ;
; N/A   ; None         ; 5.344 ns   ; count_one[1]~reg0 ; count_one[1] ; clk        ;
; N/A   ; None         ; 5.331 ns   ; count_one[2]~reg0 ; count_one[2] ; clk        ;
; N/A   ; None         ; 5.315 ns   ; count_out~reg0    ; count_out    ; clk        ;
; N/A   ; None         ; 5.310 ns   ; dout~reg0         ; dout         ; clk        ;
+-------+--------------+------------+-------------------+--------------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -2.583 ns ; din   ; reg[7]      ; clk      ;
; N/A           ; None        ; -2.793 ns ; din   ; counter1[0] ; clk      ;
; N/A           ; None        ; -2.863 ns ; din   ; counter1[1] ; clk      ;
; N/A           ; None        ; -2.898 ns ; din   ; counter1[2] ; clk      ;
; N/A           ; None        ; -2.933 ns ; din   ; counter1[3] ; clk      ;
; N/A           ; None        ; -3.222 ns ; start ; state[0]    ; clk      ;
; N/A           ; None        ; -3.253 ns ; start ; state[1]    ; clk      ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition
    Info: Processing started: Mon Apr 22 00:52:08 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q2 -c Q2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "state[1]" and destination register "counter1[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.567 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 16; REG Node = 'state[1]'
            Info: 2: + IC(0.282 ns) + CELL(0.228 ns) = 0.510 ns; Loc. = LCCOMB_X14_Y6_N2; Fanout = 4; COMB Node = 'Mux17~21'
            Info: 3: + IC(0.311 ns) + CELL(0.746 ns) = 1.567 ns; Loc. = LCFF_X13_Y6_N17; Fanout = 3; REG Node = 'counter1[0]'
            Info: Total cell delay = 0.974 ns ( 62.16 % )
            Info: Total interconnect delay = 0.593 ns ( 37.84 % )
        Info: - Smallest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.453 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X13_Y6_N17; Fanout = 3; REG Node = 'counter1[0]'
                Info: Total cell delay = 1.472 ns ( 60.01 % )
                Info: Total interconnect delay = 0.981 ns ( 39.99 % )
            Info: - Longest clock path from clock "clk" to source register is 2.455 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 16; REG Node = 'state[1]'
                Info: Total cell delay = 1.472 ns ( 59.96 % )
                Info: Total interconnect delay = 0.983 ns ( 40.04 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "state[1]" (data pin = "start", clock pin = "clk") is 3.492 ns
    Info: + Longest pin to register delay is 5.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C15; Fanout = 2; PIN Node = 'start'
        Info: 2: + IC(4.489 ns) + CELL(0.366 ns) = 5.702 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 1; COMB Node = 'state[1]~462'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.857 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 16; REG Node = 'state[1]'
        Info: Total cell delay = 1.368 ns ( 23.36 % )
        Info: Total interconnect delay = 4.489 ns ( 76.64 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y6_N25; Fanout = 16; REG Node = 'state[1]'
        Info: Total cell delay = 1.472 ns ( 59.96 % )
        Info: Total interconnect delay = 0.983 ns ( 40.04 % )
Info: tco from clock "clk" to destination pin "dout_valid" through register "dout_valid~reg0" is 6.394 ns
    Info: + Longest clock path from clock "clk" to source register is 2.457 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X15_Y6_N11; Fanout = 2; REG Node = 'dout_valid~reg0'
        Info: Total cell delay = 1.472 ns ( 59.91 % )
        Info: Total interconnect delay = 0.985 ns ( 40.09 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N11; Fanout = 2; REG Node = 'dout_valid~reg0'
        Info: 2: + IC(1.709 ns) + CELL(2.134 ns) = 3.843 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'dout_valid'
        Info: Total cell delay = 2.134 ns ( 55.53 % )
        Info: Total interconnect delay = 1.709 ns ( 44.47 % )
Info: th for register "reg[7]" (data pin = "din", clock pin = "clk") is -2.583 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 2; REG Node = 'reg[7]'
        Info: Total cell delay = 1.472 ns ( 59.96 % )
        Info: Total interconnect delay = 0.983 ns ( 40.04 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 3; PIN Node = 'din'
        Info: 2: + IC(3.997 ns) + CELL(0.228 ns) = 5.032 ns; Loc. = LCCOMB_X14_Y6_N30; Fanout = 1; COMB Node = 'Mux6~43'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.187 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 2; REG Node = 'reg[7]'
        Info: Total cell delay = 1.190 ns ( 22.94 % )
        Info: Total interconnect delay = 3.997 ns ( 77.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 184 megabytes of memory during processing
    Info: Processing ended: Mon Apr 22 00:52:09 2019
    Info: Elapsed time: 00:00:01


