#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Oct  8 02:59:10 2014
# Process ID: 10498
# Log file: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 . -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.4 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {23} CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {16} CONFIG.c_m_axi_s2mm_data_width {64}] [get_bd_cells axi_dma_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {32}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property location {2 390 621} [get_bd_cells axis_dwidth_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_1
endgroup
set_property location {3 761 646} [get_bd_cells axis_dwidth_converter_1]
set_property location {0.5 -188 590} [get_bd_cells axis_dwidth_converter_0]
set_property location {1 123 613} [get_bd_cells axis_dwidth_converter_0]
set_property ip_repo_paths  /home/jared/Research/vivado_workspace/ip [current_fileset]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv RIT:user:jmb_axi_filter_3x3:1.0 jmb_axi_filter_3x3_0
endgroup
set_property location {2 464 667} [get_bd_cells jmb_axi_filter_3x3_0]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins jmb_axi_filter_3x3_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins jmb_axi_filter_3x3_0/M00_AXIS] [get_bd_intf_pins axis_dwidth_converter_1/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_1/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins jmb_axi_filter_3x3_0/m00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins jmb_axi_filter_3x3_0/s00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axis_dwidth_converter_1/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins jmb_axi_filter_3x3_0/m00_axis_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axis_dwidth_converter_1/aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
validate_bd_design
startgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {1}] [get_bd_cells axis_dwidth_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {4}] [get_bd_cells axis_dwidth_converter_1]
endgroup
validate_bd_design
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins jmb_axi_filter_3x3_0/s00_axis_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1.5 494 717} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins jmb_axi_filter_3x3_0/s00_axis_tstrb]
save_bd_design
startgroup
set_property -dict [list CONFIG.HAS_TSTRB.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_1]
set_property -dict [list CONFIG.HAS_TSTRB {0}] [get_bd_cells axis_dwidth_converter_1]
endgroup
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_run synth_1 -name netlist_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
