

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Sun Dec 16 04:34:45 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117697|  117697|  117697|  117697|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  117696|  117696|      1226|          -|          -|    96|    no    |
        | + Loop 1.1              |    1224|    1224|       306|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     304|     304|        76|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond9)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond3)
	14  / (exitcond3)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (12)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:796
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (14)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_3, %.loopexit.loopexit ]

ST_2: exitcond9 (15)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:1  %exitcond9 = icmp eq i7 %co, -32

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_3 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:3  %co_3 = add i7 %co, 1

ST_2: StgValue_21 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:4  br i1 %exitcond9, label %2, label %.preheader47.preheader

ST_2: tmp (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:1  %tmp_cast = zext i7 %co to i10

ST_2: tmp_s (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl4_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:3  %p_shl4_cast = zext i9 %tmp_s to i10

ST_2: tmp_76 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:4  %tmp_76 = sub i10 %p_shl4_cast, %tmp_cast

ST_2: tmp_87_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:5  %tmp_87_cast = sext i10 %tmp_76 to i11

ST_2: tmp_77 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:6  %tmp_77 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:7  %p_shl2_cast = zext i10 %tmp_77 to i11

ST_2: tmp_78 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:8  %tmp_78 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader47.preheader:9  %p_shl3_cast = zext i8 %tmp_78 to i11

ST_2: tmp_79 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader47.preheader:10  %tmp_79 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_90_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader47.preheader:11  %tmp_90_cast = sext i11 %tmp_79 to i12

ST_2: tmp_81 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:12  %tmp_81 = trunc i7 %co to i3

ST_2: newIndex (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:13  %newIndex = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %co, i32 3, i32 6)

ST_2: tmp_80 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:14  %tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %newIndex, i3 0)

ST_2: p_shl_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:15  %p_shl_cast = zext i7 %tmp_80 to i8

ST_2: tmp_82 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:16  %tmp_82 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex, i1 false)

ST_2: p_shl1_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:17  %p_shl1_cast = zext i5 %tmp_82 to i8

ST_2: tmp_83 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:18  %tmp_83 = sub i8 %p_shl_cast, %p_shl1_cast

ST_2: tmp_93_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:19  %tmp_93_cast = sext i8 %tmp_83 to i9

ST_2: bias_V_addr (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
.preheader47.preheader:20  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_43 (41)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:797
.preheader47.preheader:21  br label %.preheader47

ST_2: StgValue_44 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810
:0  ret void


 <State 3>: 4.66ns
ST_3: h (43)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_3, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond1 (44)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:797
.preheader47:1  %exitcond1 = icmp eq i3 %h, -3

ST_3: empty_35 (45)  [1/1] 0.00ns
.preheader47:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_48 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:797
.preheader47:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_36 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:0  %tmp_cast_36 = zext i3 %h to i12

ST_3: tmp_84 (49)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:1  %tmp_84 = add i12 %tmp_cast_36, %tmp_90_cast

ST_3: tmp_85 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:2  %tmp_85 = trunc i12 %tmp_84 to i10

ST_3: p_shl5_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:3  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_85, i3 0)

ST_3: p_shl6_cast (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:4  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_84, i1 false)

ST_3: tmp_86 (53)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:5  %tmp_86 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: StgValue_55 (54)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:798
.preheader46.preheader:6  br label %.preheader46

ST_3: StgValue_56 (188)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.26ns
ST_4: w (56)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_3, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond2 (57)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:798
.preheader46:1  %exitcond2 = icmp eq i3 %w, -3

ST_4: empty_37 (58)  [1/1] 0.00ns
.preheader46:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_60 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:798
.preheader46:3  br i1 %exitcond2, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_61 (61)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:800
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_3 (185)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:797
:0  %h_3 = add i3 %h, 1

ST_4: StgValue_63 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:797
:1  br label %.preheader47


 <State 5>: 4.44ns
ST_5: p_Val2_s (63)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_21, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (64)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_3, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond3 (65)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:800
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond3 = icmp eq i2 %m, -1

ST_5: empty_38 (66)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_3 (67)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:800
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_3 = add i2 %m, 1

ST_5: StgValue_69 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:800
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond3, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_47_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:0  %tmp_47_cast = zext i2 %m to i11

ST_5: tmp_88 (71)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:1  %tmp_88 = add i11 %tmp_47_cast, %tmp_87_cast

ST_5: tmp2 (74)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i3

ST_5: tmp_48 (76)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:6  %tmp_48 = add i3 %tmp2_cast, %h

ST_5: p_Val2_18 (163)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:1  %p_Val2_18 = load i8* %bias_V_addr, align 1


 <State 6>: 4.64ns
ST_6: tmp_89 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node tmp_90)
.preheader.preheader:2  %tmp_89 = shl i11 %tmp_88, 2

ST_6: tmp_90 (73)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
.preheader.preheader:3  %tmp_90 = sub i11 %tmp_89, %tmp_88

ST_6: tmp_49_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:7  %tmp_49_cast = zext i3 %tmp_48 to i9

ST_6: tmp_91 (78)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:8  %tmp_91 = add i9 %tmp_49_cast, %tmp_93_cast

ST_6: tmp_92 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:9  %tmp_92 = trunc i9 %tmp_91 to i7

ST_6: p_shl7_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:10  %p_shl7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_92, i3 0)

ST_6: p_shl8_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:11  %p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_91, i1 false)

ST_6: tmp_93 (82)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:12  %tmp_93 = sub i10 %p_shl7_cast, %p_shl8_cast

ST_6: StgValue_84 (83)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.76ns
ST_7: p_Val2_21 (85)  [1/1] 0.00ns
.preheader:0  %p_Val2_21 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (86)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_3, %_ifconv ]

ST_7: exitcond (87)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_39 (88)  [1/1] 0.00ns
.preheader:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_3 (89)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader:4  %n_3 = add i2 %n, 1

ST_7: StgValue_90 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_50_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:0  %tmp_50_cast = zext i2 %n to i11

ST_7: tmp_94 (93)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:1  %tmp_94 = add i11 %tmp_50_cast, %tmp_90

ST_7: tmp_106_cast (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:2  %tmp_106_cast = zext i11 %tmp_94 to i64

ST_7: weight_V_addr (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:3  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i64 0, i64 %tmp_106_cast

ST_7: tmp3 (96)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i3

ST_7: tmp_51 (98)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:6  %tmp_51 = add i3 %tmp3_cast, %w

ST_7: tmp_52_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:7  %tmp_52_cast = zext i3 %tmp_51 to i10

ST_7: tmp_95 (100)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:8  %tmp_95 = add i10 %tmp_52_cast, %tmp_93

ST_7: weight_V_load (110)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_101 (160)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_107_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:9  %tmp_107_cast = zext i10 %tmp_95 to i64

ST_8: buffer1_1_96_4x4_p_V (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:10  %buffer1_1_96_4x4_p_V = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_3, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_1 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:11  %buffer1_1_96_4x4_p_V_1 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_2, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_2 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:12  %buffer1_1_96_4x4_p_V_2 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_6, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_3 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:13  %buffer1_1_96_4x4_p_V_3 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_7, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_4 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:14  %buffer1_1_96_4x4_p_V_4 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_4, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_5 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:15  %buffer1_1_96_4x4_p_V_5 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_1, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_6 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:16  %buffer1_1_96_4x4_p_V_6 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_8, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_7 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:17  %buffer1_1_96_4x4_p_V_7 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_5, i64 0, i64 %tmp_107_cast

ST_8: weight_V_load (110)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_96_4x4_p_V_8 (112)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:20  %buffer1_1_96_4x4_p_V_8 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

ST_8: buffer1_1_96_4x4_p_V_9 (113)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:21  %buffer1_1_96_4x4_p_V_9 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

ST_8: buffer1_1_96_4x4_p_V_10 (114)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:22  %buffer1_1_96_4x4_p_V_10 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

ST_8: buffer1_1_96_4x4_p_V_11 (115)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:23  %buffer1_1_96_4x4_p_V_11 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_8: buffer1_1_96_4x4_p_V_12 (116)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:24  %buffer1_1_96_4x4_p_V_12 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

ST_8: buffer1_1_96_4x4_p_V_13 (117)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:25  %buffer1_1_96_4x4_p_V_13 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

ST_8: buffer1_1_96_4x4_p_V_14 (118)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:26  %buffer1_1_96_4x4_p_V_14 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

ST_8: buffer1_1_96_4x4_p_V_15 (119)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:27  %buffer1_1_96_4x4_p_V_15 = load i8* %buffer1_1_96_4x4_p_V_3, align 1


 <State 9>: 5.73ns
ST_9: buffer1_1_96_4x4_p_V_8 (112)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:20  %buffer1_1_96_4x4_p_V_8 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

ST_9: buffer1_1_96_4x4_p_V_9 (113)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:21  %buffer1_1_96_4x4_p_V_9 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

ST_9: buffer1_1_96_4x4_p_V_10 (114)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:22  %buffer1_1_96_4x4_p_V_10 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

ST_9: buffer1_1_96_4x4_p_V_11 (115)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:23  %buffer1_1_96_4x4_p_V_11 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_9: buffer1_1_96_4x4_p_V_12 (116)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:24  %buffer1_1_96_4x4_p_V_12 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

ST_9: buffer1_1_96_4x4_p_V_13 (117)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:25  %buffer1_1_96_4x4_p_V_13 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

ST_9: buffer1_1_96_4x4_p_V_14 (118)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:26  %buffer1_1_96_4x4_p_V_14 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

ST_9: buffer1_1_96_4x4_p_V_15 (119)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:27  %buffer1_1_96_4x4_p_V_15 = load i8* %buffer1_1_96_4x4_p_V_3, align 1

ST_9: tmp_42 (120)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:28  %tmp_42 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_96_4x4_p_V_8, i8 %buffer1_1_96_4x4_p_V_9, i8 %buffer1_1_96_4x4_p_V_10, i8 %buffer1_1_96_4x4_p_V_11, i8 %buffer1_1_96_4x4_p_V_12, i8 %buffer1_1_96_4x4_p_V_13, i8 %buffer1_1_96_4x4_p_V_14, i8 %buffer1_1_96_4x4_p_V_15, i3 %tmp_81)


 <State 10>: 6.43ns
ST_10: OP1_V (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:29  %OP2_V = sext i8 %tmp_42 to i16

ST_10: p_Val2_2 (122)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:30  %p_Val2_2 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_97 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:36  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_53 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:31  %tmp_53 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_21, i6 0)

ST_11: tmp_65_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:32  %tmp_65_cast = sext i14 %tmp_53 to i16

ST_11: p_Val2_22 (125)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:33  %p_Val2_22 = add i16 %tmp_65_cast, %p_Val2_2

ST_11: signbit (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:34  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 15)

ST_11: p_Val2_23 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:35  %p_Val2_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_22, i32 6, i32 13)

ST_11: tmp_54 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:37  %tmp_54 = zext i1 %tmp_97 to i8

ST_11: tmp_98 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node carry)
_ifconv:38  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 13)

ST_11: p_Val2_24 (131)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:39  %p_Val2_24 = add i8 %p_Val2_23, %tmp_54

ST_11: newsignbit (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:40  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_24, i32 7)

ST_11: tmp_55 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node carry)
_ifconv:41  %tmp_55 = xor i1 %newsignbit, true

ST_11: carry (134)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:42  %carry = and i1 %tmp_98, %tmp_55

ST_11: tmp_56 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:44  %tmp_56 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_22, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_100 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:43  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 14)

ST_12: Range1_all_ones (137)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:45  %Range1_all_ones = icmp eq i2 %tmp_56, -1

ST_12: Range1_all_zeros (138)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:46  %Range1_all_zeros = icmp eq i2 %tmp_56, 0

ST_12: deleted_zeros (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:47  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_57 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:48  %tmp_57 = xor i1 %tmp_100, true

ST_12: p_41_i_i (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:49  %p_41_i_i = and i1 %signbit, %tmp_57

ST_12: deleted_ones (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:50  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (143)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:51  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:52  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i3 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:53  %brmerge_i_i3 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_58 (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:54  %tmp_58 = xor i1 %signbit, true

ST_12: overflow (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:55  %overflow = and i1 %brmerge_i_i3, %tmp_58

ST_12: brmerge40_demorgan_i (148)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:56  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node underflow)
_ifconv:57  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node underflow)
_ifconv:58  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (151)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:59  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (152)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:60  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node sum_V)
_ifconv:61  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_58

ST_13: underflow_not (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node sum_V)
_ifconv:62  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_24_mux (155)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:63  %p_Val2_24_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_24

ST_13: p_Val2_s_40 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node sum_V)
_ifconv:64  %p_Val2_s_40 = select i1 %underflow, i8 -128, i8 %p_Val2_24

ST_13: sum_V (157)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:65  %sum_V = select i1 %underflow_not, i8 %p_Val2_24_mux, i8 %p_Val2_s_40

ST_13: StgValue_167 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
_ifconv:66  br label %.preheader


 <State 14>: 4.62ns
ST_14: tmp_43 (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:0  %tmp_43 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_18 (163)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:1  %p_Val2_18 = load i8* %bias_V_addr, align 1

ST_14: tmp_44 (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:2  %tmp_44 = sext i8 %p_Val2_18 to i9

ST_14: p_Val2_19 (165)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:3  %p_Val2_19 = add i9 %tmp_43, %tmp_44

ST_14: isneg (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_19, i32 8)

ST_14: result_V (167)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_18

ST_14: newsignbit_4 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:6  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_45 (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_45 = xor i1 %newsignbit_4, true

ST_15: underflow_4 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_4 = and i1 %isneg, %tmp_45

ST_15: brmerge_i_i (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_4

ST_15: isneg_not (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (173)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_4, %isneg_not

ST_15: result_V_mux (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (175)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:805 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_4, i8 -128, i8 %result_V

ST_15: result_1 (176)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:805 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_46_cast (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:15  %tmp_46_cast = zext i3 %w to i13

ST_15: tmp_87 (178)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:16  %tmp_87 = add i13 %tmp_86, %tmp_46_cast

ST_15: tmp_98_cast (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:17  %tmp_98_cast = zext i13 %tmp_87 to i64

ST_15: output_V_addr (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:18  %output_V_addr = getelementptr [3456 x i8]* %output_V, i64 0, i64 %tmp_98_cast

ST_15: StgValue_187 (181)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_3 (182)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:798
_ifconv1:20  %w_3 = add i3 %w, 1

ST_15: StgValue_189 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:798
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16             (br               ) [ 0111111111111111]
co                      (phi              ) [ 0010000000000000]
exitcond9               (icmp             ) [ 0011111111111111]
empty                   (speclooptripcount) [ 0000000000000000]
co_3                    (add              ) [ 0111111111111111]
StgValue_21             (br               ) [ 0000000000000000]
tmp                     (zext             ) [ 0000000000000000]
tmp_cast                (zext             ) [ 0000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast             (zext             ) [ 0000000000000000]
tmp_76                  (sub              ) [ 0000000000000000]
tmp_87_cast             (sext             ) [ 0001111111111111]
tmp_77                  (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast             (zext             ) [ 0000000000000000]
tmp_78                  (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast             (zext             ) [ 0000000000000000]
tmp_79                  (sub              ) [ 0000000000000000]
tmp_90_cast             (sext             ) [ 0001111111111111]
tmp_81                  (trunc            ) [ 0001111111111111]
newIndex                (partselect       ) [ 0000000000000000]
tmp_80                  (bitconcatenate   ) [ 0000000000000000]
p_shl_cast              (zext             ) [ 0000000000000000]
tmp_82                  (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast             (zext             ) [ 0000000000000000]
tmp_83                  (sub              ) [ 0000000000000000]
tmp_93_cast             (sext             ) [ 0001111111111111]
bias_V_addr             (getelementptr    ) [ 0001111111111111]
StgValue_43             (br               ) [ 0011111111111111]
StgValue_44             (ret              ) [ 0000000000000000]
h                       (phi              ) [ 0001111111111111]
exitcond1               (icmp             ) [ 0011111111111111]
empty_35                (speclooptripcount) [ 0000000000000000]
StgValue_48             (br               ) [ 0000000000000000]
tmp_cast_36             (zext             ) [ 0000000000000000]
tmp_84                  (add              ) [ 0000000000000000]
tmp_85                  (trunc            ) [ 0000000000000000]
p_shl5_cast             (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_86                  (sub              ) [ 0000111111111111]
StgValue_55             (br               ) [ 0011111111111111]
StgValue_56             (br               ) [ 0111111111111111]
w                       (phi              ) [ 0000111111111111]
exitcond2               (icmp             ) [ 0011111111111111]
empty_37                (speclooptripcount) [ 0000000000000000]
StgValue_60             (br               ) [ 0000000000000000]
StgValue_61             (br               ) [ 0011111111111111]
h_3                     (add              ) [ 0011111111111111]
StgValue_63             (br               ) [ 0011111111111111]
p_Val2_s                (phi              ) [ 0000011111111110]
m                       (phi              ) [ 0000010000000000]
exitcond3               (icmp             ) [ 0011111111111111]
empty_38                (speclooptripcount) [ 0000000000000000]
m_3                     (add              ) [ 0011111111111111]
StgValue_69             (br               ) [ 0000000000000000]
tmp_47_cast             (zext             ) [ 0000000000000000]
tmp_88                  (add              ) [ 0000001000000000]
tmp2                    (add              ) [ 0000000000000000]
tmp2_cast               (sext             ) [ 0000000000000000]
tmp_48                  (add              ) [ 0000001000000000]
tmp_89                  (shl              ) [ 0000000000000000]
tmp_90                  (sub              ) [ 0000000111111100]
tmp_49_cast             (zext             ) [ 0000000000000000]
tmp_91                  (add              ) [ 0000000000000000]
tmp_92                  (trunc            ) [ 0000000000000000]
p_shl7_cast             (bitconcatenate   ) [ 0000000000000000]
p_shl8_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_93                  (sub              ) [ 0000000111111100]
StgValue_84             (br               ) [ 0011111111111111]
p_Val2_21               (phi              ) [ 0011110111110011]
n                       (phi              ) [ 0000000100000000]
exitcond                (icmp             ) [ 0011111111111111]
empty_39                (speclooptripcount) [ 0000000000000000]
n_3                     (add              ) [ 0011111111111111]
StgValue_90             (br               ) [ 0000000000000000]
tmp_50_cast             (zext             ) [ 0000000000000000]
tmp_94                  (add              ) [ 0000000000000000]
tmp_106_cast            (zext             ) [ 0000000000000000]
weight_V_addr           (getelementptr    ) [ 0000000010000000]
tmp3                    (add              ) [ 0000000000000000]
tmp3_cast               (sext             ) [ 0000000000000000]
tmp_51                  (add              ) [ 0000000000000000]
tmp_52_cast             (zext             ) [ 0000000000000000]
tmp_95                  (add              ) [ 0000000010000000]
StgValue_101            (br               ) [ 0011111111111111]
tmp_107_cast            (zext             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V    (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_1  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_2  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_3  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_4  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_5  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_6  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_7  (getelementptr    ) [ 0000000001000000]
weight_V_load           (load             ) [ 0000000001100000]
buffer1_1_96_4x4_p_V_8  (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_9  (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_10 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_11 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_12 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_13 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_14 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_15 (load             ) [ 0000000000000000]
tmp_42                  (mux              ) [ 0000000000100000]
OP1_V                   (sext             ) [ 0000000000000000]
OP2_V                   (sext             ) [ 0000000000000000]
p_Val2_2                (mul              ) [ 0000000000010000]
tmp_97                  (bitselect        ) [ 0000000000010000]
tmp_53                  (bitconcatenate   ) [ 0000000000000000]
tmp_65_cast             (sext             ) [ 0000000000000000]
p_Val2_22               (add              ) [ 0000000000001000]
signbit                 (bitselect        ) [ 0000000000001000]
p_Val2_23               (partselect       ) [ 0000000000000000]
tmp_54                  (zext             ) [ 0000000000000000]
tmp_98                  (bitselect        ) [ 0000000000000000]
p_Val2_24               (add              ) [ 0000000000001100]
newsignbit              (bitselect        ) [ 0000000000001000]
tmp_55                  (xor              ) [ 0000000000000000]
carry                   (and              ) [ 0000000000001000]
tmp_56                  (partselect       ) [ 0000000000001000]
tmp_100                 (bitselect        ) [ 0000000000000000]
Range1_all_ones         (icmp             ) [ 0000000000000000]
Range1_all_zeros        (icmp             ) [ 0000000000000000]
deleted_zeros           (select           ) [ 0000000000000000]
tmp_57                  (xor              ) [ 0000000000000000]
p_41_i_i                (and              ) [ 0000000000000000]
deleted_ones            (select           ) [ 0000000000000000]
p_38_i_i                (and              ) [ 0000000000000100]
p_not_i_i               (xor              ) [ 0000000000000000]
brmerge_i_i3            (or               ) [ 0000000000000000]
tmp_58                  (xor              ) [ 0000000000000100]
overflow                (and              ) [ 0000000000000000]
brmerge40_demorgan_i    (and              ) [ 0000000000000100]
tmp4_demorgan           (or               ) [ 0000000000000000]
tmp4                    (xor              ) [ 0000000000000000]
underflow               (and              ) [ 0000000000000100]
brmerge_i_i_i           (or               ) [ 0000000000000100]
tmp5                    (or               ) [ 0000000000000000]
underflow_not           (or               ) [ 0000000000000000]
p_Val2_24_mux           (select           ) [ 0000000000000000]
p_Val2_s_40             (select           ) [ 0000000000000000]
sum_V                   (select           ) [ 0011111111111111]
StgValue_167            (br               ) [ 0011111111111111]
tmp_43                  (sext             ) [ 0000000000000000]
p_Val2_18               (load             ) [ 0000000000000000]
tmp_44                  (sext             ) [ 0000000000000000]
p_Val2_19               (add              ) [ 0000000000000000]
isneg                   (bitselect        ) [ 0000000000000001]
result_V                (add              ) [ 0000000000000001]
newsignbit_4            (bitselect        ) [ 0000000000000001]
tmp_45                  (xor              ) [ 0000000000000000]
underflow_4             (and              ) [ 0000000000000000]
brmerge_i_i             (xor              ) [ 0000000000000000]
isneg_not               (xor              ) [ 0000000000000000]
brmerge9                (or               ) [ 0000000000000000]
result_V_mux            (select           ) [ 0000000000000000]
p_result_V              (select           ) [ 0000000000000000]
result_1                (select           ) [ 0000000000000000]
tmp_46_cast             (zext             ) [ 0000000000000000]
tmp_87                  (add              ) [ 0000000000000000]
tmp_98_cast             (zext             ) [ 0000000000000000]
output_V_addr           (getelementptr    ) [ 0000000000000000]
StgValue_187            (store            ) [ 0000000000000000]
w_3                     (add              ) [ 0011111111111111]
StgValue_189            (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_96_4x4_p_V_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_96_4x4_p_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_96_4x4_p_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_96_4x4_p_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_96_4x4_p_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_96_4x4_p_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_96_4x4_p_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_96_4x4_p_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="bias_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="3"/>
<pin id="121" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="weight_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="133" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buffer1_1_96_4x4_p_V_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buffer1_1_96_4x4_p_V_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_1/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="buffer1_1_96_4x4_p_V_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_2/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buffer1_1_96_4x4_p_V_3_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_3/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buffer1_1_96_4x4_p_V_4_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_4/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buffer1_1_96_4x4_p_V_5_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_5/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buffer1_1_96_4x4_p_V_6_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_6/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buffer1_1_96_4x4_p_V_7_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_7/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="194" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_8/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_9/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="204" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_10/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_11/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_12/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_13/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_14/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_15/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="output_V_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="13" slack="0"/>
<pin id="235" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/15 "/>
</bind>
</comp>

<comp id="238" class="1004" name="StgValue_187_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_187/15 "/>
</bind>
</comp>

<comp id="243" class="1005" name="co_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="1"/>
<pin id="245" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="co_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="h_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="h_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="w_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="w_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_Val2_s_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Val2_s_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="290" class="1005" name="m_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="1"/>
<pin id="292" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="m_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="p_Val2_21_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Val2_21_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="2"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="8" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_21/7 "/>
</bind>
</comp>

<comp id="313" class="1005" name="n_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="1"/>
<pin id="315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="n_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="2" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="exitcond9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="co_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_3/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_shl4_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_76_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_87_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_87_cast/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_77_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_shl2_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_78_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="7" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_shl3_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_79_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_79/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_90_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_90_cast/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_81_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="newIndex_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="7" slack="0"/>
<pin id="408" dir="0" index="2" bw="3" slack="0"/>
<pin id="409" dir="0" index="3" bw="4" slack="0"/>
<pin id="410" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_80_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_80/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_82_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_shl1_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_83_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_93_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_93_cast/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="exitcond1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="0" index="1" bw="3" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_cast_36_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_36/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_84_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="11" slack="1"/>
<pin id="462" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_85_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_shl5_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_shl6_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="13" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_86_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="13" slack="0"/>
<pin id="486" dir="0" index="1" bw="13" slack="0"/>
<pin id="487" dir="1" index="2" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_86/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="exitcond2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="h_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_3/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="exitcond3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="m_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_47_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_88_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="10" slack="3"/>
<pin id="521" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="2" slack="0"/>
<pin id="526" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp2_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_48_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="2"/>
<pin id="536" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_89_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="1"/>
<pin id="541" dir="0" index="1" bw="3" slack="0"/>
<pin id="542" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_89/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_90_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="0" index="1" bw="11" slack="1"/>
<pin id="547" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_90/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_49_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="1"/>
<pin id="551" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_91_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="4"/>
<pin id="555" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_91/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_92_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="9" slack="0"/>
<pin id="559" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_shl7_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_shl8_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="0" index="1" bw="9" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_93_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="0"/>
<pin id="579" dir="0" index="1" bw="10" slack="0"/>
<pin id="580" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_93/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="exitcond_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="n_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_3/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_50_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_94_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="0" index="1" bw="11" slack="1"/>
<pin id="602" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_106_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106_cast/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp3_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_51_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="3" slack="3"/>
<pin id="622" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_52_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_95_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="0"/>
<pin id="631" dir="0" index="1" bw="10" slack="1"/>
<pin id="632" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_95/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_107_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="1"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107_cast/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_42_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="0" index="2" bw="8" slack="0"/>
<pin id="649" dir="0" index="3" bw="8" slack="0"/>
<pin id="650" dir="0" index="4" bw="8" slack="0"/>
<pin id="651" dir="0" index="5" bw="8" slack="0"/>
<pin id="652" dir="0" index="6" bw="8" slack="0"/>
<pin id="653" dir="0" index="7" bw="8" slack="0"/>
<pin id="654" dir="0" index="8" bw="8" slack="0"/>
<pin id="655" dir="0" index="9" bw="3" slack="7"/>
<pin id="656" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="OP1_V_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="2"/>
<pin id="668" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="669" class="1004" name="OP2_V_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="p_Val2_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_97_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="16" slack="0"/>
<pin id="681" dir="0" index="2" bw="4" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_53_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="14" slack="0"/>
<pin id="688" dir="0" index="1" bw="8" slack="4"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_65_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="14" slack="0"/>
<pin id="696" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_65_cast/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_Val2_22_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="14" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="1"/>
<pin id="701" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="signbit_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="16" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_Val2_23_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="0"/>
<pin id="714" dir="0" index="2" bw="4" slack="0"/>
<pin id="715" dir="0" index="3" bw="5" slack="0"/>
<pin id="716" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_23/11 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_54_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_98_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="16" slack="0"/>
<pin id="727" dir="0" index="2" bw="5" slack="0"/>
<pin id="728" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_Val2_24_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/11 "/>
</bind>
</comp>

<comp id="738" class="1004" name="newsignbit_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="8" slack="0"/>
<pin id="741" dir="0" index="2" bw="4" slack="0"/>
<pin id="742" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_55_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_55/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="carry_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_56_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="0" index="2" bw="5" slack="0"/>
<pin id="762" dir="0" index="3" bw="5" slack="0"/>
<pin id="763" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_100_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="16" slack="1"/>
<pin id="771" dir="0" index="2" bw="5" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/12 "/>
</bind>
</comp>

<comp id="775" class="1004" name="Range1_all_ones_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="2" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/12 "/>
</bind>
</comp>

<comp id="780" class="1004" name="Range1_all_zeros_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="1"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="deleted_zeros_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_57_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_57/12 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_41_i_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="deleted_ones_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/12 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_38_i_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/12 "/>
</bind>
</comp>

<comp id="815" class="1004" name="p_not_i_i_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="brmerge_i_i3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i3/12 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_58_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_58/12 "/>
</bind>
</comp>

<comp id="831" class="1004" name="overflow_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="brmerge40_demorgan_i_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/12 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp4_demorgan_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="854" class="1004" name="underflow_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="859" class="1004" name="brmerge_i_i_i_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp5_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="0" index="1" bw="1" slack="1"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="underflow_not_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="1"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="874" class="1004" name="p_Val2_24_mux_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="0" index="2" bw="8" slack="2"/>
<pin id="878" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24_mux/13 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_Val2_s_40_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="0" index="2" bw="8" slack="2"/>
<pin id="884" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_40/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sum_V_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="8" slack="0"/>
<pin id="890" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_43_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="1"/>
<pin id="896" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43/14 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_44_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44/14 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_Val2_19_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19/14 "/>
</bind>
</comp>

<comp id="908" class="1004" name="isneg_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="9" slack="0"/>
<pin id="911" dir="0" index="2" bw="5" slack="0"/>
<pin id="912" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/14 "/>
</bind>
</comp>

<comp id="916" class="1004" name="result_V_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="0" index="1" bw="8" slack="0"/>
<pin id="919" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="922" class="1004" name="newsignbit_4_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="8" slack="0"/>
<pin id="925" dir="0" index="2" bw="4" slack="0"/>
<pin id="926" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_4/14 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_45_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45/15 "/>
</bind>
</comp>

<comp id="935" class="1004" name="underflow_4_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/15 "/>
</bind>
</comp>

<comp id="940" class="1004" name="brmerge_i_i_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="0" index="1" bw="1" slack="1"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/15 "/>
</bind>
</comp>

<comp id="944" class="1004" name="isneg_not_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/15 "/>
</bind>
</comp>

<comp id="949" class="1004" name="brmerge9_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/15 "/>
</bind>
</comp>

<comp id="954" class="1004" name="result_V_mux_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="0" index="2" bw="8" slack="1"/>
<pin id="958" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/15 "/>
</bind>
</comp>

<comp id="961" class="1004" name="p_result_V_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="0" index="2" bw="8" slack="1"/>
<pin id="965" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/15 "/>
</bind>
</comp>

<comp id="968" class="1004" name="result_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="8" slack="0"/>
<pin id="971" dir="0" index="2" bw="8" slack="0"/>
<pin id="972" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/15 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_46_cast_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="3"/>
<pin id="979" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/15 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_87_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="13" slack="4"/>
<pin id="983" dir="0" index="1" bw="3" slack="0"/>
<pin id="984" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_87/15 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_98_cast_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="13" slack="0"/>
<pin id="988" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98_cast/15 "/>
</bind>
</comp>

<comp id="991" class="1004" name="w_3_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="3" slack="3"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_3/15 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="co_3_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="7" slack="0"/>
<pin id="1002" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_3 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_87_cast_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="11" slack="3"/>
<pin id="1007" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_87_cast "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_90_cast_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="12" slack="1"/>
<pin id="1012" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90_cast "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_81_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="3" slack="7"/>
<pin id="1017" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_93_cast_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="4"/>
<pin id="1022" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="tmp_93_cast "/>
</bind>
</comp>

<comp id="1025" class="1005" name="bias_V_addr_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="3"/>
<pin id="1027" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_86_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="13" slack="4"/>
<pin id="1035" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="h_3_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="3" slack="1"/>
<pin id="1043" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_3 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="m_3_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="2" slack="0"/>
<pin id="1051" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_88_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="11" slack="1"/>
<pin id="1056" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_48_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="1"/>
<pin id="1062" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_90_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="11" slack="1"/>
<pin id="1067" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_93_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="10" slack="1"/>
<pin id="1072" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="n_3_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="2" slack="0"/>
<pin id="1080" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_3 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="weight_V_addr_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="10" slack="1"/>
<pin id="1085" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_95_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="1"/>
<pin id="1090" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="buffer1_1_96_4x4_p_V_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="9" slack="1"/>
<pin id="1095" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V "/>
</bind>
</comp>

<comp id="1098" class="1005" name="buffer1_1_96_4x4_p_V_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="9" slack="1"/>
<pin id="1100" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="buffer1_1_96_4x4_p_V_2_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="9" slack="1"/>
<pin id="1105" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_2 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="buffer1_1_96_4x4_p_V_3_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="9" slack="1"/>
<pin id="1110" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_3 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="buffer1_1_96_4x4_p_V_4_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="9" slack="1"/>
<pin id="1115" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_4 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="buffer1_1_96_4x4_p_V_5_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="9" slack="1"/>
<pin id="1120" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_5 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="buffer1_1_96_4x4_p_V_6_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="9" slack="1"/>
<pin id="1125" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_6 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="buffer1_1_96_4x4_p_V_7_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="9" slack="1"/>
<pin id="1130" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_7 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="weight_V_load_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="2"/>
<pin id="1135" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_42_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="1"/>
<pin id="1140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="p_Val2_2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="1"/>
<pin id="1145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_97_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="1"/>
<pin id="1150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="p_Val2_22_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="1"/>
<pin id="1155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="signbit_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1165" class="1005" name="p_Val2_24_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="2"/>
<pin id="1167" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_24 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="newsignbit_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="1"/>
<pin id="1173" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1177" class="1005" name="carry_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1184" class="1005" name="tmp_56_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="2" slack="1"/>
<pin id="1186" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="p_38_i_i_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1195" class="1005" name="tmp_58_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="1"/>
<pin id="1197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="brmerge40_demorgan_i_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="1"/>
<pin id="1202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1205" class="1005" name="underflow_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1210" class="1005" name="brmerge_i_i_i_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="1"/>
<pin id="1212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1215" class="1005" name="sum_V_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="1"/>
<pin id="1217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1220" class="1005" name="isneg_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="1"/>
<pin id="1222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1227" class="1005" name="result_V_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="1"/>
<pin id="1229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1233" class="1005" name="newsignbit_4_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="1"/>
<pin id="1235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_4 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="w_3_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="3" slack="1"/>
<pin id="1242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="177" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="170" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="142" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="135" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="163" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="184" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="149" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="156" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="311"><net_src comp="278" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="247" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="247" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="247" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="344"><net_src comp="247" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="247" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="341" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="36" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="247" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="247" pin="4"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="42" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="375" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="247" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="247" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="405" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="38" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="405" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="423" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="258" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="58" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="258" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="62" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="38" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="459" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="42" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="468" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="476" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="270" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="254" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="294" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="68" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="294" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="294" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="294" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="254" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="74" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="36" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="38" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="552" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="42" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="561" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="569" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="317" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="317" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="72" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="317" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="613"><net_src comp="317" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="68" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="266" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="634" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="641"><net_src comp="634" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="642"><net_src comp="634" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="657"><net_src comp="78" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="658"><net_src comp="191" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="659"><net_src comp="196" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="660"><net_src comp="201" pin="2"/><net_sink comp="645" pin=3"/></net>

<net id="661"><net_src comp="206" pin="2"/><net_sink comp="645" pin=4"/></net>

<net id="662"><net_src comp="211" pin="2"/><net_sink comp="645" pin=5"/></net>

<net id="663"><net_src comp="216" pin="2"/><net_sink comp="645" pin=6"/></net>

<net id="664"><net_src comp="221" pin="2"/><net_sink comp="645" pin=7"/></net>

<net id="665"><net_src comp="226" pin="2"/><net_sink comp="645" pin=8"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="80" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="82" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="691"><net_src comp="84" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="301" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="86" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="80" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="88" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="717"><net_src comp="90" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="698" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="48" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="92" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="729"><net_src comp="80" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="698" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="92" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="711" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="721" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="94" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="732" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="96" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="738" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="98" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="724" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="764"><net_src comp="100" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="698" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="102" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="88" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="773"><net_src comp="80" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="102" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="68" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="34" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="775" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="768" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="98" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="798" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="809"><net_src comp="775" pin="2"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="775" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="785" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="98" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="98" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="821" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="826" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="803" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="810" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="837" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="98" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="854" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="831" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="873"><net_src comp="865" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="879"><net_src comp="104" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="106" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="869" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="874" pin="3"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="880" pin="3"/><net_sink comp="886" pin=2"/></net>

<net id="897"><net_src comp="278" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="119" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="894" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="898" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="913"><net_src comp="108" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="902" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="110" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="920"><net_src comp="278" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="119" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="927"><net_src comp="94" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="96" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="98" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="948"><net_src comp="98" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="944" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="940" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="104" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="966"><net_src comp="935" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="106" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="973"><net_src comp="949" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="954" pin="3"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="961" pin="3"/><net_sink comp="968" pin=2"/></net>

<net id="976"><net_src comp="968" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="980"><net_src comp="266" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="989"><net_src comp="981" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="995"><net_src comp="266" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="56" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1003"><net_src comp="330" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1008"><net_src comp="363" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1013"><net_src comp="397" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="1018"><net_src comp="401" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="645" pin=9"/></net>

<net id="1023"><net_src comp="445" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1028"><net_src comp="112" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1036"><net_src comp="484" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1044"><net_src comp="496" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1052"><net_src comp="508" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1057"><net_src comp="518" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1063"><net_src comp="533" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1068"><net_src comp="544" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1073"><net_src comp="577" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1081"><net_src comp="589" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1086"><net_src comp="123" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1091"><net_src comp="629" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1096"><net_src comp="135" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1101"><net_src comp="142" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1106"><net_src comp="149" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1111"><net_src comp="156" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1116"><net_src comp="163" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1121"><net_src comp="170" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1126"><net_src comp="177" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1131"><net_src comp="184" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1136"><net_src comp="130" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1141"><net_src comp="645" pin="10"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1146"><net_src comp="672" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1151"><net_src comp="678" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1156"><net_src comp="698" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1161"><net_src comp="703" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1164"><net_src comp="1158" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1168"><net_src comp="732" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="1174"><net_src comp="738" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1180"><net_src comp="752" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1183"><net_src comp="1177" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1187"><net_src comp="758" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1193"><net_src comp="810" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1198"><net_src comp="826" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1203"><net_src comp="837" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1208"><net_src comp="854" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1213"><net_src comp="859" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1218"><net_src comp="886" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1223"><net_src comp="908" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1230"><net_src comp="916" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="961" pin=2"/></net>

<net id="1236"><net_src comp="922" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1243"><net_src comp="991" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="270" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {15 }
 - Input state : 
	Port: subconv_3x3_4_no_rel : weight_V | {7 8 }
	Port: subconv_3x3_4_no_rel : bias_V | {5 14 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_8 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_1 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_2 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_3 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_4 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_5 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_6 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_7 | {8 9 }
  - Chain level:
	State 1
	State 2
		exitcond9 : 1
		co_3 : 1
		StgValue_21 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl4_cast : 2
		tmp_76 : 3
		tmp_87_cast : 4
		tmp_77 : 1
		p_shl2_cast : 2
		tmp_78 : 1
		p_shl3_cast : 2
		tmp_79 : 3
		tmp_90_cast : 4
		tmp_81 : 1
		newIndex : 1
		tmp_80 : 2
		p_shl_cast : 3
		tmp_82 : 2
		p_shl1_cast : 3
		tmp_83 : 4
		tmp_93_cast : 5
		bias_V_addr : 2
	State 3
		exitcond1 : 1
		StgValue_48 : 2
		tmp_cast_36 : 1
		tmp_84 : 2
		tmp_85 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_86 : 5
	State 4
		exitcond2 : 1
		StgValue_60 : 2
	State 5
		exitcond3 : 1
		m_3 : 1
		StgValue_69 : 2
		tmp_47_cast : 1
		tmp_88 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_48 : 3
	State 6
		tmp_91 : 1
		tmp_92 : 2
		p_shl7_cast : 3
		p_shl8_cast : 2
		tmp_93 : 4
	State 7
		exitcond : 1
		n_3 : 1
		StgValue_90 : 2
		tmp_50_cast : 1
		tmp_94 : 2
		tmp_106_cast : 3
		weight_V_addr : 4
		tmp3 : 1
		tmp3_cast : 2
		tmp_51 : 3
		tmp_52_cast : 4
		tmp_95 : 5
		weight_V_load : 5
	State 8
		buffer1_1_96_4x4_p_V : 1
		buffer1_1_96_4x4_p_V_1 : 1
		buffer1_1_96_4x4_p_V_2 : 1
		buffer1_1_96_4x4_p_V_3 : 1
		buffer1_1_96_4x4_p_V_4 : 1
		buffer1_1_96_4x4_p_V_5 : 1
		buffer1_1_96_4x4_p_V_6 : 1
		buffer1_1_96_4x4_p_V_7 : 1
		buffer1_1_96_4x4_p_V_8 : 2
		buffer1_1_96_4x4_p_V_9 : 2
		buffer1_1_96_4x4_p_V_10 : 2
		buffer1_1_96_4x4_p_V_11 : 2
		buffer1_1_96_4x4_p_V_12 : 2
		buffer1_1_96_4x4_p_V_13 : 2
		buffer1_1_96_4x4_p_V_14 : 2
		buffer1_1_96_4x4_p_V_15 : 2
	State 9
		tmp_42 : 1
	State 10
		p_Val2_2 : 1
		tmp_97 : 2
	State 11
		tmp_65_cast : 1
		p_Val2_22 : 2
		signbit : 3
		p_Val2_23 : 3
		tmp_98 : 3
		p_Val2_24 : 4
		newsignbit : 5
		tmp_55 : 6
		carry : 6
		tmp_56 : 3
	State 12
		deleted_zeros : 1
		tmp_57 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i3 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 13
	State 14
		tmp_44 : 1
		p_Val2_19 : 2
		isneg : 3
		result_V : 1
		newsignbit_4 : 2
	State 15
		result_1 : 1
		tmp_87 : 1
		tmp_98_cast : 2
		output_V_addr : 3
		StgValue_187 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_3_fu_330         |    0    |    26   |    12   |
|          |        tmp_84_fu_459        |    0    |    38   |    16   |
|          |          h_3_fu_496         |    0    |    14   |    9    |
|          |          m_3_fu_508         |    0    |    11   |    8    |
|          |        tmp_88_fu_518        |    0    |    35   |    15   |
|          |         tmp2_fu_523         |    0    |    11   |    8    |
|          |        tmp_48_fu_533        |    0    |    14   |    9    |
|          |        tmp_91_fu_552        |    0    |    29   |    13   |
|          |          n_3_fu_589         |    0    |    11   |    8    |
|    add   |        tmp_94_fu_599        |    0    |    38   |    16   |
|          |         tmp3_fu_609         |    0    |    11   |    8    |
|          |        tmp_51_fu_619        |    0    |    14   |    9    |
|          |        tmp_95_fu_629        |    0    |    35   |    15   |
|          |       p_Val2_22_fu_698      |    0    |    53   |    21   |
|          |       p_Val2_24_fu_732      |    0    |    29   |    13   |
|          |       p_Val2_19_fu_902      |    0    |    29   |    13   |
|          |       result_V_fu_916       |    0    |    29   |    13   |
|          |        tmp_87_fu_981        |    0    |    44   |    18   |
|          |          w_3_fu_991         |    0    |    14   |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_76_fu_357        |    0    |    32   |    14   |
|          |        tmp_79_fu_391        |    0    |    35   |    15   |
|    sub   |        tmp_83_fu_439        |    0    |    26   |    12   |
|          |        tmp_86_fu_484        |    0    |    44   |    18   |
|          |        tmp_90_fu_544        |    0    |    38   |    16   |
|          |        tmp_93_fu_577        |    0    |    35   |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |        tmp_42_fu_645        |    0    |   150   |    45   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_2_fu_672       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_785    |    0    |    0    |    2    |
|          |     deleted_ones_fu_803     |    0    |    0    |    2    |
|          |     p_Val2_24_mux_fu_874    |    0    |    0    |    8    |
|  select  |      p_Val2_s_40_fu_880     |    0    |    0    |    8    |
|          |         sum_V_fu_886        |    0    |    0    |    8    |
|          |     result_V_mux_fu_954     |    0    |    0    |    8    |
|          |      p_result_V_fu_961      |    0    |    0    |    8    |
|          |       result_1_fu_968       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_55_fu_746        |    0    |    0    |    2    |
|          |        tmp_57_fu_792        |    0    |    0    |    2    |
|          |       p_not_i_i_fu_815      |    0    |    0    |    2    |
|    xor   |        tmp_58_fu_826        |    0    |    0    |    2    |
|          |         tmp4_fu_848         |    0    |    0    |    2    |
|          |        tmp_45_fu_930        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_940     |    0    |    0    |    2    |
|          |       isneg_not_fu_944      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_752        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_798       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_810       |    0    |    0    |    2    |
|    and   |       overflow_fu_831       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_837 |    0    |    0    |    2    |
|          |       underflow_fu_854      |    0    |    0    |    2    |
|          |      underflow_4_fu_935     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i3_fu_821     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_842    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_859    |    0    |    0    |    2    |
|          |         tmp5_fu_865         |    0    |    0    |    2    |
|          |     underflow_not_fu_869    |    0    |    0    |    2    |
|          |       brmerge9_fu_949       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond9_fu_324      |    0    |    0    |    4    |
|          |       exitcond1_fu_449      |    0    |    0    |    1    |
|          |       exitcond2_fu_490      |    0    |    0    |    1    |
|   icmp   |       exitcond3_fu_502      |    0    |    0    |    1    |
|          |       exitcond_fu_583       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_775   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_780   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_336         |    0    |    0    |    0    |
|          |       tmp_cast_fu_341       |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_353     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_375     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_387     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_423      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_435     |    0    |    0    |    0    |
|          |      tmp_cast_36_fu_455     |    0    |    0    |    0    |
|   zext   |      tmp_47_cast_fu_514     |    0    |    0    |    0    |
|          |      tmp_49_cast_fu_549     |    0    |    0    |    0    |
|          |      tmp_50_cast_fu_595     |    0    |    0    |    0    |
|          |     tmp_106_cast_fu_604     |    0    |    0    |    0    |
|          |      tmp_52_cast_fu_625     |    0    |    0    |    0    |
|          |     tmp_107_cast_fu_634     |    0    |    0    |    0    |
|          |        tmp_54_fu_721        |    0    |    0    |    0    |
|          |      tmp_46_cast_fu_977     |    0    |    0    |    0    |
|          |      tmp_98_cast_fu_986     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_345        |    0    |    0    |    0    |
|          |        tmp_77_fu_367        |    0    |    0    |    0    |
|          |        tmp_78_fu_379        |    0    |    0    |    0    |
|          |        tmp_80_fu_415        |    0    |    0    |    0    |
|bitconcatenate|        tmp_82_fu_427        |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_468     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_476     |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_561     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_569     |    0    |    0    |    0    |
|          |        tmp_53_fu_686        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_87_cast_fu_363     |    0    |    0    |    0    |
|          |      tmp_90_cast_fu_397     |    0    |    0    |    0    |
|          |      tmp_93_cast_fu_445     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_529      |    0    |    0    |    0    |
|   sext   |       tmp3_cast_fu_615      |    0    |    0    |    0    |
|          |         OP1_V_fu_666        |    0    |    0    |    0    |
|          |         OP2_V_fu_669        |    0    |    0    |    0    |
|          |      tmp_65_cast_fu_694     |    0    |    0    |    0    |
|          |        tmp_43_fu_894        |    0    |    0    |    0    |
|          |        tmp_44_fu_898        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_81_fu_401        |    0    |    0    |    0    |
|   trunc  |        tmp_85_fu_464        |    0    |    0    |    0    |
|          |        tmp_92_fu_557        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       newIndex_fu_405       |    0    |    0    |    0    |
|partselect|       p_Val2_23_fu_711      |    0    |    0    |    0    |
|          |        tmp_56_fu_758        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_89_fu_539        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_97_fu_678        |    0    |    0    |    0    |
|          |        signbit_fu_703       |    0    |    0    |    0    |
|          |        tmp_98_fu_724        |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_738      |    0    |    0    |    0    |
|          |        tmp_100_fu_768       |    0    |    0    |    0    |
|          |         isneg_fu_908        |    0    |    0    |    0    |
|          |     newsignbit_4_fu_922     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   845   |   534   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      bias_V_addr_reg_1025     |    7   |
| brmerge40_demorgan_i_reg_1200 |    1   |
|     brmerge_i_i_i_reg_1210    |    1   |
|buffer1_1_96_4x4_p_V_1_reg_1098|    9   |
|buffer1_1_96_4x4_p_V_2_reg_1103|    9   |
|buffer1_1_96_4x4_p_V_3_reg_1108|    9   |
|buffer1_1_96_4x4_p_V_4_reg_1113|    9   |
|buffer1_1_96_4x4_p_V_5_reg_1118|    9   |
|buffer1_1_96_4x4_p_V_6_reg_1123|    9   |
|buffer1_1_96_4x4_p_V_7_reg_1128|    9   |
| buffer1_1_96_4x4_p_V_reg_1093 |    9   |
|         carry_reg_1177        |    1   |
|         co_3_reg_1000         |    7   |
|           co_reg_243          |    7   |
|          h_3_reg_1041         |    3   |
|           h_reg_254           |    3   |
|         isneg_reg_1220        |    1   |
|          m_3_reg_1049         |    2   |
|           m_reg_290           |    2   |
|          n_3_reg_1078         |    2   |
|           n_reg_313           |    2   |
|     newsignbit_4_reg_1233     |    1   |
|      newsignbit_reg_1171      |    1   |
|       p_38_i_i_reg_1190       |    1   |
|       p_Val2_21_reg_301       |    8   |
|       p_Val2_22_reg_1153      |   16   |
|       p_Val2_24_reg_1165      |    8   |
|       p_Val2_2_reg_1143       |   16   |
|        p_Val2_s_reg_278       |    8   |
|       result_V_reg_1227       |    8   |
|        signbit_reg_1158       |    1   |
|         sum_V_reg_1215        |    8   |
|        tmp_42_reg_1138        |    8   |
|        tmp_48_reg_1060        |    3   |
|        tmp_56_reg_1184        |    2   |
|        tmp_58_reg_1195        |    1   |
|        tmp_81_reg_1015        |    3   |
|        tmp_86_reg_1033        |   13   |
|      tmp_87_cast_reg_1005     |   11   |
|        tmp_88_reg_1054        |   11   |
|      tmp_90_cast_reg_1010     |   12   |
|        tmp_90_reg_1065        |   11   |
|      tmp_93_cast_reg_1020     |    9   |
|        tmp_93_reg_1070        |   10   |
|        tmp_95_reg_1088        |   10   |
|        tmp_97_reg_1148        |    1   |
|       underflow_reg_1205      |    1   |
|          w_3_reg_1240         |    3   |
|           w_reg_266           |    3   |
|     weight_V_addr_reg_1083    |   10   |
|     weight_V_load_reg_1133    |    8   |
+-------------------------------+--------+
|             Total             |   317  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_206 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   9  |   18   ||    9    |
|     h_reg_254     |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_266     |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_278 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  19.056 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   845  |   534  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   108  |
|  Register |    -   |    -   |   317  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   19   |  1162  |   642  |
+-----------+--------+--------+--------+--------+
