

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:2,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
043b95635a922832153c6d07c37ef9b3  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2 "
Parsing file _cuobjdump_complete_output_vqzan9
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x400d50, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:53) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:66) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_1.ptx:81) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x178 (_1.ptx:103) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:119) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e8 (_1.ptx:125) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x268 (_1.ptx:163) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a8 (_1.ptx:176) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_IZH8s7"
Running: cat _ptx_IZH8s7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tEPjG5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tEPjG5 --output-file  /dev/null 2> _ptx_IZH8s7info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=13, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_IZH8s7 _ptx2_tEPjG5 _ptx_IZH8s7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x400e50, fat_cubin_handle = 1
Reading File
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
Start traversing the tree
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Apr 14 11:21:52 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1508,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1526,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1532,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 110578 (ipc=44.2) sim_rate=55289 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 14 11:21:54 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6264
gpu_sim_insn = 110830
gpu_ipc =      17.6932
gpu_tot_sim_cycle = 6264
gpu_tot_sim_insn = 110830
gpu_tot_ipc =      17.6932
gpu_tot_issued_cta = 8
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 83
gpu_total_sim_rate=55415
RFC_cache:
	RFC_total_cache_accesses = 2736
	RFC_total_cache_misses = 1116
	RFC_total_cache_miss_rate = 0.4079
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2054
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1870
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 89, Miss = 37, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 65
	L1D_total_cache_miss_rate = 0.3234
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2857
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1161
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 122720
gpgpu_n_tot_w_icount = 3835
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4176	W0_Idle:17402	W0_Scoreboard:8507	W1:251	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 281 
averagemflatency = 259 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6263 
mrq_lat_table:79 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	95 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38 	15 	0 	0 	0 	0 	0 	1 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.750000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 90/19 = 4.736842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         5         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         5         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 70
min_bank_accesses = 0!
chip skew: 16/8 = 2.00
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        377       159    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        157       197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        222       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        193       151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        207       218    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        262       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8223 n_act=6 n_pre=3 n_req=20 n_rd=32 n_write=4 bw_util=0.008708
n_activity=390 dram_eff=0.1846
bk0: 20a 8126i bk1: 10a 8199i bk2: 0a 8266i bk3: 0a 8267i bk4: 0a 8267i bk5: 0a 8269i bk6: 0a 8269i bk7: 0a 8269i bk8: 0a 8269i bk9: 0a 8269i bk10: 0a 8269i bk11: 0a 8269i bk12: 2a 8252i bk13: 0a 8267i bk14: 0a 8267i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00471698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8229 n_act=4 n_pre=2 n_req=19 n_rd=28 n_write=5 bw_util=0.007983
n_activity=309 dram_eff=0.2136
bk0: 22a 8113i bk1: 6a 8219i bk2: 0a 8264i bk3: 0a 8267i bk4: 0a 8267i bk5: 0a 8267i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8269i bk13: 0a 8269i bk14: 0a 8269i bk15: 0a 8271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00483793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8244 n_act=2 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005322
n_activity=163 dram_eff=0.2699
bk0: 12a 8220i bk1: 8a 8226i bk2: 0a 8267i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00145138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8236 n_act=2 n_pre=0 n_req=18 n_rd=24 n_write=6 bw_util=0.007257
n_activity=241 dram_eff=0.249
bk0: 12a 8210i bk1: 12a 8189i bk2: 0a 8268i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x3e41080, atomic=0 1 entries : 0x7fa0347d3b40 :  mf: uid=  5051, sid01:w00, part=4, addr=0x3e410c0, load , size=32, unknown  status = IN_PARTITION_DRAM (6261), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8243 n_act=3 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005322
n_activity=177 dram_eff=0.2486
bk0: 8a 8226i bk1: 10a 8210i bk2: 0a 8266i bk3: 0a 8268i bk4: 0a 8269i bk5: 0a 8269i bk6: 0a 8269i bk7: 0a 8269i bk8: 0a 8269i bk9: 0a 8269i bk10: 2a 8252i bk11: 0a 8267i bk12: 0a 8267i bk13: 0a 8267i bk14: 0a 8267i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00133043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8249 n_act=2 n_pre=0 n_req=9 n_rd=16 n_write=1 bw_util=0.004112
n_activity=119 dram_eff=0.2857
bk0: 8a 8237i bk1: 8a 8217i bk2: 0a 8266i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 11, Miss_rate = 0.333, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 18, Miss = 11, Miss_rate = 0.611, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 99
L2_total_cache_misses = 70
L2_total_cache_miss_rate = 0.7071
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 449
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 340
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=395
icnt_total_pkts_simt_to_mem=120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.58586
	minimum = 6
	maximum = 27
Network latency average = 8.88384
	minimum = 6
	maximum = 22
Slowest packet = 97
Flit latency average = 7.82136
	minimum = 6
	maximum = 20
Slowest flit = 7
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00117071
	minimum = 0 (at node 0)
	maximum = 0.00686462 (at node 1)
Accepted packet rate average = 0.00117071
	minimum = 0 (at node 0)
	maximum = 0.00686462 (at node 1)
Injected flit rate average = 0.00304503
	minimum = 0 (at node 0)
	maximum = 0.0225096 (at node 15)
Accepted flit rate average= 0.00304503
	minimum = 0 (at node 0)
	maximum = 0.0205939 (at node 1)
Injected packet length average = 2.60101
Accepted packet length average = 2.60101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 55415 (inst/sec)
gpgpu_simulation_rate = 3132 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: cycles simulated: 6764  inst.: 176078 (ipc=130.5) sim_rate=58692 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 11:21:55 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(464,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (783,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (833,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (951,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (974,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (978,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (980,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (986,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (988,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z7Kernel2PbS_S_S_i' finished on shader 13.
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 989
gpu_sim_insn = 94278
gpu_ipc =      95.3266
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=68369
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 1724
	RFC_total_cache_miss_rate = 0.3426
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1801
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27783	W0_Scoreboard:9708	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 249 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.01471
	minimum = 6
	maximum = 20
Network latency average = 8.68627
	minimum = 6
	maximum = 18
Slowest packet = 198
Flit latency average = 7.24268
	minimum = 6
	maximum = 18
Slowest flit = 515
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00763959
	minimum = 0 (at node 2)
	maximum = 0.0212336 (at node 19)
Accepted packet rate average = 0.00763959
	minimum = 0 (at node 2)
	maximum = 0.0212336 (at node 19)
Injected flit rate average = 0.0179006
	minimum = 0 (at node 2)
	maximum = 0.0940344 (at node 19)
Accepted flit rate average= 0.0179006
	minimum = 0 (at node 2)
	maximum = 0.0505561 (at node 13)
Injected packet length average = 2.34314
Accepted packet length average = 2.34314
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 68369 (inst/sec)
gpgpu_simulation_rate = 2417 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=68369
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 1724
	RFC_total_cache_miss_rate = 0.3426
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1801
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27783	W0_Scoreboard:9708	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 225 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=68369
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 1724
	RFC_total_cache_miss_rate = 0.3426
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1801
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27783	W0_Scoreboard:9708	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 225 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (392,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 7753  inst.: 311884 (ipc=213.6) sim_rate=77971 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 11:21:56 2018
GPGPU-Sim uArch: cycles simulated: 8753  inst.: 315695 (ipc=73.7) sim_rate=63139 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 11:21:57 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2844,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 10253  inst.: 316845 (ipc=37.2) sim_rate=52807 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 11:21:58 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3357,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3388,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3779,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4001,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4158,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4159
gpu_sim_insn = 112212
gpu_ipc =      26.9805
gpu_tot_sim_cycle = 11412
gpu_tot_sim_insn = 317320
gpu_tot_ipc =      27.8058
gpu_tot_issued_cta = 24
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=52886
RFC_cache:
	RFC_total_cache_accesses = 9524
	RFC_total_cache_misses = 3843
	RFC_total_cache_miss_rate = 0.4035
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6588
	L1I_total_cache_misses = 794
	L1I_total_cache_miss_rate = 0.1205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 88, Miss = 32, Miss_rate = 0.364, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 987
	L1D_total_cache_misses = 368
	L1D_total_cache_miss_rate = 0.3728
	L1D_total_cache_pending_hits = 298
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 2432
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1974
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4043
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 392992
gpgpu_n_tot_w_icount = 12281
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 12700
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4759	W0_Idle:43329	W0_Scoreboard:33151	W1:2041	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1600 {8:200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27200 {136:200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 197 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 11411 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	283 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	443 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	197 	18 	0 	0 	0 	0 	0 	1 	8 	62 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        420       283    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        291       419    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        245       356    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        263       339    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        375       302    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        474       316    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14964 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01142
n_activity=843 dram_eff=0.204
bk0: 34a 14835i bk1: 26a 14907i bk2: 0a 15060i bk3: 0a 15061i bk4: 0a 15061i bk5: 0a 15063i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 0a 15063i bk11: 2a 15047i bk12: 2a 15045i bk13: 4a 15041i bk14: 0a 15060i bk15: 4a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00272208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14998 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007436
n_activity=542 dram_eff=0.2066
bk0: 28a 14874i bk1: 16a 14982i bk2: 0a 15058i bk3: 0a 15061i bk4: 0a 15061i bk5: 0a 15061i bk6: 0a 15062i bk7: 0a 15062i bk8: 0a 15062i bk9: 0a 15063i bk10: 0a 15063i bk11: 2a 15046i bk12: 2a 15046i bk13: 0a 15062i bk14: 0a 15062i bk15: 0a 15065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00265569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14971 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01102
n_activity=758 dram_eff=0.219
bk0: 40a 14786i bk1: 24a 14924i bk2: 0a 15058i bk3: 0a 15060i bk4: 0a 15061i bk5: 0a 15062i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15064i bk10: 2a 15047i bk11: 2a 15045i bk12: 0a 15061i bk13: 0a 15062i bk14: 0a 15063i bk15: 0a 15063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00929491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14994 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008365
n_activity=541 dram_eff=0.2329
bk0: 26a 14928i bk1: 20a 14954i bk2: 0a 15061i bk3: 0a 15061i bk4: 0a 15062i bk5: 0a 15062i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 0a 15063i bk11: 0a 15064i bk12: 2a 15047i bk13: 2a 15045i bk14: 0a 15061i bk15: 2a 15045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000199177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14973 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01115
n_activity=700 dram_eff=0.24
bk0: 28a 14888i bk1: 26a 14906i bk2: 0a 15060i bk3: 0a 15062i bk4: 0a 15063i bk5: 0a 15063i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 2a 15046i bk11: 6a 15035i bk12: 0a 15061i bk13: 0a 15061i bk14: 0a 15061i bk15: 6a 15038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00577613
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=15002 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.007303
n_activity=486 dram_eff=0.2263
bk0: 18a 15000i bk1: 24a 14947i bk2: 0a 15060i bk3: 0a 15062i bk4: 0a 15062i bk5: 0a 15062i bk6: 0a 15062i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 2a 15046i bk11: 4a 15041i bk12: 0a 15061i bk13: 0a 15061i bk14: 2a 15045i bk15: 0a 15062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68, Miss = 18, Miss_rate = 0.265, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 36, Miss = 18, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 54, Miss = 15, Miss_rate = 0.278, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 21, Miss_rate = 0.396, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 34, Miss = 13, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 26, Miss = 14, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 15, Miss_rate = 0.333, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 462
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.3874
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1516
icnt_total_pkts_simt_to_mem=653
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34866
	minimum = 6
	maximum = 15
Network latency average = 7.31418
	minimum = 6
	maximum = 13
Slowest packet = 439
Flit latency average = 6.08333
	minimum = 6
	maximum = 9
Slowest flit = 1249
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00464855
	minimum = 0 (at node 0)
	maximum = 0.0141861 (at node 6)
Accepted packet rate average = 0.00464855
	minimum = 0 (at node 0)
	maximum = 0.0141861 (at node 6)
Injected flit rate average = 0.0104726
	minimum = 0 (at node 0)
	maximum = 0.0216398 (at node 6)
Accepted flit rate average= 0.0104726
	minimum = 0 (at node 0)
	maximum = 0.0411157 (at node 6)
Injected packet length average = 2.25287
Accepted packet length average = 2.25287
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 52886 (inst/sec)
gpgpu_simulation_rate = 1902 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 11912  inst.: 411841 (ipc=189.0) sim_rate=58834 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 11:21:59 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (514,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (520,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (532,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (538,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (559,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (604,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (613,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (667,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z7Kernel2PbS_S_S_i' finished on shader 2.
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 668
gpu_sim_insn = 94628
gpu_ipc =     141.6587
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=58849
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 4875
	RFC_total_cache_miss_rate = 0.3967
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5107
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46717	W0_Scoreboard:35087	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 186 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.6109
	minimum = 6
	maximum = 70
Network latency average = 11.3587
	minimum = 6
	maximum = 56
Slowest packet = 1034
Flit latency average = 11.3939
	minimum = 6
	maximum = 55
Slowest flit = 2443
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 23)
Accepted packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 23)
Injected flit rate average = 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.125749 (at node 23)
Accepted flit rate average= 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.197605 (at node 23)
Injected packet length average = 1.72174
Accepted packet length average = 1.72174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 58849 (inst/sec)
gpgpu_simulation_rate = 1725 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=58849
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 4875
	RFC_total_cache_miss_rate = 0.3967
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5107
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46717	W0_Scoreboard:35087	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 185 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=58849
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 4875
	RFC_total_cache_miss_rate = 0.3967
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5107
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46717	W0_Scoreboard:35087	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 185 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(3,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 12580  inst.: 517776 (ipc=211.7) sim_rate=64722 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 11:22:00 2018
GPGPU-Sim uArch: cycles simulated: 13580  inst.: 523442 (ipc=74.3) sim_rate=58160 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 11:22:01 2018
GPGPU-Sim uArch: cycles simulated: 14080  inst.: 526405 (ipc=57.2) sim_rate=52640 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 11:22:02 2018
GPGPU-Sim uArch: cycles simulated: 15080  inst.: 531396 (ipc=39.8) sim_rate=48308 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 11:22:03 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3181,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3249,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3363,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3371,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3372,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3475,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3530,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3660,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 3661
gpu_sim_insn = 120206
gpu_ipc =      32.8342
gpu_tot_sim_cycle = 15741
gpu_tot_sim_insn = 532154
gpu_tot_ipc =      33.8069
gpu_tot_issued_cta = 40
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=48377
RFC_cache:
	RFC_total_cache_accesses = 25340
	RFC_total_cache_misses = 11634
	RFC_total_cache_miss_rate = 0.4591
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15057
	L1I_total_cache_misses = 878
	L1I_total_cache_miss_rate = 0.0583
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 319, Miss = 120, Miss_rate = 0.376, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 4247
	L1D_total_cache_misses = 1658
	L1D_total_cache_miss_rate = 0.3904
	L1D_total_cache_pending_hits = 566
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3968
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1210
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12243
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 878
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 900480
gpgpu_n_tot_w_icount = 28140
gpgpu_n_stall_shd_mem = 2302
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 609
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23030
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5517	W0_Idle:56142	W0_Scoreboard:67277	W1:10097	W2:869	W3:278	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16896
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4872 {8:609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82824 {136:609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 171 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 15740 
mrq_lat_table:466 	14 	19 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1505 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1642 	103 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	537 	87 	0 	0 	0 	0 	0 	1 	8 	62 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        675       777    none      none      none      none      none      none      none      none         263       268       261       261       266       263
dram[1]:        553       700    none      none      none      none      none      none      none      none         267       299       263       267       270       265
dram[2]:        654       680    none      none      none      none      none      none      none      none         264       262       279    none         268    none  
dram[3]:        600       667    none      none      none      none      none      none      none      none         264       266       262       263       271       267
dram[4]:        953       729    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        712       625    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        281       276         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        291       271         0         0         0         0         0         0         0         0       273       268       268       279       289       267
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       270         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        268       275         0         0         0         0         0         0         0         0       274       272       271       275       273       272
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20601 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.0154
n_activity=1419 dram_eff=0.2255
bk0: 46a 20446i bk1: 36a 20509i bk2: 0a 20772i bk3: 0a 20774i bk4: 0a 20774i bk5: 0a 20776i bk6: 0a 20776i bk7: 0a 20776i bk8: 0a 20777i bk9: 0a 20777i bk10: 10a 20742i bk11: 6a 20752i bk12: 10a 20742i bk13: 12a 20737i bk14: 8a 20742i bk15: 6a 20750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00750903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20607 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01502
n_activity=1267 dram_eff=0.2463
bk0: 42a 20435i bk1: 34a 20540i bk2: 0a 20769i bk3: 0a 20773i bk4: 0a 20773i bk5: 0a 20773i bk6: 0a 20775i bk7: 0a 20776i bk8: 0a 20776i bk9: 0a 20779i bk10: 10a 20744i bk11: 8a 20746i bk12: 8a 20746i bk13: 8a 20732i bk14: 16a 20702i bk15: 4a 20756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.01213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20624 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01357
n_activity=1203 dram_eff=0.2344
bk0: 44a 20454i bk1: 36a 20548i bk2: 0a 20770i bk3: 0a 20773i bk4: 0a 20774i bk5: 0a 20775i bk6: 0a 20776i bk7: 0a 20777i bk8: 0a 20777i bk9: 0a 20778i bk10: 6a 20753i bk11: 16a 20727i bk12: 2a 20758i bk13: 0a 20774i bk14: 12a 20739i bk15: 0a 20774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00760529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20611 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01502
n_activity=1209 dram_eff=0.2581
bk0: 40a 20534i bk1: 34a 20578i bk2: 0a 20773i bk3: 0a 20773i bk4: 0a 20774i bk5: 0a 20774i bk6: 0a 20776i bk7: 0a 20777i bk8: 0a 20778i bk9: 0a 20778i bk10: 6a 20750i bk11: 18a 20721i bk12: 8a 20748i bk13: 6a 20748i bk14: 10a 20735i bk15: 10a 20721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00279182
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20599 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.01617
n_activity=1266 dram_eff=0.2654
bk0: 38a 20504i bk1: 36a 20539i bk2: 0a 20772i bk3: 0a 20774i bk4: 0a 20775i bk5: 0a 20775i bk6: 0a 20776i bk7: 0a 20776i bk8: 0a 20777i bk9: 0a 20777i bk10: 20a 20718i bk11: 14a 20719i bk12: 8a 20744i bk13: 2a 20749i bk14: 4a 20752i bk15: 18a 20714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00529483
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20641 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01213
n_activity=1030 dram_eff=0.2447
bk0: 36a 20563i bk1: 36a 20552i bk2: 0a 20773i bk3: 0a 20775i bk4: 0a 20775i bk5: 0a 20775i bk6: 0a 20775i bk7: 0a 20776i bk8: 0a 20776i bk9: 0a 20777i bk10: 8a 20748i bk11: 10a 20738i bk12: 6a 20749i bk13: 2a 20753i bk14: 2a 20756i bk15: 4a 20754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000240674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177, Miss = 37, Miss_rate = 0.209, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 166, Miss = 30, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 162, Miss = 38, Miss_rate = 0.235, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 171, Miss = 32, Miss_rate = 0.187, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 134, Miss = 26, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 137, Miss = 32, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 126, Miss = 34, Miss_rate = 0.270, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 213, Miss = 35, Miss_rate = 0.164, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 156, Miss = 35, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 135, Miss = 26, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 26, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1831
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.2064
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4549
icnt_total_pkts_simt_to_mem=2975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.77875
	minimum = 6
	maximum = 28
Network latency average = 7.65408
	minimum = 6
	maximum = 27
Slowest packet = 1723
Flit latency average = 6.91584
	minimum = 6
	maximum = 23
Slowest flit = 3721
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0230457
	minimum = 0 (at node 0)
	maximum = 0.052991 (at node 7)
Accepted packet rate average = 0.0230457
	minimum = 0 (at node 0)
	maximum = 0.052991 (at node 7)
Injected flit rate average = 0.0461623
	minimum = 0 (at node 0)
	maximum = 0.087681 (at node 7)
Accepted flit rate average= 0.0461623
	minimum = 0 (at node 0)
	maximum = 0.126195 (at node 7)
Injected packet length average = 2.00307
Accepted packet length average = 2.00307
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 48377 (inst/sec)
gpgpu_simulation_rate = 1431 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 16241  inst.: 626988 (ipc=189.7) sim_rate=52249 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 11:22:04 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (754,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (763,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (775,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (838,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (871,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (874,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (886,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (901,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z7Kernel2PbS_S_S_i' finished on shader 3.
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 902
gpu_sim_insn = 96588
gpu_ipc =     107.0820
gpu_tot_sim_cycle = 16643
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7782
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=48364
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 13252
	RFC_total_cache_miss_rate = 0.4573
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 228
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 224
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2003
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13893
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2282
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8063	W0_Idle:61304	W0_Scoreboard:68875	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 170 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16642 
mrq_lat_table:466 	14 	19 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1936 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1716 	127 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	569 	87 	0 	0 	0 	0 	0 	1 	8 	62 	1311 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       998    none      none      none      none      none      none      none      none         263       268       261       261       266       263
dram[1]:        775       952    none      none      none      none      none      none      none      none         267       299       263       267       270       265
dram[2]:        818       901    none      none      none      none      none      none      none      none         264       262       279    none         268    none  
dram[3]:        804       965    none      none      none      none      none      none      none      none         264       266       262       263       271       267
dram[4]:       1957       936    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        998       862    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        310       271         0         0         0         0         0         0         0         0       273       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       273       272
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21791 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1419 dram_eff=0.2255
bk0: 46a 21636i bk1: 36a 21699i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21964i bk5: 0a 21966i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 10a 21932i bk11: 6a 21942i bk12: 10a 21932i bk13: 12a 21927i bk14: 8a 21932i bk15: 6a 21940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00710221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21797 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.0142
n_activity=1267 dram_eff=0.2463
bk0: 42a 21625i bk1: 34a 21730i bk2: 0a 21959i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21969i bk10: 10a 21934i bk11: 8a 21936i bk12: 8a 21936i bk13: 8a 21922i bk14: 16a 21892i bk15: 4a 21946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21814 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1203 dram_eff=0.2344
bk0: 44a 21644i bk1: 36a 21738i bk2: 0a 21960i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21967i bk9: 0a 21968i bk10: 6a 21943i bk11: 16a 21917i bk12: 2a 21948i bk13: 0a 21964i bk14: 12a 21929i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00719326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21801 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.0142
n_activity=1209 dram_eff=0.2581
bk0: 40a 21724i bk1: 34a 21768i bk2: 0a 21963i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21964i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21968i bk9: 0a 21968i bk10: 6a 21940i bk11: 18a 21911i bk12: 8a 21938i bk13: 6a 21938i bk14: 10a 21925i bk15: 10a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00264056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21789 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1266 dram_eff=0.2654
bk0: 38a 21694i bk1: 36a 21729i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 20a 21908i bk11: 14a 21909i bk12: 8a 21934i bk13: 2a 21939i bk14: 4a 21942i bk15: 18a 21904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00500797
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21831 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1030 dram_eff=0.2447
bk0: 36a 21753i bk1: 36a 21742i bk2: 0a 21963i bk3: 0a 21965i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21967i bk10: 8a 21938i bk11: 10a 21928i bk12: 6a 21939i bk13: 2a 21943i bk14: 2a 21946i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.3937
	minimum = 6
	maximum = 130
Network latency average = 16.0374
	minimum = 6
	maximum = 95
Slowest packet = 3765
Flit latency average = 17.8237
	minimum = 6
	maximum = 94
Slowest flit = 8166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0428677
	minimum = 0 (at node 4)
	maximum = 0.172949 (at node 23)
Accepted packet rate average = 0.0428677
	minimum = 0 (at node 4)
	maximum = 0.172949 (at node 23)
Injected flit rate average = 0.0684898
	minimum = 0 (at node 4)
	maximum = 0.190687 (at node 23)
Accepted flit rate average= 0.0684898
	minimum = 0 (at node 4)
	maximum = 0.341463 (at node 23)
Injected packet length average = 1.5977
Accepted packet length average = 1.5977
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 48364 (inst/sec)
gpgpu_simulation_rate = 1280 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16643
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7782
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=48364
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 13252
	RFC_total_cache_miss_rate = 0.4573
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 228
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 224
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2003
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13893
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2282
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8063	W0_Idle:61304	W0_Scoreboard:68875	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 181 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16642 
mrq_lat_table:466 	14 	19 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1936 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1716 	127 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	569 	87 	0 	0 	0 	0 	0 	1 	8 	62 	1311 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       998    none      none      none      none      none      none      none      none         263       268       261       261       266       263
dram[1]:        775       952    none      none      none      none      none      none      none      none         267       299       263       267       270       265
dram[2]:        818       901    none      none      none      none      none      none      none      none         264       262       279    none         268    none  
dram[3]:        804       965    none      none      none      none      none      none      none      none         264       266       262       263       271       267
dram[4]:       1957       936    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        998       862    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        310       271         0         0         0         0         0         0         0         0       273       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       273       272
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21791 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1419 dram_eff=0.2255
bk0: 46a 21636i bk1: 36a 21699i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21964i bk5: 0a 21966i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 10a 21932i bk11: 6a 21942i bk12: 10a 21932i bk13: 12a 21927i bk14: 8a 21932i bk15: 6a 21940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00710221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21797 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.0142
n_activity=1267 dram_eff=0.2463
bk0: 42a 21625i bk1: 34a 21730i bk2: 0a 21959i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21969i bk10: 10a 21934i bk11: 8a 21936i bk12: 8a 21936i bk13: 8a 21922i bk14: 16a 21892i bk15: 4a 21946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21814 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1203 dram_eff=0.2344
bk0: 44a 21644i bk1: 36a 21738i bk2: 0a 21960i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21967i bk9: 0a 21968i bk10: 6a 21943i bk11: 16a 21917i bk12: 2a 21948i bk13: 0a 21964i bk14: 12a 21929i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00719326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21801 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.0142
n_activity=1209 dram_eff=0.2581
bk0: 40a 21724i bk1: 34a 21768i bk2: 0a 21963i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21964i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21968i bk9: 0a 21968i bk10: 6a 21940i bk11: 18a 21911i bk12: 8a 21938i bk13: 6a 21938i bk14: 10a 21925i bk15: 10a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00264056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21789 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1266 dram_eff=0.2654
bk0: 38a 21694i bk1: 36a 21729i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 20a 21908i bk11: 14a 21909i bk12: 8a 21934i bk13: 2a 21939i bk14: 4a 21942i bk15: 18a 21904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00500797
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21831 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1030 dram_eff=0.2447
bk0: 36a 21753i bk1: 36a 21742i bk2: 0a 21963i bk3: 0a 21965i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21967i bk10: 8a 21938i bk11: 10a 21928i bk12: 6a 21939i bk13: 2a 21943i bk14: 2a 21946i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16643
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7782
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=48364
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 13252
	RFC_total_cache_miss_rate = 0.4573
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 228
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 224
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2003
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13893
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2282
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8063	W0_Idle:61304	W0_Scoreboard:68875	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 181 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16642 
mrq_lat_table:466 	14 	19 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1936 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1716 	127 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	569 	87 	0 	0 	0 	0 	0 	1 	8 	62 	1311 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       998    none      none      none      none      none      none      none      none         263       268       261       261       266       263
dram[1]:        775       952    none      none      none      none      none      none      none      none         267       299       263       267       270       265
dram[2]:        818       901    none      none      none      none      none      none      none      none         264       262       279    none         268    none  
dram[3]:        804       965    none      none      none      none      none      none      none      none         264       266       262       263       271       267
dram[4]:       1957       936    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        998       862    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        310       271         0         0         0         0         0         0         0         0       273       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       273       272
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21791 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1419 dram_eff=0.2255
bk0: 46a 21636i bk1: 36a 21699i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21964i bk5: 0a 21966i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 10a 21932i bk11: 6a 21942i bk12: 10a 21932i bk13: 12a 21927i bk14: 8a 21932i bk15: 6a 21940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00710221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21797 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.0142
n_activity=1267 dram_eff=0.2463
bk0: 42a 21625i bk1: 34a 21730i bk2: 0a 21959i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21969i bk10: 10a 21934i bk11: 8a 21936i bk12: 8a 21936i bk13: 8a 21922i bk14: 16a 21892i bk15: 4a 21946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21814 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1203 dram_eff=0.2344
bk0: 44a 21644i bk1: 36a 21738i bk2: 0a 21960i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21967i bk9: 0a 21968i bk10: 6a 21943i bk11: 16a 21917i bk12: 2a 21948i bk13: 0a 21964i bk14: 12a 21929i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00719326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21801 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.0142
n_activity=1209 dram_eff=0.2581
bk0: 40a 21724i bk1: 34a 21768i bk2: 0a 21963i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21964i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21968i bk9: 0a 21968i bk10: 6a 21940i bk11: 18a 21911i bk12: 8a 21938i bk13: 6a 21938i bk14: 10a 21925i bk15: 10a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00264056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21789 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1266 dram_eff=0.2654
bk0: 38a 21694i bk1: 36a 21729i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 20a 21908i bk11: 14a 21909i bk12: 8a 21934i bk13: 2a 21939i bk14: 4a 21942i bk15: 18a 21904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00500797
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21831 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1030 dram_eff=0.2447
bk0: 36a 21753i bk1: 36a 21742i bk2: 0a 21963i bk3: 0a 21965i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21967i bk10: 8a 21938i bk11: 10a 21928i bk12: 6a 21939i bk13: 2a 21943i bk14: 2a 21946i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 17143  inst.: 733303 (ipc=209.1) sim_rate=52378 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 11:22:06 2018
GPGPU-Sim uArch: cycles simulated: 17643  inst.: 739619 (ipc=110.9) sim_rate=49307 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 11:22:07 2018
GPGPU-Sim uArch: cycles simulated: 18143  inst.: 745855 (ipc=78.1) sim_rate=46615 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 11:22:08 2018
GPGPU-Sim uArch: cycles simulated: 18643  inst.: 756784 (ipc=64.0) sim_rate=44516 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 11:22:09 2018
GPGPU-Sim uArch: cycles simulated: 19143  inst.: 767573 (ipc=55.5) sim_rate=42642 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 11:22:10 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 19643  inst.: 777990 (ipc=49.7) sim_rate=40946 (inst/sec) elapsed = 0:0:00:19 / Sat Apr 14 11:22:11 2018
GPGPU-Sim uArch: cycles simulated: 20143  inst.: 785013 (ipc=44.6) sim_rate=37381 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 11:22:13 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3924,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 20643  inst.: 789078 (ipc=40.1) sim_rate=35867 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 14 11:22:14 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4144,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4162,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4441,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4582,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4855,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 21643  inst.: 791885 (ipc=32.6) sim_rate=34429 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 14 11:22:15 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5161,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5726,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 5727
gpu_sim_insn = 163369
gpu_ipc =      28.5261
gpu_tot_sim_cycle = 22370
gpu_tot_sim_insn = 792111
gpu_tot_ipc =      35.4095
gpu_tot_issued_cta = 56
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2719
gpu_total_sim_rate=34439
RFC_cache:
	RFC_total_cache_accesses = 62701
	RFC_total_cache_misses = 31382
	RFC_total_cache_miss_rate = 0.5005
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32908
	L1I_total_cache_misses = 958
	L1I_total_cache_miss_rate = 0.0291
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 228
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 2018, Miss = 726, Miss_rate = 0.360, Pending_hits = 98, Reservation_fails = 114
	L1D_cache_core[5]: Access = 2174, Miss = 869, Miss_rate = 0.400, Pending_hits = 119, Reservation_fails = 427
	L1D_cache_core[6]: Access = 2014, Miss = 729, Miss_rate = 0.362, Pending_hits = 92, Reservation_fails = 132
	L1D_cache_core[7]: Access = 2165, Miss = 819, Miss_rate = 0.378, Pending_hits = 115, Reservation_fails = 202
	L1D_cache_core[8]: Access = 1739, Miss = 632, Miss_rate = 0.363, Pending_hits = 100, Reservation_fails = 202
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 123, Reservation_fails = 372
	L1D_cache_core[10]: Access = 1820, Miss = 637, Miss_rate = 0.350, Pending_hits = 94, Reservation_fails = 10
	L1D_cache_core[11]: Access = 2006, Miss = 847, Miss_rate = 0.422, Pending_hits = 123, Reservation_fails = 590
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 224
	L1D_total_cache_accesses = 17529
	L1D_total_cache_misses = 6896
	L1D_total_cache_miss_rate = 0.3934
	L1D_total_cache_pending_hits = 1159
	L1D_total_cache_reservation_fails = 3760
	L1D_cache_data_port_util = 0.078
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 5504
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0872
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1015
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5024
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2745
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31950
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 958
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1973824
gpgpu_n_tot_w_icount = 61682
gpgpu_n_stall_shd_mem = 10978
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1857
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 43049
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 176128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11375	W0_Idle:66921	W0_Scoreboard:104472	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:281	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23552
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14856 {8:1857,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215744 {40:5378,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252552 {136:1857,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43072 {8:5384,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 456 
averagemflatency = 180 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 22369 
mrq_lat_table:767 	68 	62 	50 	31 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6442 	814 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3786 	1271 	1542 	639 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1032 	526 	284 	30 	0 	0 	0 	1 	8 	62 	1311 	4002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2291      3098    none      none      none      none      none      none      none      none         364       359       356       363       440       349
dram[1]:       2285      3031    none      none      none      none      none      none      none      none         431       372       426       332       387       354
dram[2]:       2226      2732    none      none      none      none      none      none      none      none         343       370       433       432       376       508
dram[3]:       2624      2468    none      none      none      none      none      none      none      none         300       404       347       340       391       397
dram[4]:       3944      2712    none      none      none      none      none      none      none      none         357       390       378       375       412       359
dram[5]:       3415      2702    none      none      none      none      none      none      none      none         421       418       376       349       359       416
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       308       299       324       324       367       323
dram[1]:        310       307         0         0         0         0         0         0         0         0       299       312       391       347       404       378
dram[2]:        369       292         0         0         0         0         0         0         0         0       344       321       408       359       413       417
dram[3]:        270       315         0         0         0         0         0         0         0         0       307       338       356       391       352       456
dram[4]:        325       277         0         0         0         0         0         0         0         0       302       315       331       309       319       322
dram[5]:        307       268         0         0         0         0         0         0         0         0       330       323       330       308       392       380

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29524 n_nop=29206 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02059
n_activity=2009 dram_eff=0.3026
bk0: 46a 29195i bk1: 36a 29258i bk2: 0a 29521i bk3: 0a 29523i bk4: 0a 29523i bk5: 0a 29525i bk6: 0a 29525i bk7: 0a 29525i bk8: 0a 29526i bk9: 0a 29526i bk10: 40a 29405i bk11: 34a 29386i bk12: 34a 29420i bk13: 30a 29435i bk14: 30a 29382i bk15: 28a 29368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0143273
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29524 n_nop=29210 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.02046
n_activity=1843 dram_eff=0.3277
bk0: 44a 29169i bk1: 36a 29275i bk2: 0a 29518i bk3: 0a 29522i bk4: 0a 29522i bk5: 0a 29522i bk6: 0a 29524i bk7: 0a 29525i bk8: 0a 29525i bk9: 0a 29528i bk10: 34a 29424i bk11: 34a 29372i bk12: 36a 29399i bk13: 26a 29419i bk14: 38a 29337i bk15: 26a 29312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0255724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29524 n_nop=29197 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02134
n_activity=1956 dram_eff=0.3221
bk0: 44a 29203i bk1: 36a 29297i bk2: 0a 29519i bk3: 0a 29522i bk4: 0a 29523i bk5: 0a 29524i bk6: 0a 29525i bk7: 0a 29526i bk8: 0a 29526i bk9: 0a 29527i bk10: 34a 29420i bk11: 40a 29365i bk12: 38a 29390i bk13: 30a 29404i bk14: 40a 29350i bk15: 28a 29300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0196789
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29524 n_nop=29199 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.02147
n_activity=1926 dram_eff=0.3292
bk0: 40a 29283i bk1: 36a 29310i bk2: 0a 29522i bk3: 0a 29522i bk4: 0a 29523i bk5: 0a 29523i bk6: 0a 29525i bk7: 0a 29526i bk8: 0a 29527i bk9: 0a 29527i bk10: 36a 29411i bk11: 42a 29326i bk12: 40a 29395i bk13: 30a 29395i bk14: 32a 29412i bk15: 34a 29297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121596
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29524 n_nop=29224 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01978
n_activity=1868 dram_eff=0.3126
bk0: 38a 29253i bk1: 36a 29288i bk2: 0a 29521i bk3: 0a 29523i bk4: 0a 29524i bk5: 0a 29524i bk6: 0a 29525i bk7: 0a 29525i bk8: 0a 29526i bk9: 0a 29526i bk10: 36a 29434i bk11: 38a 29400i bk12: 24a 29455i bk13: 22a 29448i bk14: 30a 29394i bk15: 40a 29391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00599512
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29524 n_nop=29224 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01978
n_activity=1723 dram_eff=0.3389
bk0: 36a 29312i bk1: 36a 29301i bk2: 0a 29522i bk3: 0a 29524i bk4: 0a 29524i bk5: 0a 29524i bk6: 0a 29524i bk7: 0a 29525i bk8: 0a 29525i bk9: 0a 29526i bk10: 38a 29418i bk11: 38a 29382i bk12: 38a 29414i bk13: 36a 29376i bk14: 28a 29335i bk15: 20a 29318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164273

========= L2 cache stats =========
L2_cache_bank[0]: Access = 596, Miss = 75, Miss_rate = 0.126, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 647, Miss = 64, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 608, Miss = 76, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 612, Miss = 61, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 572, Miss = 78, Miss_rate = 0.136, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 566, Miss = 67, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 593, Miss = 74, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 522, Miss = 71, Miss_rate = 0.136, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 838, Miss = 64, Miss_rate = 0.076, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 573, Miss = 68, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 653, Miss = 70, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 544, Miss = 65, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7324
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1137
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15054
icnt_total_pkts_simt_to_mem=12720
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.1042
	minimum = 6
	maximum = 100
Network latency average = 13.1705
	minimum = 6
	maximum = 85
Slowest packet = 6193
Flit latency average = 12.8743
	minimum = 6
	maximum = 81
Slowest flit = 13071
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0642958
	minimum = 0 (at node 0)
	maximum = 0.136546 (at node 11)
Accepted packet rate average = 0.0642958
	minimum = 0 (at node 0)
	maximum = 0.136546 (at node 11)
Injected flit rate average = 0.120172
	minimum = 0 (at node 0)
	maximum = 0.236249 (at node 11)
Accepted flit rate average= 0.120172
	minimum = 0 (at node 0)
	maximum = 0.286014 (at node 11)
Injected packet length average = 1.86904
Accepted packet length average = 1.86904
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 34439 (inst/sec)
gpgpu_simulation_rate = 972 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22370)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22370)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22370)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22370)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22370)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22370)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22370)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22370)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 22870  inst.: 892612 (ipc=201.0) sim_rate=37192 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 14 11:22:16 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (776,22370), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (779,22370), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (797,22370), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (830,22370), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (890,22370), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (893,22370), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (905,22370), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (908,22370), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z7Kernel2PbS_S_S_i' finished on shader 1.
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 909
gpu_sim_insn = 104400
gpu_ipc =     114.8515
gpu_tot_sim_cycle = 23279
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      38.5116
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2719
gpu_total_sim_rate=35860
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 33053
	RFC_total_cache_miss_rate = 0.4977
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 569
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 786, Miss_rate = 0.375, Pending_hits = 110, Reservation_fails = 322
	L1D_cache_core[5]: Access = 2174, Miss = 869, Miss_rate = 0.400, Pending_hits = 119, Reservation_fails = 427
	L1D_cache_core[6]: Access = 2014, Miss = 729, Miss_rate = 0.362, Pending_hits = 92, Reservation_fails = 132
	L1D_cache_core[7]: Access = 2165, Miss = 819, Miss_rate = 0.378, Pending_hits = 115, Reservation_fails = 202
	L1D_cache_core[8]: Access = 1739, Miss = 632, Miss_rate = 0.363, Pending_hits = 100, Reservation_fails = 202
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 123, Reservation_fails = 372
	L1D_cache_core[10]: Access = 1820, Miss = 637, Miss_rate = 0.350, Pending_hits = 94, Reservation_fails = 10
	L1D_cache_core[11]: Access = 2006, Miss = 847, Miss_rate = 0.422, Pending_hits = 123, Reservation_fails = 590
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 470
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7399
	L1D_total_cache_miss_rate = 0.4072
	L1D_total_cache_pending_hits = 1255
	L1D_total_cache_reservation_fails = 5776
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1015
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1889
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11114
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14216	W0_Idle:71966	W0_Scoreboard:106076	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15112 {8:1889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 256904 {136:1889,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 456 
averagemflatency = 179 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 23278 
mrq_lat_table:767 	68 	62 	50 	31 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6887 	913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3857 	1298 	1591 	942 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1064 	526 	284 	30 	0 	0 	0 	1 	8 	62 	1311 	4514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2496      3326    none      none      none      none      none      none      none      none         364       359       356       363       440       349
dram[1]:       2496      3285    none      none      none      none      none      none      none      none         431       372       426       332       387       354
dram[2]:       2398      2978    none      none      none      none      none      none      none      none         343       370       433       432       376       508
dram[3]:       2839      2733    none      none      none      none      none      none      none      none         300       404       347       340       391       397
dram[4]:       5003      2926    none      none      none      none      none      none      none      none         357       390       378       375       412       359
dram[5]:       3700      2953    none      none      none      none      none      none      none      none         421       418       376       349       359       416
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       308       299       324       324       367       323
dram[1]:        322       307         0         0         0         0         0         0         0         0       299       312       391       347       404       378
dram[2]:        369       307         0         0         0         0         0         0         0         0       344       321       408       359       413       417
dram[3]:        270       322         0         0         0         0         0         0         0         0       307       338       356       391       352       456
dram[4]:        340       277         0         0         0         0         0         0         0         0       302       315       331       309       319       322
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       323       330       308       392       380

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30405 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.01979
n_activity=2009 dram_eff=0.3026
bk0: 46a 30394i bk1: 36a 30457i bk2: 0a 30720i bk3: 0a 30722i bk4: 0a 30722i bk5: 0a 30724i bk6: 0a 30724i bk7: 0a 30724i bk8: 0a 30725i bk9: 0a 30725i bk10: 40a 30604i bk11: 34a 30585i bk12: 34a 30619i bk13: 30a 30634i bk14: 30a 30581i bk15: 28a 30567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0137682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30409 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.01966
n_activity=1843 dram_eff=0.3277
bk0: 44a 30368i bk1: 36a 30474i bk2: 0a 30717i bk3: 0a 30721i bk4: 0a 30721i bk5: 0a 30721i bk6: 0a 30723i bk7: 0a 30724i bk8: 0a 30724i bk9: 0a 30727i bk10: 34a 30623i bk11: 34a 30571i bk12: 36a 30598i bk13: 26a 30618i bk14: 38a 30536i bk15: 26a 30511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0245744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30396 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02051
n_activity=1956 dram_eff=0.3221
bk0: 44a 30402i bk1: 36a 30496i bk2: 0a 30718i bk3: 0a 30721i bk4: 0a 30722i bk5: 0a 30723i bk6: 0a 30724i bk7: 0a 30725i bk8: 0a 30725i bk9: 0a 30726i bk10: 34a 30619i bk11: 40a 30564i bk12: 38a 30589i bk13: 30a 30603i bk14: 40a 30549i bk15: 28a 30499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0189109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30398 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.02064
n_activity=1926 dram_eff=0.3292
bk0: 40a 30482i bk1: 36a 30509i bk2: 0a 30721i bk3: 0a 30721i bk4: 0a 30722i bk5: 0a 30722i bk6: 0a 30724i bk7: 0a 30725i bk8: 0a 30726i bk9: 0a 30726i bk10: 36a 30610i bk11: 42a 30525i bk12: 40a 30594i bk13: 30a 30594i bk14: 32a 30611i bk15: 34a 30496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0116851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30423 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01901
n_activity=1868 dram_eff=0.3126
bk0: 38a 30452i bk1: 36a 30487i bk2: 0a 30720i bk3: 0a 30722i bk4: 0a 30723i bk5: 0a 30723i bk6: 0a 30724i bk7: 0a 30724i bk8: 0a 30725i bk9: 0a 30725i bk10: 36a 30633i bk11: 38a 30599i bk12: 24a 30654i bk13: 22a 30647i bk14: 30a 30593i bk15: 40a 30590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00576116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30423 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01901
n_activity=1723 dram_eff=0.3389
bk0: 36a 30511i bk1: 36a 30500i bk2: 0a 30721i bk3: 0a 30723i bk4: 0a 30723i bk5: 0a 30723i bk6: 0a 30723i bk7: 0a 30724i bk8: 0a 30724i bk9: 0a 30725i bk10: 38a 30617i bk11: 38a 30581i bk12: 38a 30613i bk13: 36a 30575i bk14: 28a 30534i bk15: 20a 30517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0157862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 630, Miss = 75, Miss_rate = 0.119, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 683, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 642, Miss = 76, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 600, Miss = 67, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 627, Miss = 74, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 556, Miss = 71, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1002, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 607, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 689, Miss = 70, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 65, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7870
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1058
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15736
icnt_total_pkts_simt_to_mem=13778
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4075
	minimum = 6
	maximum = 157
Network latency average = 16.0201
	minimum = 6
	maximum = 98
Slowest packet = 14763
Flit latency average = 17.8356
	minimum = 6
	maximum = 97
Slowest flit = 28418
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444933
	minimum = 0 (at node 5)
	maximum = 0.180418 (at node 23)
Accepted packet rate average = 0.0444933
	minimum = 0 (at node 5)
	maximum = 0.180418 (at node 23)
Injected flit rate average = 0.070896
	minimum = 0 (at node 5)
	maximum = 0.19802 (at node 23)
Accepted flit rate average= 0.070896
	minimum = 0 (at node 5)
	maximum = 0.356436 (at node 23)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 35860 (inst/sec)
gpgpu_simulation_rate = 931 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 23279
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      38.5116
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2719
gpu_total_sim_rate=35860
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 33053
	RFC_total_cache_miss_rate = 0.4977
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 569
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 786, Miss_rate = 0.375, Pending_hits = 110, Reservation_fails = 322
	L1D_cache_core[5]: Access = 2174, Miss = 869, Miss_rate = 0.400, Pending_hits = 119, Reservation_fails = 427
	L1D_cache_core[6]: Access = 2014, Miss = 729, Miss_rate = 0.362, Pending_hits = 92, Reservation_fails = 132
	L1D_cache_core[7]: Access = 2165, Miss = 819, Miss_rate = 0.378, Pending_hits = 115, Reservation_fails = 202
	L1D_cache_core[8]: Access = 1739, Miss = 632, Miss_rate = 0.363, Pending_hits = 100, Reservation_fails = 202
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 123, Reservation_fails = 372
	L1D_cache_core[10]: Access = 1820, Miss = 637, Miss_rate = 0.350, Pending_hits = 94, Reservation_fails = 10
	L1D_cache_core[11]: Access = 2006, Miss = 847, Miss_rate = 0.422, Pending_hits = 123, Reservation_fails = 590
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 470
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7399
	L1D_total_cache_miss_rate = 0.4072
	L1D_total_cache_pending_hits = 1255
	L1D_total_cache_reservation_fails = 5776
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1015
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1889
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11114
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14216	W0_Idle:71966	W0_Scoreboard:106076	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15112 {8:1889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 256904 {136:1889,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 456 
averagemflatency = 182 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 23278 
mrq_lat_table:767 	68 	62 	50 	31 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6887 	913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3857 	1298 	1591 	942 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1064 	526 	284 	30 	0 	0 	0 	1 	8 	62 	1311 	4514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2496      3326    none      none      none      none      none      none      none      none         364       359       356       363       440       349
dram[1]:       2496      3285    none      none      none      none      none      none      none      none         431       372       426       332       387       354
dram[2]:       2398      2978    none      none      none      none      none      none      none      none         343       370       433       432       376       508
dram[3]:       2839      2733    none      none      none      none      none      none      none      none         300       404       347       340       391       397
dram[4]:       5003      2926    none      none      none      none      none      none      none      none         357       390       378       375       412       359
dram[5]:       3700      2953    none      none      none      none      none      none      none      none         421       418       376       349       359       416
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       308       299       324       324       367       323
dram[1]:        322       307         0         0         0         0         0         0         0         0       299       312       391       347       404       378
dram[2]:        369       307         0         0         0         0         0         0         0         0       344       321       408       359       413       417
dram[3]:        270       322         0         0         0         0         0         0         0         0       307       338       356       391       352       456
dram[4]:        340       277         0         0         0         0         0         0         0         0       302       315       331       309       319       322
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       323       330       308       392       380

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30405 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.01979
n_activity=2009 dram_eff=0.3026
bk0: 46a 30394i bk1: 36a 30457i bk2: 0a 30720i bk3: 0a 30722i bk4: 0a 30722i bk5: 0a 30724i bk6: 0a 30724i bk7: 0a 30724i bk8: 0a 30725i bk9: 0a 30725i bk10: 40a 30604i bk11: 34a 30585i bk12: 34a 30619i bk13: 30a 30634i bk14: 30a 30581i bk15: 28a 30567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0137682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30409 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.01966
n_activity=1843 dram_eff=0.3277
bk0: 44a 30368i bk1: 36a 30474i bk2: 0a 30717i bk3: 0a 30721i bk4: 0a 30721i bk5: 0a 30721i bk6: 0a 30723i bk7: 0a 30724i bk8: 0a 30724i bk9: 0a 30727i bk10: 34a 30623i bk11: 34a 30571i bk12: 36a 30598i bk13: 26a 30618i bk14: 38a 30536i bk15: 26a 30511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0245744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30396 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02051
n_activity=1956 dram_eff=0.3221
bk0: 44a 30402i bk1: 36a 30496i bk2: 0a 30718i bk3: 0a 30721i bk4: 0a 30722i bk5: 0a 30723i bk6: 0a 30724i bk7: 0a 30725i bk8: 0a 30725i bk9: 0a 30726i bk10: 34a 30619i bk11: 40a 30564i bk12: 38a 30589i bk13: 30a 30603i bk14: 40a 30549i bk15: 28a 30499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0189109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30398 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.02064
n_activity=1926 dram_eff=0.3292
bk0: 40a 30482i bk1: 36a 30509i bk2: 0a 30721i bk3: 0a 30721i bk4: 0a 30722i bk5: 0a 30722i bk6: 0a 30724i bk7: 0a 30725i bk8: 0a 30726i bk9: 0a 30726i bk10: 36a 30610i bk11: 42a 30525i bk12: 40a 30594i bk13: 30a 30594i bk14: 32a 30611i bk15: 34a 30496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0116851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30423 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01901
n_activity=1868 dram_eff=0.3126
bk0: 38a 30452i bk1: 36a 30487i bk2: 0a 30720i bk3: 0a 30722i bk4: 0a 30723i bk5: 0a 30723i bk6: 0a 30724i bk7: 0a 30724i bk8: 0a 30725i bk9: 0a 30725i bk10: 36a 30633i bk11: 38a 30599i bk12: 24a 30654i bk13: 22a 30647i bk14: 30a 30593i bk15: 40a 30590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00576116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30423 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01901
n_activity=1723 dram_eff=0.3389
bk0: 36a 30511i bk1: 36a 30500i bk2: 0a 30721i bk3: 0a 30723i bk4: 0a 30723i bk5: 0a 30723i bk6: 0a 30723i bk7: 0a 30724i bk8: 0a 30724i bk9: 0a 30725i bk10: 38a 30617i bk11: 38a 30581i bk12: 38a 30613i bk13: 36a 30575i bk14: 28a 30534i bk15: 20a 30517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0157862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 630, Miss = 75, Miss_rate = 0.119, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 683, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 642, Miss = 76, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 600, Miss = 67, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 627, Miss = 74, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 556, Miss = 71, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1002, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 607, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 689, Miss = 70, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 65, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7870
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1058
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15736
icnt_total_pkts_simt_to_mem=13778
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 23279
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      38.5116
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2719
gpu_total_sim_rate=35860
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 33053
	RFC_total_cache_miss_rate = 0.4977
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 569
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 786, Miss_rate = 0.375, Pending_hits = 110, Reservation_fails = 322
	L1D_cache_core[5]: Access = 2174, Miss = 869, Miss_rate = 0.400, Pending_hits = 119, Reservation_fails = 427
	L1D_cache_core[6]: Access = 2014, Miss = 729, Miss_rate = 0.362, Pending_hits = 92, Reservation_fails = 132
	L1D_cache_core[7]: Access = 2165, Miss = 819, Miss_rate = 0.378, Pending_hits = 115, Reservation_fails = 202
	L1D_cache_core[8]: Access = 1739, Miss = 632, Miss_rate = 0.363, Pending_hits = 100, Reservation_fails = 202
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 123, Reservation_fails = 372
	L1D_cache_core[10]: Access = 1820, Miss = 637, Miss_rate = 0.350, Pending_hits = 94, Reservation_fails = 10
	L1D_cache_core[11]: Access = 2006, Miss = 847, Miss_rate = 0.422, Pending_hits = 123, Reservation_fails = 590
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 470
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7399
	L1D_total_cache_miss_rate = 0.4072
	L1D_total_cache_pending_hits = 1255
	L1D_total_cache_reservation_fails = 5776
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1015
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1889
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11114
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14216	W0_Idle:71966	W0_Scoreboard:106076	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15112 {8:1889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 256904 {136:1889,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 456 
averagemflatency = 182 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 23278 
mrq_lat_table:767 	68 	62 	50 	31 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6887 	913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3857 	1298 	1591 	942 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1064 	526 	284 	30 	0 	0 	0 	1 	8 	62 	1311 	4514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2496      3326    none      none      none      none      none      none      none      none         364       359       356       363       440       349
dram[1]:       2496      3285    none      none      none      none      none      none      none      none         431       372       426       332       387       354
dram[2]:       2398      2978    none      none      none      none      none      none      none      none         343       370       433       432       376       508
dram[3]:       2839      2733    none      none      none      none      none      none      none      none         300       404       347       340       391       397
dram[4]:       5003      2926    none      none      none      none      none      none      none      none         357       390       378       375       412       359
dram[5]:       3700      2953    none      none      none      none      none      none      none      none         421       418       376       349       359       416
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       308       299       324       324       367       323
dram[1]:        322       307         0         0         0         0         0         0         0         0       299       312       391       347       404       378
dram[2]:        369       307         0         0         0         0         0         0         0         0       344       321       408       359       413       417
dram[3]:        270       322         0         0         0         0         0         0         0         0       307       338       356       391       352       456
dram[4]:        340       277         0         0         0         0         0         0         0         0       302       315       331       309       319       322
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       323       330       308       392       380

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30405 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.01979
n_activity=2009 dram_eff=0.3026
bk0: 46a 30394i bk1: 36a 30457i bk2: 0a 30720i bk3: 0a 30722i bk4: 0a 30722i bk5: 0a 30724i bk6: 0a 30724i bk7: 0a 30724i bk8: 0a 30725i bk9: 0a 30725i bk10: 40a 30604i bk11: 34a 30585i bk12: 34a 30619i bk13: 30a 30634i bk14: 30a 30581i bk15: 28a 30567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0137682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30409 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.01966
n_activity=1843 dram_eff=0.3277
bk0: 44a 30368i bk1: 36a 30474i bk2: 0a 30717i bk3: 0a 30721i bk4: 0a 30721i bk5: 0a 30721i bk6: 0a 30723i bk7: 0a 30724i bk8: 0a 30724i bk9: 0a 30727i bk10: 34a 30623i bk11: 34a 30571i bk12: 36a 30598i bk13: 26a 30618i bk14: 38a 30536i bk15: 26a 30511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0245744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30396 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02051
n_activity=1956 dram_eff=0.3221
bk0: 44a 30402i bk1: 36a 30496i bk2: 0a 30718i bk3: 0a 30721i bk4: 0a 30722i bk5: 0a 30723i bk6: 0a 30724i bk7: 0a 30725i bk8: 0a 30725i bk9: 0a 30726i bk10: 34a 30619i bk11: 40a 30564i bk12: 38a 30589i bk13: 30a 30603i bk14: 40a 30549i bk15: 28a 30499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0189109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30398 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.02064
n_activity=1926 dram_eff=0.3292
bk0: 40a 30482i bk1: 36a 30509i bk2: 0a 30721i bk3: 0a 30721i bk4: 0a 30722i bk5: 0a 30722i bk6: 0a 30724i bk7: 0a 30725i bk8: 0a 30726i bk9: 0a 30726i bk10: 36a 30610i bk11: 42a 30525i bk12: 40a 30594i bk13: 30a 30594i bk14: 32a 30611i bk15: 34a 30496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0116851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30423 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01901
n_activity=1868 dram_eff=0.3126
bk0: 38a 30452i bk1: 36a 30487i bk2: 0a 30720i bk3: 0a 30722i bk4: 0a 30723i bk5: 0a 30723i bk6: 0a 30724i bk7: 0a 30724i bk8: 0a 30725i bk9: 0a 30725i bk10: 36a 30633i bk11: 38a 30599i bk12: 24a 30654i bk13: 22a 30647i bk14: 30a 30593i bk15: 40a 30590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00576116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30723 n_nop=30423 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01901
n_activity=1723 dram_eff=0.3389
bk0: 36a 30511i bk1: 36a 30500i bk2: 0a 30721i bk3: 0a 30723i bk4: 0a 30723i bk5: 0a 30723i bk6: 0a 30723i bk7: 0a 30724i bk8: 0a 30724i bk9: 0a 30725i bk10: 38a 30617i bk11: 38a 30581i bk12: 38a 30613i bk13: 36a 30575i bk14: 28a 30534i bk15: 20a 30517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0157862

========= L2 cache stats =========
L2_cache_bank[0]: Access = 630, Miss = 75, Miss_rate = 0.119, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 683, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 642, Miss = 76, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 600, Miss = 67, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 627, Miss = 74, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 556, Miss = 71, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1002, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 607, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 689, Miss = 70, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 65, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7870
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1058
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15736
icnt_total_pkts_simt_to_mem=13778
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,23279)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,23279)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,23279)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,23279)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,23279)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,23279)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,23279)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,23279)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,0,0) tid=(350,0,0)
GPGPU-Sim uArch: cycles simulated: 23779  inst.: 1004844 (ipc=216.7) sim_rate=38647 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 14 11:22:18 2018
GPGPU-Sim uArch: cycles simulated: 24279  inst.: 1019212 (ipc=122.7) sim_rate=36400 (inst/sec) elapsed = 0:0:00:28 / Sat Apr 14 11:22:20 2018
GPGPU-Sim uArch: cycles simulated: 24779  inst.: 1022085 (ipc=83.7) sim_rate=35244 (inst/sec) elapsed = 0:0:00:29 / Sat Apr 14 11:22:21 2018
GPGPU-Sim uArch: cycles simulated: 25279  inst.: 1034417 (ipc=69.0) sim_rate=34480 (inst/sec) elapsed = 0:0:00:30 / Sat Apr 14 11:22:22 2018
GPGPU-Sim uArch: cycles simulated: 25779  inst.: 1042089 (ipc=58.2) sim_rate=33615 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 11:22:23 2018
GPGPU-Sim uArch: cycles simulated: 26279  inst.: 1051853 (ipc=51.8) sim_rate=31874 (inst/sec) elapsed = 0:0:00:33 / Sat Apr 14 11:22:25 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 26779  inst.: 1062418 (ipc=47.4) sim_rate=31247 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 14 11:22:26 2018
GPGPU-Sim uArch: cycles simulated: 27279  inst.: 1071329 (ipc=43.7) sim_rate=30609 (inst/sec) elapsed = 0:0:00:35 / Sat Apr 14 11:22:27 2018
GPGPU-Sim uArch: cycles simulated: 27779  inst.: 1082185 (ipc=41.3) sim_rate=29248 (inst/sec) elapsed = 0:0:00:37 / Sat Apr 14 11:22:29 2018
GPGPU-Sim uArch: cycles simulated: 28279  inst.: 1089590 (ipc=38.6) sim_rate=28673 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 11:22:30 2018
GPGPU-Sim uArch: cycles simulated: 28779  inst.: 1099132 (ipc=36.8) sim_rate=27478 (inst/sec) elapsed = 0:0:00:40 / Sat Apr 14 11:22:32 2018
GPGPU-Sim uArch: cycles simulated: 29279  inst.: 1107890 (ipc=35.2) sim_rate=27021 (inst/sec) elapsed = 0:0:00:41 / Sat Apr 14 11:22:33 2018
GPGPU-Sim uArch: cycles simulated: 29779  inst.: 1116640 (ipc=33.9) sim_rate=26586 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 14 11:22:34 2018
GPGPU-Sim uArch: cycles simulated: 30279  inst.: 1124663 (ipc=32.6) sim_rate=25560 (inst/sec) elapsed = 0:0:00:44 / Sat Apr 14 11:22:36 2018
GPGPU-Sim uArch: cycles simulated: 30779  inst.: 1133261 (ipc=31.6) sim_rate=25183 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 14 11:22:37 2018
GPGPU-Sim uArch: cycles simulated: 31279  inst.: 1142192 (ipc=30.7) sim_rate=24301 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 14 11:22:39 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 31779  inst.: 1151772 (ipc=30.0) sim_rate=23505 (inst/sec) elapsed = 0:0:00:49 / Sat Apr 14 11:22:41 2018
GPGPU-Sim uArch: cycles simulated: 32279  inst.: 1159328 (ipc=29.2) sim_rate=23186 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 14 11:22:42 2018
GPGPU-Sim uArch: cycles simulated: 32779  inst.: 1169251 (ipc=28.7) sim_rate=22485 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 11:22:44 2018
GPGPU-Sim uArch: cycles simulated: 33279  inst.: 1177861 (ipc=28.1) sim_rate=22223 (inst/sec) elapsed = 0:0:00:53 / Sat Apr 14 11:22:45 2018
GPGPU-Sim uArch: cycles simulated: 33779  inst.: 1186102 (ipc=27.6) sim_rate=21565 (inst/sec) elapsed = 0:0:00:55 / Sat Apr 14 11:22:47 2018
GPGPU-Sim uArch: cycles simulated: 34279  inst.: 1194586 (ipc=27.1) sim_rate=20957 (inst/sec) elapsed = 0:0:00:57 / Sat Apr 14 11:22:49 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11200,23279), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 34779  inst.: 1201038 (ipc=26.5) sim_rate=20707 (inst/sec) elapsed = 0:0:00:58 / Sat Apr 14 11:22:50 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11720,23279), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11851,23279), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11921,23279), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 35279  inst.: 1204151 (ipc=25.6) sim_rate=20069 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 14 11:22:52 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12266,23279), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12447,23279), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12536,23279), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12819,23279), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 7.
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 12820
gpu_sim_insn = 308581
gpu_ipc =      24.0703
gpu_tot_sim_cycle = 36099
gpu_tot_sim_insn = 1205092
gpu_tot_ipc =      33.3830
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 14533
gpu_stall_icnt2sh    = 64642
gpu_total_sim_rate=19755
RFC_cache:
	RFC_total_cache_accesses = 109936
	RFC_total_cache_misses = 54731
	RFC_total_cache_miss_rate = 0.4978
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55335
	L1I_total_cache_misses = 1038
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 569
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 786, Miss_rate = 0.375, Pending_hits = 110, Reservation_fails = 322
	L1D_cache_core[5]: Access = 6385, Miss = 2905, Miss_rate = 0.455, Pending_hits = 439, Reservation_fails = 5220
	L1D_cache_core[6]: Access = 5928, Miss = 2605, Miss_rate = 0.439, Pending_hits = 417, Reservation_fails = 4223
	L1D_cache_core[7]: Access = 6379, Miss = 2804, Miss_rate = 0.440, Pending_hits = 435, Reservation_fails = 5077
	L1D_cache_core[8]: Access = 5516, Miss = 2330, Miss_rate = 0.422, Pending_hits = 367, Reservation_fails = 3956
	L1D_cache_core[9]: Access = 6060, Miss = 2672, Miss_rate = 0.441, Pending_hits = 456, Reservation_fails = 4461
	L1D_cache_core[10]: Access = 5716, Miss = 2418, Miss_rate = 0.423, Pending_hits = 365, Reservation_fails = 3812
	L1D_cache_core[11]: Access = 5613, Miss = 2523, Miss_rate = 0.449, Pending_hits = 399, Reservation_fails = 4031
	L1D_cache_core[12]: Access = 3961, Miss = 1863, Miss_rate = 0.470, Pending_hits = 304, Reservation_fails = 4143
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 470
	L1D_total_cache_accesses = 49396
	L1D_total_cache_misses = 22004
	L1D_total_cache_miss_rate = 0.4455
	L1D_total_cache_pending_hits = 3623
	L1D_total_cache_reservation_fails = 38252
	L1D_cache_data_port_util = 0.105
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 7040
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0682
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21199
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17053
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1038
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 3311424
gpgpu_n_tot_w_icount = 103482
gpgpu_n_stall_shd_mem = 66758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7621
gpgpu_n_mem_write_global = 15178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97244
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 225280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64878
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65915	W0_Idle:76950	W0_Scoreboard:205239	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1979	W11:1626	W12:1991	W13:1419	W14:1002	W15:498	W16:134	W17:201	W18:51	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30208
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60968 {8:7621,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 612016 {40:15115,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 584 {8:73,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1036456 {136:7621,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121424 {8:15178,}
traffic_breakdown_memtocore[INST_ACC_R] = 9928 {136:73,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 244 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 36098 
mrq_lat_table:1133 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13757 	8931 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6738 	3337 	6175 	4728 	1602 	307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1539 	2043 	3250 	795 	9 	0 	0 	1 	8 	62 	1311 	11723 	2073 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8699     12302    none      none      none      none      none      none      none      none        1735      1686      1425      1231      1305      1217
dram[1]:       7823     14268    none      none      none      none      none      none      none      none        1672      1853      1460      1674      1181      1613
dram[2]:       8363      9091    none      none      none      none      none      none      none      none        1451      1668      1426      1384      1321      1308
dram[3]:       8802      9485    none      none      none      none      none      none      none      none        1589      1497      1337      1295      1304      1267
dram[4]:      13716      9263    none      none      none      none      none      none      none      none        1674      1861      1574      1351      1493      1305
dram[5]:      14630     10562    none      none      none      none      none      none      none      none        1982      2005      1536      1600      1447      1584
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       420       479       395       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       531         0         0         0         0         0         0         0         0       557       500       524       417       598       417
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47645 n_nop=47185 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01872
n_activity=2725 dram_eff=0.3273
bk0: 46a 47316i bk1: 36a 47379i bk2: 0a 47642i bk3: 0a 47644i bk4: 0a 47644i bk5: 0a 47646i bk6: 0a 47646i bk7: 0a 47646i bk8: 0a 47647i bk9: 0a 47647i bk10: 40a 47526i bk11: 44a 47485i bk12: 64a 47458i bk13: 64a 47473i bk14: 64a 47386i bk15: 62a 47329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0114598
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47645 n_nop=47187 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01872
n_activity=2548 dram_eff=0.3501
bk0: 44a 47290i bk1: 36a 47396i bk2: 0a 47639i bk3: 0a 47643i bk4: 0a 47643i bk5: 0a 47643i bk6: 0a 47645i bk7: 0a 47646i bk8: 0a 47646i bk9: 0a 47649i bk10: 40a 47533i bk11: 44a 47470i bk12: 64a 47449i bk13: 64a 47456i bk14: 64a 47339i bk15: 62a 47258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.020128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47645 n_nop=47192 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01851
n_activity=2659 dram_eff=0.3317
bk0: 44a 47324i bk1: 36a 47418i bk2: 0a 47640i bk3: 0a 47643i bk4: 0a 47644i bk5: 0a 47645i bk6: 0a 47646i bk7: 0a 47647i bk8: 0a 47647i bk9: 0a 47648i bk10: 40a 47529i bk11: 44a 47476i bk12: 64a 47443i bk13: 64a 47452i bk14: 62a 47377i bk15: 62a 47317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0129709
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47645 n_nop=47196 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01851
n_activity=2667 dram_eff=0.3307
bk0: 40a 47404i bk1: 36a 47431i bk2: 0a 47643i bk3: 0a 47643i bk4: 0a 47644i bk5: 0a 47644i bk6: 0a 47646i bk7: 0a 47647i bk8: 0a 47648i bk9: 0a 47648i bk10: 40a 47524i bk11: 44a 47443i bk12: 64a 47467i bk13: 64a 47423i bk14: 62a 47462i bk15: 64a 47343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00776577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47645 n_nop=47193 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01864
n_activity=2618 dram_eff=0.3392
bk0: 38a 47374i bk1: 36a 47409i bk2: 0a 47642i bk3: 0a 47644i bk4: 0a 47645i bk5: 0a 47645i bk6: 0a 47646i bk7: 0a 47646i bk8: 0a 47647i bk9: 0a 47647i bk10: 44a 47538i bk11: 44a 47502i bk12: 64a 47471i bk13: 64a 47441i bk14: 62a 47422i bk15: 64a 47376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00411376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47645 n_nop=47205 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01813
n_activity=2470 dram_eff=0.3498
bk0: 36a 47433i bk1: 36a 47422i bk2: 0a 47643i bk3: 0a 47645i bk4: 0a 47645i bk5: 0a 47645i bk6: 0a 47645i bk7: 0a 47646i bk8: 0a 47646i bk9: 0a 47647i bk10: 44a 47527i bk11: 44a 47487i bk12: 64a 47480i bk13: 62a 47435i bk14: 62a 47374i bk15: 62a 47313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0106622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1878, Miss = 107, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2070, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1798, Miss = 106, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2085, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1817, Miss = 105, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1744, Miss = 103, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1810, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1734, Miss = 104, Miss_rate = 0.060, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2390, Miss = 104, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1712, Miss = 104, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2093, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1756, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 22887
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0545
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=53693
icnt_total_pkts_simt_to_mem=38218
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.5961
	minimum = 6
	maximum = 319
Network latency average = 24.2808
	minimum = 6
	maximum = 298
Slowest packet = 21736
Flit latency average = 21.9536
	minimum = 6
	maximum = 297
Slowest flit = 43596
Fragmentation average = 0.0757808
	minimum = 0
	maximum = 268
Injected packet rate average = 0.0867684
	minimum = 0 (at node 0)
	maximum = 0.162949 (at node 5)
Accepted packet rate average = 0.0867684
	minimum = 0 (at node 0)
	maximum = 0.162949 (at node 5)
Injected flit rate average = 0.180265
	minimum = 0 (at node 0)
	maximum = 0.266693 (at node 5)
Accepted flit rate average= 0.180265
	minimum = 0 (at node 0)
	maximum = 0.407254 (at node 5)
Injected packet length average = 2.07755
Accepted packet length average = 2.07755
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 19755 (inst/sec)
gpgpu_simulation_rate = 591 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36099)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36099)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36099)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36099)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36099)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36099)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36099)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36099)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 36599  inst.: 1308237 (ipc=206.3) sim_rate=21100 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 11:22:54 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (770,36099), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (803,36099), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (806,36099), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (827,36099), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (887,36099), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (890,36099), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (899,36099), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (908,36099), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 10 '_Z7Kernel2PbS_S_S_i' finished on shader 5.
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 909
gpu_sim_insn = 108082
gpu_ipc =     118.9021
gpu_tot_sim_cycle = 37008
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      35.4835
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 14533
gpu_stall_icnt2sh    = 64642
gpu_total_sim_rate=20844
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 56403
	RFC_total_cache_miss_rate = 0.4963
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 789
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 846, Miss_rate = 0.388, Pending_hits = 122, Reservation_fails = 635
	L1D_cache_core[5]: Access = 6465, Miss = 2965, Miss_rate = 0.459, Pending_hits = 451, Reservation_fails = 5437
	L1D_cache_core[6]: Access = 5928, Miss = 2605, Miss_rate = 0.439, Pending_hits = 417, Reservation_fails = 4223
	L1D_cache_core[7]: Access = 6379, Miss = 2804, Miss_rate = 0.440, Pending_hits = 435, Reservation_fails = 5077
	L1D_cache_core[8]: Access = 5516, Miss = 2330, Miss_rate = 0.422, Pending_hits = 367, Reservation_fails = 3956
	L1D_cache_core[9]: Access = 6060, Miss = 2672, Miss_rate = 0.441, Pending_hits = 456, Reservation_fails = 4461
	L1D_cache_core[10]: Access = 5716, Miss = 2418, Miss_rate = 0.423, Pending_hits = 365, Reservation_fails = 3812
	L1D_cache_core[11]: Access = 5613, Miss = 2523, Miss_rate = 0.449, Pending_hits = 399, Reservation_fails = 4031
	L1D_cache_core[12]: Access = 3961, Miss = 1863, Miss_rate = 0.470, Pending_hits = 304, Reservation_fails = 4143
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 632
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22505
	L1D_total_cache_miss_rate = 0.4498
	L1D_total_cache_pending_hits = 3719
	L1D_total_cache_reservation_fails = 40239
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21199
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 68745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7653
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68752	W0_Idle:82025	W0_Scoreboard:206841	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61224 {8:7653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1040808 {136:7653,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 243 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 37007 
mrq_lat_table:1133 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14197 	9035 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6807 	3365 	6226 	5029 	1699 	307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1571 	2043 	3250 	795 	9 	0 	0 	1 	8 	62 	1311 	11723 	2585 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8906     12531    none      none      none      none      none      none      none      none        1735      1686      1425      1231      1305      1217
dram[1]:       8033     14521    none      none      none      none      none      none      none      none        1672      1853      1460      1674      1181      1613
dram[2]:       8536      9335    none      none      none      none      none      none      none      none        1451      1668      1426      1384      1321      1308
dram[3]:       9020      9745    none      none      none      none      none      none      none      none        1589      1497      1337      1295      1304      1267
dram[4]:      14773      9479    none      none      none      none      none      none      none      none        1674      1861      1574      1351      1493      1305
dram[5]:      14913     10818    none      none      none      none      none      none      none      none        1982      2005      1536      1600      1447      1584
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       420       479       395       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       531         0         0         0         0         0         0         0         0       557       500       524       417       598       417
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48384 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01826
n_activity=2725 dram_eff=0.3273
bk0: 46a 48515i bk1: 36a 48578i bk2: 0a 48841i bk3: 0a 48843i bk4: 0a 48843i bk5: 0a 48845i bk6: 0a 48845i bk7: 0a 48845i bk8: 0a 48846i bk9: 0a 48846i bk10: 40a 48725i bk11: 44a 48684i bk12: 64a 48657i bk13: 64a 48672i bk14: 64a 48585i bk15: 62a 48528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0111784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48386 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01826
n_activity=2548 dram_eff=0.3501
bk0: 44a 48489i bk1: 36a 48595i bk2: 0a 48838i bk3: 0a 48842i bk4: 0a 48842i bk5: 0a 48842i bk6: 0a 48844i bk7: 0a 48845i bk8: 0a 48845i bk9: 0a 48848i bk10: 40a 48732i bk11: 44a 48669i bk12: 64a 48648i bk13: 64a 48655i bk14: 64a 48538i bk15: 62a 48457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0196339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48391 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01806
n_activity=2659 dram_eff=0.3317
bk0: 44a 48523i bk1: 36a 48617i bk2: 0a 48839i bk3: 0a 48842i bk4: 0a 48843i bk5: 0a 48844i bk6: 0a 48845i bk7: 0a 48846i bk8: 0a 48846i bk9: 0a 48847i bk10: 40a 48728i bk11: 44a 48675i bk12: 64a 48642i bk13: 64a 48651i bk14: 62a 48576i bk15: 62a 48516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0126525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48395 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01806
n_activity=2667 dram_eff=0.3307
bk0: 40a 48603i bk1: 36a 48630i bk2: 0a 48842i bk3: 0a 48842i bk4: 0a 48843i bk5: 0a 48843i bk6: 0a 48845i bk7: 0a 48846i bk8: 0a 48847i bk9: 0a 48847i bk10: 40a 48723i bk11: 44a 48642i bk12: 64a 48666i bk13: 64a 48622i bk14: 62a 48661i bk15: 64a 48542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00757514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48392 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01818
n_activity=2618 dram_eff=0.3392
bk0: 38a 48573i bk1: 36a 48608i bk2: 0a 48841i bk3: 0a 48843i bk4: 0a 48844i bk5: 0a 48844i bk6: 0a 48845i bk7: 0a 48845i bk8: 0a 48846i bk9: 0a 48846i bk10: 44a 48737i bk11: 44a 48701i bk12: 64a 48670i bk13: 64a 48640i bk14: 62a 48621i bk15: 64a 48575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00401278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48404 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01769
n_activity=2470 dram_eff=0.3498
bk0: 36a 48632i bk1: 36a 48621i bk2: 0a 48842i bk3: 0a 48844i bk4: 0a 48844i bk5: 0a 48844i bk6: 0a 48844i bk7: 0a 48845i bk8: 0a 48845i bk9: 0a 48846i bk10: 44a 48726i bk11: 44a 48686i bk12: 64a 48679i bk13: 62a 48634i bk14: 62a 48573i bk15: 62a 48512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1912, Miss = 107, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2106, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1832, Miss = 106, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2121, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1853, Miss = 105, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1778, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1844, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1768, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2554, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1746, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2129, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1790, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23433
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0532
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=54375
icnt_total_pkts_simt_to_mem=39276
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.446
	minimum = 6
	maximum = 148
Network latency average = 16.0522
	minimum = 6
	maximum = 98
Slowest packet = 45877
Flit latency average = 17.8759
	minimum = 6
	maximum = 97
Slowest flit = 92567
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444933
	minimum = 0 (at node 6)
	maximum = 0.180418 (at node 23)
Accepted packet rate average = 0.0444933
	minimum = 0 (at node 6)
	maximum = 0.180418 (at node 23)
Injected flit rate average = 0.070896
	minimum = 0 (at node 6)
	maximum = 0.19802 (at node 23)
Accepted flit rate average= 0.070896
	minimum = 0 (at node 6)
	maximum = 0.356436 (at node 23)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 20844 (inst/sec)
gpgpu_simulation_rate = 587 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 37008
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      35.4835
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 14533
gpu_stall_icnt2sh    = 64642
gpu_total_sim_rate=20844
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 56403
	RFC_total_cache_miss_rate = 0.4963
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 789
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 846, Miss_rate = 0.388, Pending_hits = 122, Reservation_fails = 635
	L1D_cache_core[5]: Access = 6465, Miss = 2965, Miss_rate = 0.459, Pending_hits = 451, Reservation_fails = 5437
	L1D_cache_core[6]: Access = 5928, Miss = 2605, Miss_rate = 0.439, Pending_hits = 417, Reservation_fails = 4223
	L1D_cache_core[7]: Access = 6379, Miss = 2804, Miss_rate = 0.440, Pending_hits = 435, Reservation_fails = 5077
	L1D_cache_core[8]: Access = 5516, Miss = 2330, Miss_rate = 0.422, Pending_hits = 367, Reservation_fails = 3956
	L1D_cache_core[9]: Access = 6060, Miss = 2672, Miss_rate = 0.441, Pending_hits = 456, Reservation_fails = 4461
	L1D_cache_core[10]: Access = 5716, Miss = 2418, Miss_rate = 0.423, Pending_hits = 365, Reservation_fails = 3812
	L1D_cache_core[11]: Access = 5613, Miss = 2523, Miss_rate = 0.449, Pending_hits = 399, Reservation_fails = 4031
	L1D_cache_core[12]: Access = 3961, Miss = 1863, Miss_rate = 0.470, Pending_hits = 304, Reservation_fails = 4143
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 632
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22505
	L1D_total_cache_miss_rate = 0.4498
	L1D_total_cache_pending_hits = 3719
	L1D_total_cache_reservation_fails = 40239
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21199
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 68745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7653
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68752	W0_Idle:82025	W0_Scoreboard:206841	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61224 {8:7653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1040808 {136:7653,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 243 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 37007 
mrq_lat_table:1133 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14197 	9035 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6807 	3365 	6226 	5029 	1699 	307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1571 	2043 	3250 	795 	9 	0 	0 	1 	8 	62 	1311 	11723 	2585 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8906     12531    none      none      none      none      none      none      none      none        1735      1686      1425      1231      1305      1217
dram[1]:       8033     14521    none      none      none      none      none      none      none      none        1672      1853      1460      1674      1181      1613
dram[2]:       8536      9335    none      none      none      none      none      none      none      none        1451      1668      1426      1384      1321      1308
dram[3]:       9020      9745    none      none      none      none      none      none      none      none        1589      1497      1337      1295      1304      1267
dram[4]:      14773      9479    none      none      none      none      none      none      none      none        1674      1861      1574      1351      1493      1305
dram[5]:      14913     10818    none      none      none      none      none      none      none      none        1982      2005      1536      1600      1447      1584
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       420       479       395       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       531         0         0         0         0         0         0         0         0       557       500       524       417       598       417
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48384 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01826
n_activity=2725 dram_eff=0.3273
bk0: 46a 48515i bk1: 36a 48578i bk2: 0a 48841i bk3: 0a 48843i bk4: 0a 48843i bk5: 0a 48845i bk6: 0a 48845i bk7: 0a 48845i bk8: 0a 48846i bk9: 0a 48846i bk10: 40a 48725i bk11: 44a 48684i bk12: 64a 48657i bk13: 64a 48672i bk14: 64a 48585i bk15: 62a 48528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0111784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48386 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01826
n_activity=2548 dram_eff=0.3501
bk0: 44a 48489i bk1: 36a 48595i bk2: 0a 48838i bk3: 0a 48842i bk4: 0a 48842i bk5: 0a 48842i bk6: 0a 48844i bk7: 0a 48845i bk8: 0a 48845i bk9: 0a 48848i bk10: 40a 48732i bk11: 44a 48669i bk12: 64a 48648i bk13: 64a 48655i bk14: 64a 48538i bk15: 62a 48457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0196339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48391 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01806
n_activity=2659 dram_eff=0.3317
bk0: 44a 48523i bk1: 36a 48617i bk2: 0a 48839i bk3: 0a 48842i bk4: 0a 48843i bk5: 0a 48844i bk6: 0a 48845i bk7: 0a 48846i bk8: 0a 48846i bk9: 0a 48847i bk10: 40a 48728i bk11: 44a 48675i bk12: 64a 48642i bk13: 64a 48651i bk14: 62a 48576i bk15: 62a 48516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0126525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48395 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01806
n_activity=2667 dram_eff=0.3307
bk0: 40a 48603i bk1: 36a 48630i bk2: 0a 48842i bk3: 0a 48842i bk4: 0a 48843i bk5: 0a 48843i bk6: 0a 48845i bk7: 0a 48846i bk8: 0a 48847i bk9: 0a 48847i bk10: 40a 48723i bk11: 44a 48642i bk12: 64a 48666i bk13: 64a 48622i bk14: 62a 48661i bk15: 64a 48542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00757514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48392 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01818
n_activity=2618 dram_eff=0.3392
bk0: 38a 48573i bk1: 36a 48608i bk2: 0a 48841i bk3: 0a 48843i bk4: 0a 48844i bk5: 0a 48844i bk6: 0a 48845i bk7: 0a 48845i bk8: 0a 48846i bk9: 0a 48846i bk10: 44a 48737i bk11: 44a 48701i bk12: 64a 48670i bk13: 64a 48640i bk14: 62a 48621i bk15: 64a 48575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00401278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48404 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01769
n_activity=2470 dram_eff=0.3498
bk0: 36a 48632i bk1: 36a 48621i bk2: 0a 48842i bk3: 0a 48844i bk4: 0a 48844i bk5: 0a 48844i bk6: 0a 48844i bk7: 0a 48845i bk8: 0a 48845i bk9: 0a 48846i bk10: 44a 48726i bk11: 44a 48686i bk12: 64a 48679i bk13: 62a 48634i bk14: 62a 48573i bk15: 62a 48512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1912, Miss = 107, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2106, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1832, Miss = 106, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2121, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1853, Miss = 105, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1778, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1844, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1768, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2554, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1746, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2129, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1790, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23433
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0532
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=54375
icnt_total_pkts_simt_to_mem=39276
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 37008
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      35.4835
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 14533
gpu_stall_icnt2sh    = 64642
gpu_total_sim_rate=20844
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 56403
	RFC_total_cache_miss_rate = 0.4963
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 789
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 846, Miss_rate = 0.388, Pending_hits = 122, Reservation_fails = 635
	L1D_cache_core[5]: Access = 6465, Miss = 2965, Miss_rate = 0.459, Pending_hits = 451, Reservation_fails = 5437
	L1D_cache_core[6]: Access = 5928, Miss = 2605, Miss_rate = 0.439, Pending_hits = 417, Reservation_fails = 4223
	L1D_cache_core[7]: Access = 6379, Miss = 2804, Miss_rate = 0.440, Pending_hits = 435, Reservation_fails = 5077
	L1D_cache_core[8]: Access = 5516, Miss = 2330, Miss_rate = 0.422, Pending_hits = 367, Reservation_fails = 3956
	L1D_cache_core[9]: Access = 6060, Miss = 2672, Miss_rate = 0.441, Pending_hits = 456, Reservation_fails = 4461
	L1D_cache_core[10]: Access = 5716, Miss = 2418, Miss_rate = 0.423, Pending_hits = 365, Reservation_fails = 3812
	L1D_cache_core[11]: Access = 5613, Miss = 2523, Miss_rate = 0.449, Pending_hits = 399, Reservation_fails = 4031
	L1D_cache_core[12]: Access = 3961, Miss = 1863, Miss_rate = 0.470, Pending_hits = 304, Reservation_fails = 4143
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 632
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22505
	L1D_total_cache_miss_rate = 0.4498
	L1D_total_cache_pending_hits = 3719
	L1D_total_cache_reservation_fails = 40239
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21199
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 68745
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7653
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66865
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68752	W0_Idle:82025	W0_Scoreboard:206841	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61224 {8:7653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1040808 {136:7653,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 243 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 37007 
mrq_lat_table:1133 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14197 	9035 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6807 	3365 	6226 	5029 	1699 	307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1571 	2043 	3250 	795 	9 	0 	0 	1 	8 	62 	1311 	11723 	2585 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8906     12531    none      none      none      none      none      none      none      none        1735      1686      1425      1231      1305      1217
dram[1]:       8033     14521    none      none      none      none      none      none      none      none        1672      1853      1460      1674      1181      1613
dram[2]:       8536      9335    none      none      none      none      none      none      none      none        1451      1668      1426      1384      1321      1308
dram[3]:       9020      9745    none      none      none      none      none      none      none      none        1589      1497      1337      1295      1304      1267
dram[4]:      14773      9479    none      none      none      none      none      none      none      none        1674      1861      1574      1351      1493      1305
dram[5]:      14913     10818    none      none      none      none      none      none      none      none        1982      2005      1536      1600      1447      1584
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       420       479       395       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       531         0         0         0         0         0         0         0         0       557       500       524       417       598       417
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48384 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01826
n_activity=2725 dram_eff=0.3273
bk0: 46a 48515i bk1: 36a 48578i bk2: 0a 48841i bk3: 0a 48843i bk4: 0a 48843i bk5: 0a 48845i bk6: 0a 48845i bk7: 0a 48845i bk8: 0a 48846i bk9: 0a 48846i bk10: 40a 48725i bk11: 44a 48684i bk12: 64a 48657i bk13: 64a 48672i bk14: 64a 48585i bk15: 62a 48528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0111784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48386 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01826
n_activity=2548 dram_eff=0.3501
bk0: 44a 48489i bk1: 36a 48595i bk2: 0a 48838i bk3: 0a 48842i bk4: 0a 48842i bk5: 0a 48842i bk6: 0a 48844i bk7: 0a 48845i bk8: 0a 48845i bk9: 0a 48848i bk10: 40a 48732i bk11: 44a 48669i bk12: 64a 48648i bk13: 64a 48655i bk14: 64a 48538i bk15: 62a 48457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0196339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48391 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01806
n_activity=2659 dram_eff=0.3317
bk0: 44a 48523i bk1: 36a 48617i bk2: 0a 48839i bk3: 0a 48842i bk4: 0a 48843i bk5: 0a 48844i bk6: 0a 48845i bk7: 0a 48846i bk8: 0a 48846i bk9: 0a 48847i bk10: 40a 48728i bk11: 44a 48675i bk12: 64a 48642i bk13: 64a 48651i bk14: 62a 48576i bk15: 62a 48516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0126525
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48395 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01806
n_activity=2667 dram_eff=0.3307
bk0: 40a 48603i bk1: 36a 48630i bk2: 0a 48842i bk3: 0a 48842i bk4: 0a 48843i bk5: 0a 48843i bk6: 0a 48845i bk7: 0a 48846i bk8: 0a 48847i bk9: 0a 48847i bk10: 40a 48723i bk11: 44a 48642i bk12: 64a 48666i bk13: 64a 48622i bk14: 62a 48661i bk15: 64a 48542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00757514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48392 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01818
n_activity=2618 dram_eff=0.3392
bk0: 38a 48573i bk1: 36a 48608i bk2: 0a 48841i bk3: 0a 48843i bk4: 0a 48844i bk5: 0a 48844i bk6: 0a 48845i bk7: 0a 48845i bk8: 0a 48846i bk9: 0a 48846i bk10: 44a 48737i bk11: 44a 48701i bk12: 64a 48670i bk13: 64a 48640i bk14: 62a 48621i bk15: 64a 48575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00401278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48844 n_nop=48404 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01769
n_activity=2470 dram_eff=0.3498
bk0: 36a 48632i bk1: 36a 48621i bk2: 0a 48842i bk3: 0a 48844i bk4: 0a 48844i bk5: 0a 48844i bk6: 0a 48844i bk7: 0a 48845i bk8: 0a 48845i bk9: 0a 48846i bk10: 44a 48726i bk11: 44a 48686i bk12: 64a 48679i bk13: 62a 48634i bk14: 62a 48573i bk15: 62a 48512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104005

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1912, Miss = 107, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2106, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1832, Miss = 106, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2121, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1853, Miss = 105, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1778, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1844, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1768, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2554, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1746, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2129, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1790, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23433
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0532
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=54375
icnt_total_pkts_simt_to_mem=39276
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,37008)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,37008)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,37008)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,37008)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,37008)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,37008)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,37008)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,37008)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 37508  inst.: 1423194 (ipc=220.0) sim_rate=21895 (inst/sec) elapsed = 0:0:01:05 / Sat Apr 14 11:22:57 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 38008  inst.: 1440405 (ipc=127.2) sim_rate=21498 (inst/sec) elapsed = 0:0:01:07 / Sat Apr 14 11:22:59 2018
GPGPU-Sim uArch: cycles simulated: 38508  inst.: 1444633 (ipc=87.6) sim_rate=21244 (inst/sec) elapsed = 0:0:01:08 / Sat Apr 14 11:23:00 2018
GPGPU-Sim uArch: cycles simulated: 39008  inst.: 1462651 (ipc=74.7) sim_rate=20895 (inst/sec) elapsed = 0:0:01:10 / Sat Apr 14 11:23:02 2018
GPGPU-Sim uArch: cycles simulated: 39508  inst.: 1475975 (ipc=65.1) sim_rate=20499 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 14 11:23:04 2018
GPGPU-Sim uArch: cycles simulated: 40008  inst.: 1490758 (ipc=59.2) sim_rate=20145 (inst/sec) elapsed = 0:0:01:14 / Sat Apr 14 11:23:06 2018
GPGPU-Sim uArch: cycles simulated: 40508  inst.: 1511349 (ipc=56.6) sim_rate=20151 (inst/sec) elapsed = 0:0:01:15 / Sat Apr 14 11:23:07 2018
GPGPU-Sim uArch: cycles simulated: 41008  inst.: 1524478 (ipc=52.8) sim_rate=19798 (inst/sec) elapsed = 0:0:01:17 / Sat Apr 14 11:23:09 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 41508  inst.: 1542126 (ipc=50.9) sim_rate=19520 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 11:23:11 2018
GPGPU-Sim uArch: cycles simulated: 42008  inst.: 1554954 (ipc=48.4) sim_rate=19196 (inst/sec) elapsed = 0:0:01:21 / Sat Apr 14 11:23:13 2018
GPGPU-Sim uArch: cycles simulated: 42508  inst.: 1570328 (ipc=46.8) sim_rate=18919 (inst/sec) elapsed = 0:0:01:23 / Sat Apr 14 11:23:15 2018
GPGPU-Sim uArch: cycles simulated: 43008  inst.: 1585860 (ipc=45.4) sim_rate=18657 (inst/sec) elapsed = 0:0:01:25 / Sat Apr 14 11:23:17 2018
GPGPU-Sim uArch: cycles simulated: 43508  inst.: 1599934 (ipc=44.1) sim_rate=18390 (inst/sec) elapsed = 0:0:01:27 / Sat Apr 14 11:23:19 2018
GPGPU-Sim uArch: cycles simulated: 44008  inst.: 1612978 (ipc=42.8) sim_rate=18123 (inst/sec) elapsed = 0:0:01:29 / Sat Apr 14 11:23:21 2018
GPGPU-Sim uArch: cycles simulated: 44508  inst.: 1621893 (ipc=41.2) sim_rate=17823 (inst/sec) elapsed = 0:0:01:31 / Sat Apr 14 11:23:23 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7556,37008), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7623,37008), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7749,37008), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7878,37008), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 45008  inst.: 1625088 (ipc=39.0) sim_rate=17474 (inst/sec) elapsed = 0:0:01:33 / Sat Apr 14 11:23:25 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8023,37008), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8041,37008), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8230,37008), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8258,37008), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 8259
gpu_sim_insn = 312377
gpu_ipc =      37.8226
gpu_tot_sim_cycle = 45267
gpu_tot_sim_insn = 1625551
gpu_tot_ipc =      35.9103
gpu_tot_issued_cta = 88
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 109014
gpu_total_sim_rate=17479
RFC_cache:
	RFC_total_cache_accesses = 146682
	RFC_total_cache_misses = 71798
	RFC_total_cache_miss_rate = 0.4895
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74153
	L1I_total_cache_misses = 1118
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 789
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 846, Miss_rate = 0.388, Pending_hits = 122, Reservation_fails = 635
	L1D_cache_core[5]: Access = 6465, Miss = 2965, Miss_rate = 0.459, Pending_hits = 451, Reservation_fails = 5437
	L1D_cache_core[6]: Access = 8880, Miss = 3381, Miss_rate = 0.381, Pending_hits = 733, Reservation_fails = 5900
	L1D_cache_core[7]: Access = 9317, Miss = 3699, Miss_rate = 0.397, Pending_hits = 786, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8442, Miss = 3119, Miss_rate = 0.369, Pending_hits = 695, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 8967, Miss = 3461, Miss_rate = 0.386, Pending_hits = 763, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 8691, Miss = 3324, Miss_rate = 0.382, Pending_hits = 721, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 8668, Miss = 3344, Miss_rate = 0.386, Pending_hits = 683, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7096, Miss = 2640, Miss_rate = 0.372, Pending_hits = 579, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3334, Miss = 1093, Miss_rate = 0.328, Pending_hits = 391, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 632
	L1D_total_cache_accesses = 73954
	L1D_total_cache_misses = 29125
	L1D_total_cache_miss_rate = 0.3938
	L1D_total_cache_pending_hits = 6267
	L1D_total_cache_reservation_fails = 52695
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 8576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19195
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73035
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1118
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 4391232
gpgpu_n_tot_w_icount = 137226
gpgpu_n_stall_shd_mem = 97907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12660
gpgpu_n_mem_write_global = 17384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 155295
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83230	W0_Idle:85855	W0_Scoreboard:285631	W1:32011	W2:13919	W3:9973	W4:6615	W5:4675	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36864
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101280 {8:12660,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 700256 {40:17321,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 624 {8:78,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1721760 {136:12660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139072 {8:17384,}
traffic_breakdown_memtocore[INST_ACC_R] = 10608 {136:78,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 242 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 45157 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18465 	11418 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11606 	4701 	6605 	5126 	1777 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2014 	3546 	5734 	1364 	17 	0 	0 	1 	8 	62 	1311 	11723 	4279 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10514     14154    none      none      none      none      none      none      none      none        2834      2834      2399      2101      2296      2130
dram[1]:       9324     16497    none      none      none      none      none      none      none      none        2701      2966      2626      2696      2308      2603
dram[2]:      10183     11150    none      none      none      none      none      none      none      none        2819      3091      2606      2369      2422      2254
dram[3]:      10137     10749    none      none      none      none      none      none      none      none        2455      2386      2015      2091      2026      2025
dram[4]:      16103     11145    none      none      none      none      none      none      none      none        2635      2978      2358      2311      2290      2360
dram[5]:      16485     12492    none      none      none      none      none      none      none      none        3024      3044      2412      2362      2302      2396
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59745 n_nop=59283 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.015
n_activity=2740 dram_eff=0.327
bk0: 46a 59416i bk1: 36a 59479i bk2: 0a 59742i bk3: 0a 59744i bk4: 0a 59744i bk5: 0a 59746i bk6: 0a 59746i bk7: 0a 59746i bk8: 0a 59747i bk9: 0a 59747i bk10: 40a 59626i bk11: 44a 59585i bk12: 64a 59558i bk13: 64a 59573i bk14: 64a 59486i bk15: 64a 59425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00913884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59745 n_nop=59285 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.015
n_activity=2563 dram_eff=0.3496
bk0: 44a 59390i bk1: 36a 59496i bk2: 0a 59739i bk3: 0a 59743i bk4: 0a 59743i bk5: 0a 59743i bk6: 0a 59745i bk7: 0a 59746i bk8: 0a 59746i bk9: 0a 59749i bk10: 40a 59633i bk11: 44a 59570i bk12: 64a 59549i bk13: 64a 59556i bk14: 64a 59439i bk15: 64a 59354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0160516
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59745 n_nop=59288 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.0149
n_activity=2689 dram_eff=0.331
bk0: 44a 59424i bk1: 36a 59518i bk2: 0a 59740i bk3: 0a 59743i bk4: 0a 59744i bk5: 0a 59745i bk6: 0a 59746i bk7: 0a 59747i bk8: 0a 59747i bk9: 0a 59748i bk10: 40a 59629i bk11: 44a 59576i bk12: 64a 59543i bk13: 64a 59552i bk14: 64a 59473i bk15: 64a 59413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.010344
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59745 n_nop=59294 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01483
n_activity=2682 dram_eff=0.3304
bk0: 40a 59504i bk1: 36a 59531i bk2: 0a 59743i bk3: 0a 59743i bk4: 0a 59744i bk5: 0a 59744i bk6: 0a 59746i bk7: 0a 59747i bk8: 0a 59748i bk9: 0a 59748i bk10: 40a 59624i bk11: 44a 59543i bk12: 64a 59567i bk13: 64a 59523i bk14: 64a 59558i bk15: 64a 59443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00619299
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59745 n_nop=59291 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01493
n_activity=2633 dram_eff=0.3388
bk0: 38a 59474i bk1: 36a 59509i bk2: 0a 59742i bk3: 0a 59744i bk4: 0a 59745i bk5: 0a 59745i bk6: 0a 59746i bk7: 0a 59746i bk8: 0a 59747i bk9: 0a 59747i bk10: 44a 59638i bk11: 44a 59602i bk12: 64a 59571i bk13: 64a 59541i bk14: 64a 59518i bk15: 64a 59476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00328061
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59745 n_nop=59299 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01466
n_activity=2515 dram_eff=0.3483
bk0: 36a 59533i bk1: 36a 59522i bk2: 0a 59743i bk3: 0a 59745i bk4: 0a 59745i bk5: 0a 59745i bk6: 0a 59745i bk7: 0a 59746i bk8: 0a 59746i bk9: 0a 59747i bk10: 44a 59627i bk11: 44a 59587i bk12: 64a 59580i bk13: 64a 59531i bk14: 64a 59470i bk15: 64a 59409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0085028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2487, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2691, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2423, Miss = 106, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2711, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2441, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2353, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2355, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2244, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3122, Miss = 105, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2296, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2682, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2332, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30137
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0417
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81119
icnt_total_pkts_simt_to_mem=47674
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.2356
	minimum = 6
	maximum = 171
Network latency average = 18.2654
	minimum = 6
	maximum = 164
Slowest packet = 49477
Flit latency average = 17.9798
	minimum = 6
	maximum = 164
Slowest flit = 104017
Fragmentation average = 0.00708532
	minimum = 0
	maximum = 86
Injected packet rate average = 0.0601274
	minimum = 0 (at node 0)
	maximum = 0.110667 (at node 10)
Accepted packet rate average = 0.0601274
	minimum = 0 (at node 0)
	maximum = 0.110667 (at node 10)
Injected flit rate average = 0.157592
	minimum = 0 (at node 0)
	maximum = 0.289018 (at node 20)
Accepted flit rate average= 0.157592
	minimum = 0 (at node 0)
	maximum = 0.449691 (at node 10)
Injected packet length average = 2.62097
Accepted packet length average = 2.62097
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 17479 (inst/sec)
gpgpu_simulation_rate = 486 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45267)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45267)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45267)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45267)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45267)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45267)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45267)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45267)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 45767  inst.: 1720265 (ipc=189.4) sim_rate=18300 (inst/sec) elapsed = 0:0:01:34 / Sat Apr 14 11:23:26 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (728,45267), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (737,45267), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (770,45267), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (794,45267), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (809,45267), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (824,45267), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (839,45267), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (866,45267), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 12 '_Z7Kernel2PbS_S_S_i' finished on shader 6.
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 867
gpu_sim_insn = 95923
gpu_ipc =     110.6378
gpu_tot_sim_cycle = 46134
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.3146
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 109014
gpu_total_sim_rate=18120
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 73328
	RFC_total_cache_miss_rate = 0.4883
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 894
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 994
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 898, Miss_rate = 0.399, Pending_hits = 134, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6533, Miss = 3013, Miss_rate = 0.461, Pending_hits = 463, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8956, Miss = 3437, Miss_rate = 0.384, Pending_hits = 745, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9317, Miss = 3699, Miss_rate = 0.397, Pending_hits = 786, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8442, Miss = 3119, Miss_rate = 0.369, Pending_hits = 695, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 8967, Miss = 3461, Miss_rate = 0.386, Pending_hits = 763, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 8691, Miss = 3324, Miss_rate = 0.382, Pending_hits = 721, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 8668, Miss = 3344, Miss_rate = 0.386, Pending_hits = 683, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7096, Miss = 2640, Miss_rate = 0.372, Pending_hits = 579, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3334, Miss = 1093, Miss_rate = 0.328, Pending_hits = 391, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 890
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29547
	L1D_total_cache_miss_rate = 0.3965
	L1D_total_cache_pending_hits = 6363
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 99522
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12692
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97642
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85348	W0_Idle:90912	W0_Scoreboard:287268	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101536 {8:12692,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1726112 {136:12692,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 241 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 46133 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18855 	11500 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11681 	4722 	6662 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2046 	3546 	5734 	1364 	17 	0 	0 	1 	8 	62 	1311 	11723 	4719 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10687     14358    none      none      none      none      none      none      none      none        2834      2834      2399      2101      2296      2130
dram[1]:       9504     16719    none      none      none      none      none      none      none      none        2701      2966      2626      2696      2308      2603
dram[2]:      10335     11354    none      none      none      none      none      none      none      none        2819      3091      2606      2369      2422      2254
dram[3]:      10327     10964    none      none      none      none      none      none      none      none        2455      2386      2015      2091      2026      2025
dram[4]:      17018     11337    none      none      none      none      none      none      none      none        2635      2978      2358      2311      2290      2360
dram[5]:      16716     12714    none      none      none      none      none      none      none      none        3024      3044      2412      2362      2302      2396
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60427 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01472
n_activity=2740 dram_eff=0.327
bk0: 46a 60560i bk1: 36a 60623i bk2: 0a 60886i bk3: 0a 60888i bk4: 0a 60888i bk5: 0a 60890i bk6: 0a 60890i bk7: 0a 60890i bk8: 0a 60891i bk9: 0a 60891i bk10: 40a 60770i bk11: 44a 60729i bk12: 64a 60702i bk13: 64a 60717i bk14: 64a 60630i bk15: 64a 60569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00896714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60429 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01472
n_activity=2563 dram_eff=0.3496
bk0: 44a 60534i bk1: 36a 60640i bk2: 0a 60883i bk3: 0a 60887i bk4: 0a 60887i bk5: 0a 60887i bk6: 0a 60889i bk7: 0a 60890i bk8: 0a 60890i bk9: 0a 60893i bk10: 40a 60777i bk11: 44a 60714i bk12: 64a 60693i bk13: 64a 60700i bk14: 64a 60583i bk15: 64a 60498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60432 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01462
n_activity=2689 dram_eff=0.331
bk0: 44a 60568i bk1: 36a 60662i bk2: 0a 60884i bk3: 0a 60887i bk4: 0a 60888i bk5: 0a 60889i bk6: 0a 60890i bk7: 0a 60891i bk8: 0a 60891i bk9: 0a 60892i bk10: 40a 60773i bk11: 44a 60720i bk12: 64a 60687i bk13: 64a 60696i bk14: 64a 60617i bk15: 64a 60557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60438 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01455
n_activity=2682 dram_eff=0.3304
bk0: 40a 60648i bk1: 36a 60675i bk2: 0a 60887i bk3: 0a 60887i bk4: 0a 60888i bk5: 0a 60888i bk6: 0a 60890i bk7: 0a 60891i bk8: 0a 60892i bk9: 0a 60892i bk10: 40a 60768i bk11: 44a 60687i bk12: 64a 60711i bk13: 64a 60667i bk14: 64a 60702i bk15: 64a 60587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00607663
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60435 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01465
n_activity=2633 dram_eff=0.3388
bk0: 38a 60618i bk1: 36a 60653i bk2: 0a 60886i bk3: 0a 60888i bk4: 0a 60889i bk5: 0a 60889i bk6: 0a 60890i bk7: 0a 60890i bk8: 0a 60891i bk9: 0a 60891i bk10: 44a 60782i bk11: 44a 60746i bk12: 64a 60715i bk13: 64a 60685i bk14: 64a 60662i bk15: 64a 60620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00321897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60443 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01439
n_activity=2515 dram_eff=0.3483
bk0: 36a 60677i bk1: 36a 60666i bk2: 0a 60887i bk3: 0a 60889i bk4: 0a 60889i bk5: 0a 60889i bk6: 0a 60889i bk7: 0a 60890i bk8: 0a 60890i bk9: 0a 60891i bk10: 44a 60771i bk11: 44a 60731i bk12: 64a 60724i bk13: 64a 60675i bk14: 64a 60614i bk15: 64a 60553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00834305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2517, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2724, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2450, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2743, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2474, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2383, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2385, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2271, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3264, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2327, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2711, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2362, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30611
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0410
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81729
icnt_total_pkts_simt_to_mem=48588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.3439
	minimum = 6
	maximum = 136
Network latency average = 16.039
	minimum = 6
	maximum = 92
Slowest packet = 60389
Flit latency average = 17.7421
	minimum = 6
	maximum = 91
Slowest flit = 129402
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0404972
	minimum = 0 (at node 7)
	maximum = 0.163783 (at node 23)
Accepted packet rate average = 0.0404972
	minimum = 0 (at node 7)
	maximum = 0.163783 (at node 23)
Injected flit rate average = 0.0651032
	minimum = 0 (at node 7)
	maximum = 0.182238 (at node 23)
Accepted flit rate average= 0.0651032
	minimum = 0 (at node 7)
	maximum = 0.322953 (at node 23)
Injected packet length average = 1.60759
Accepted packet length average = 1.60759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 35 sec (95 sec)
gpgpu_simulation_rate = 18120 (inst/sec)
gpgpu_simulation_rate = 485 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 46134
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.3146
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 109014
gpu_total_sim_rate=18120
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 73328
	RFC_total_cache_miss_rate = 0.4883
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 894
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 994
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 898, Miss_rate = 0.399, Pending_hits = 134, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6533, Miss = 3013, Miss_rate = 0.461, Pending_hits = 463, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8956, Miss = 3437, Miss_rate = 0.384, Pending_hits = 745, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9317, Miss = 3699, Miss_rate = 0.397, Pending_hits = 786, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8442, Miss = 3119, Miss_rate = 0.369, Pending_hits = 695, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 8967, Miss = 3461, Miss_rate = 0.386, Pending_hits = 763, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 8691, Miss = 3324, Miss_rate = 0.382, Pending_hits = 721, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 8668, Miss = 3344, Miss_rate = 0.386, Pending_hits = 683, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7096, Miss = 2640, Miss_rate = 0.372, Pending_hits = 579, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3334, Miss = 1093, Miss_rate = 0.328, Pending_hits = 391, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 890
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29547
	L1D_total_cache_miss_rate = 0.3965
	L1D_total_cache_pending_hits = 6363
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 99522
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12692
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97642
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85348	W0_Idle:90912	W0_Scoreboard:287268	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101536 {8:12692,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1726112 {136:12692,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 241 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 46133 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18855 	11500 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11681 	4722 	6662 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2046 	3546 	5734 	1364 	17 	0 	0 	1 	8 	62 	1311 	11723 	4719 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10687     14358    none      none      none      none      none      none      none      none        2834      2834      2399      2101      2296      2130
dram[1]:       9504     16719    none      none      none      none      none      none      none      none        2701      2966      2626      2696      2308      2603
dram[2]:      10335     11354    none      none      none      none      none      none      none      none        2819      3091      2606      2369      2422      2254
dram[3]:      10327     10964    none      none      none      none      none      none      none      none        2455      2386      2015      2091      2026      2025
dram[4]:      17018     11337    none      none      none      none      none      none      none      none        2635      2978      2358      2311      2290      2360
dram[5]:      16716     12714    none      none      none      none      none      none      none      none        3024      3044      2412      2362      2302      2396
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60427 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01472
n_activity=2740 dram_eff=0.327
bk0: 46a 60560i bk1: 36a 60623i bk2: 0a 60886i bk3: 0a 60888i bk4: 0a 60888i bk5: 0a 60890i bk6: 0a 60890i bk7: 0a 60890i bk8: 0a 60891i bk9: 0a 60891i bk10: 40a 60770i bk11: 44a 60729i bk12: 64a 60702i bk13: 64a 60717i bk14: 64a 60630i bk15: 64a 60569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00896714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60429 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01472
n_activity=2563 dram_eff=0.3496
bk0: 44a 60534i bk1: 36a 60640i bk2: 0a 60883i bk3: 0a 60887i bk4: 0a 60887i bk5: 0a 60887i bk6: 0a 60889i bk7: 0a 60890i bk8: 0a 60890i bk9: 0a 60893i bk10: 40a 60777i bk11: 44a 60714i bk12: 64a 60693i bk13: 64a 60700i bk14: 64a 60583i bk15: 64a 60498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60432 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01462
n_activity=2689 dram_eff=0.331
bk0: 44a 60568i bk1: 36a 60662i bk2: 0a 60884i bk3: 0a 60887i bk4: 0a 60888i bk5: 0a 60889i bk6: 0a 60890i bk7: 0a 60891i bk8: 0a 60891i bk9: 0a 60892i bk10: 40a 60773i bk11: 44a 60720i bk12: 64a 60687i bk13: 64a 60696i bk14: 64a 60617i bk15: 64a 60557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60438 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01455
n_activity=2682 dram_eff=0.3304
bk0: 40a 60648i bk1: 36a 60675i bk2: 0a 60887i bk3: 0a 60887i bk4: 0a 60888i bk5: 0a 60888i bk6: 0a 60890i bk7: 0a 60891i bk8: 0a 60892i bk9: 0a 60892i bk10: 40a 60768i bk11: 44a 60687i bk12: 64a 60711i bk13: 64a 60667i bk14: 64a 60702i bk15: 64a 60587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00607663
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60435 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01465
n_activity=2633 dram_eff=0.3388
bk0: 38a 60618i bk1: 36a 60653i bk2: 0a 60886i bk3: 0a 60888i bk4: 0a 60889i bk5: 0a 60889i bk6: 0a 60890i bk7: 0a 60890i bk8: 0a 60891i bk9: 0a 60891i bk10: 44a 60782i bk11: 44a 60746i bk12: 64a 60715i bk13: 64a 60685i bk14: 64a 60662i bk15: 64a 60620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00321897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60443 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01439
n_activity=2515 dram_eff=0.3483
bk0: 36a 60677i bk1: 36a 60666i bk2: 0a 60887i bk3: 0a 60889i bk4: 0a 60889i bk5: 0a 60889i bk6: 0a 60889i bk7: 0a 60890i bk8: 0a 60890i bk9: 0a 60891i bk10: 44a 60771i bk11: 44a 60731i bk12: 64a 60724i bk13: 64a 60675i bk14: 64a 60614i bk15: 64a 60553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00834305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2517, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2724, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2450, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2743, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2474, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2383, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2385, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2271, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3264, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2327, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2711, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2362, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30611
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0410
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81729
icnt_total_pkts_simt_to_mem=48588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 46134
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.3146
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 109014
gpu_total_sim_rate=18120
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 73328
	RFC_total_cache_miss_rate = 0.4883
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 894
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 994
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 898, Miss_rate = 0.399, Pending_hits = 134, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6533, Miss = 3013, Miss_rate = 0.461, Pending_hits = 463, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8956, Miss = 3437, Miss_rate = 0.384, Pending_hits = 745, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9317, Miss = 3699, Miss_rate = 0.397, Pending_hits = 786, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8442, Miss = 3119, Miss_rate = 0.369, Pending_hits = 695, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 8967, Miss = 3461, Miss_rate = 0.386, Pending_hits = 763, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 8691, Miss = 3324, Miss_rate = 0.382, Pending_hits = 721, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 8668, Miss = 3344, Miss_rate = 0.386, Pending_hits = 683, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7096, Miss = 2640, Miss_rate = 0.372, Pending_hits = 579, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3334, Miss = 1093, Miss_rate = 0.328, Pending_hits = 391, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 890
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29547
	L1D_total_cache_miss_rate = 0.3965
	L1D_total_cache_pending_hits = 6363
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 99522
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12692
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97642
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85348	W0_Idle:90912	W0_Scoreboard:287268	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101536 {8:12692,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1726112 {136:12692,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 241 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 46133 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18855 	11500 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11681 	4722 	6662 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2046 	3546 	5734 	1364 	17 	0 	0 	1 	8 	62 	1311 	11723 	4719 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10687     14358    none      none      none      none      none      none      none      none        2834      2834      2399      2101      2296      2130
dram[1]:       9504     16719    none      none      none      none      none      none      none      none        2701      2966      2626      2696      2308      2603
dram[2]:      10335     11354    none      none      none      none      none      none      none      none        2819      3091      2606      2369      2422      2254
dram[3]:      10327     10964    none      none      none      none      none      none      none      none        2455      2386      2015      2091      2026      2025
dram[4]:      17018     11337    none      none      none      none      none      none      none      none        2635      2978      2358      2311      2290      2360
dram[5]:      16716     12714    none      none      none      none      none      none      none      none        3024      3044      2412      2362      2302      2396
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60427 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01472
n_activity=2740 dram_eff=0.327
bk0: 46a 60560i bk1: 36a 60623i bk2: 0a 60886i bk3: 0a 60888i bk4: 0a 60888i bk5: 0a 60890i bk6: 0a 60890i bk7: 0a 60890i bk8: 0a 60891i bk9: 0a 60891i bk10: 40a 60770i bk11: 44a 60729i bk12: 64a 60702i bk13: 64a 60717i bk14: 64a 60630i bk15: 64a 60569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00896714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60429 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01472
n_activity=2563 dram_eff=0.3496
bk0: 44a 60534i bk1: 36a 60640i bk2: 0a 60883i bk3: 0a 60887i bk4: 0a 60887i bk5: 0a 60887i bk6: 0a 60889i bk7: 0a 60890i bk8: 0a 60890i bk9: 0a 60893i bk10: 40a 60777i bk11: 44a 60714i bk12: 64a 60693i bk13: 64a 60700i bk14: 64a 60583i bk15: 64a 60498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60432 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01462
n_activity=2689 dram_eff=0.331
bk0: 44a 60568i bk1: 36a 60662i bk2: 0a 60884i bk3: 0a 60887i bk4: 0a 60888i bk5: 0a 60889i bk6: 0a 60890i bk7: 0a 60891i bk8: 0a 60891i bk9: 0a 60892i bk10: 40a 60773i bk11: 44a 60720i bk12: 64a 60687i bk13: 64a 60696i bk14: 64a 60617i bk15: 64a 60557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60438 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01455
n_activity=2682 dram_eff=0.3304
bk0: 40a 60648i bk1: 36a 60675i bk2: 0a 60887i bk3: 0a 60887i bk4: 0a 60888i bk5: 0a 60888i bk6: 0a 60890i bk7: 0a 60891i bk8: 0a 60892i bk9: 0a 60892i bk10: 40a 60768i bk11: 44a 60687i bk12: 64a 60711i bk13: 64a 60667i bk14: 64a 60702i bk15: 64a 60587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00607663
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60435 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01465
n_activity=2633 dram_eff=0.3388
bk0: 38a 60618i bk1: 36a 60653i bk2: 0a 60886i bk3: 0a 60888i bk4: 0a 60889i bk5: 0a 60889i bk6: 0a 60890i bk7: 0a 60890i bk8: 0a 60891i bk9: 0a 60891i bk10: 44a 60782i bk11: 44a 60746i bk12: 64a 60715i bk13: 64a 60685i bk14: 64a 60662i bk15: 64a 60620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00321897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60889 n_nop=60443 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01439
n_activity=2515 dram_eff=0.3483
bk0: 36a 60677i bk1: 36a 60666i bk2: 0a 60887i bk3: 0a 60889i bk4: 0a 60889i bk5: 0a 60889i bk6: 0a 60889i bk7: 0a 60890i bk8: 0a 60890i bk9: 0a 60891i bk10: 44a 60771i bk11: 44a 60731i bk12: 64a 60724i bk13: 64a 60675i bk14: 64a 60614i bk15: 64a 60553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00834305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2517, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2724, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2450, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2743, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2474, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2383, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2385, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2271, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3264, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2327, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2711, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2362, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30611
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0410
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81729
icnt_total_pkts_simt_to_mem=48588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,46134)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,46134)
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,46134)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,46134)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,46134)
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,46134)
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,46134)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,46134)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(6,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 46634  inst.: 1826410 (ipc=209.9) sim_rate=18828 (inst/sec) elapsed = 0:0:01:37 / Sat Apr 14 11:23:29 2018
GPGPU-Sim uArch: cycles simulated: 47134  inst.: 1836192 (ipc=114.7) sim_rate=18547 (inst/sec) elapsed = 0:0:01:39 / Sat Apr 14 11:23:31 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1289,46134), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 47634  inst.: 1844727 (ipc=82.2) sim_rate=18264 (inst/sec) elapsed = 0:0:01:41 / Sat Apr 14 11:23:33 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1598,46134), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1738,46134), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1818,46134), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1886,46134), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1970,46134), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 48134  inst.: 1847410 (ipc=63.0) sim_rate=18111 (inst/sec) elapsed = 0:0:01:42 / Sat Apr 14 11:23:34 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2009,46134), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2309,46134), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 2310
gpu_sim_insn = 126333
gpu_ipc =      54.6896
gpu_tot_sim_cycle = 48444
gpu_tot_sim_insn = 1847807
gpu_tot_ipc =      38.1432
gpu_tot_issued_cta = 104
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 110308
gpu_total_sim_rate=17939
RFC_cache:
	RFC_total_cache_accesses = 162895
	RFC_total_cache_misses = 79344
	RFC_total_cache_miss_rate = 0.4871
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83356
	L1I_total_cache_misses = 1197
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 894
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 994
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 898, Miss_rate = 0.399, Pending_hits = 134, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6533, Miss = 3013, Miss_rate = 0.461, Pending_hits = 463, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8956, Miss = 3437, Miss_rate = 0.384, Pending_hits = 745, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9709, Miss = 3758, Miss_rate = 0.387, Pending_hits = 820, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8885, Miss = 3192, Miss_rate = 0.359, Pending_hits = 736, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 9229, Miss = 3511, Miss_rate = 0.380, Pending_hits = 792, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 9177, Miss = 3406, Miss_rate = 0.371, Pending_hits = 758, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 9117, Miss = 3413, Miss_rate = 0.374, Pending_hits = 722, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7553, Miss = 2708, Miss_rate = 0.359, Pending_hits = 614, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3795, Miss = 1159, Miss_rate = 0.305, Pending_hits = 427, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 878, Miss = 388, Miss_rate = 0.442, Pending_hits = 125, Reservation_fails = 890
	L1D_total_cache_accesses = 77978
	L1D_total_cache_misses = 30122
	L1D_total_cache_miss_rate = 0.3863
	L1D_total_cache_pending_hits = 6667
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10112
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0475
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9632
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82159
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1197
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4919680
gpgpu_n_tot_w_icount = 153740
gpgpu_n_stall_shd_mem = 100575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13183
gpgpu_n_mem_write_global = 17940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 167420
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 323584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85878	W0_Idle:93687	W0_Scoreboard:300665	W1:36748	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105464 {8:13183,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722496 {40:17877,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1792888 {136:13183,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143520 {8:17940,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 240 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 47712 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19450 	11512 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12205 	4793 	6677 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2185 	3740 	5875 	1381 	17 	0 	0 	1 	8 	62 	1311 	11723 	4835 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10775     14437    none      none      none      none      none      none      none      none        2953      2967      2456      2152      2368      2190
dram[1]:       9609     16791    none      none      none      none      none      none      none      none        2836      3070      2663      2745      2351      2666
dram[2]:      10462     11448    none      none      none      none      none      none      none      none        2959      3207      2653      2403      2473      2298
dram[3]:      10449     11052    none      none      none      none      none      none      none      none        2565      2526      2081      2105      2092      2076
dram[4]:      17081     11428    none      none      none      none      none      none      none      none        2749      3068      2419      2345      2318      2388
dram[5]:      16773     12816    none      none      none      none      none      none      none      none        3139      3127      2481      2404      2347      2457
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63937 n_nop=63475 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01401
n_activity=2740 dram_eff=0.327
bk0: 46a 63608i bk1: 36a 63671i bk2: 0a 63934i bk3: 0a 63936i bk4: 0a 63936i bk5: 0a 63938i bk6: 0a 63938i bk7: 0a 63938i bk8: 0a 63939i bk9: 0a 63939i bk10: 40a 63818i bk11: 44a 63777i bk12: 64a 63750i bk13: 64a 63765i bk14: 64a 63678i bk15: 64a 63617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00853966
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63937 n_nop=63477 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01401
n_activity=2563 dram_eff=0.3496
bk0: 44a 63582i bk1: 36a 63688i bk2: 0a 63931i bk3: 0a 63935i bk4: 0a 63935i bk5: 0a 63935i bk6: 0a 63937i bk7: 0a 63938i bk8: 0a 63938i bk9: 0a 63941i bk10: 40a 63825i bk11: 44a 63762i bk12: 64a 63741i bk13: 64a 63748i bk14: 64a 63631i bk15: 64a 63546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0149991
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63937 n_nop=63480 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01392
n_activity=2689 dram_eff=0.331
bk0: 44a 63616i bk1: 36a 63710i bk2: 0a 63932i bk3: 0a 63935i bk4: 0a 63936i bk5: 0a 63937i bk6: 0a 63938i bk7: 0a 63939i bk8: 0a 63939i bk9: 0a 63940i bk10: 40a 63821i bk11: 44a 63768i bk12: 64a 63735i bk13: 64a 63744i bk14: 64a 63665i bk15: 64a 63605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00966576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63937 n_nop=63486 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01386
n_activity=2682 dram_eff=0.3304
bk0: 40a 63696i bk1: 36a 63723i bk2: 0a 63935i bk3: 0a 63935i bk4: 0a 63936i bk5: 0a 63936i bk6: 0a 63938i bk7: 0a 63939i bk8: 0a 63940i bk9: 0a 63940i bk10: 40a 63816i bk11: 44a 63735i bk12: 64a 63759i bk13: 64a 63715i bk14: 64a 63750i bk15: 64a 63635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00578695
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63937 n_nop=63483 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01395
n_activity=2633 dram_eff=0.3388
bk0: 38a 63666i bk1: 36a 63701i bk2: 0a 63934i bk3: 0a 63936i bk4: 0a 63937i bk5: 0a 63937i bk6: 0a 63938i bk7: 0a 63938i bk8: 0a 63939i bk9: 0a 63939i bk10: 44a 63830i bk11: 44a 63794i bk12: 64a 63763i bk13: 64a 63733i bk14: 64a 63710i bk15: 64a 63668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00306552
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63937 n_nop=63491 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.0137
n_activity=2515 dram_eff=0.3483
bk0: 36a 63725i bk1: 36a 63714i bk2: 0a 63935i bk3: 0a 63937i bk4: 0a 63937i bk5: 0a 63937i bk6: 0a 63937i bk7: 0a 63938i bk8: 0a 63938i bk9: 0a 63939i bk10: 44a 63819i bk11: 44a 63779i bk12: 64a 63772i bk13: 64a 63723i bk14: 64a 63662i bk15: 64a 63601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00794532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2578, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2775, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2503, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2793, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2529, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2433, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2443, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2317, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3310, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2368, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2760, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2412, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31221
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84315
icnt_total_pkts_simt_to_mem=49314
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8451
	minimum = 6
	maximum = 108
Network latency average = 15.1852
	minimum = 6
	maximum = 103
Slowest packet = 62118
Flit latency average = 14.7117
	minimum = 6
	maximum = 103
Slowest flit = 132531
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0195607
	minimum = 0 (at node 0)
	maximum = 0.0497835 (at node 14)
Accepted packet rate average = 0.0195607
	minimum = 0 (at node 0)
	maximum = 0.0497835 (at node 14)
Injected flit rate average = 0.0531025
	minimum = 0 (at node 0)
	maximum = 0.106061 (at node 15)
Accepted flit rate average= 0.0531025
	minimum = 0 (at node 0)
	maximum = 0.222944 (at node 14)
Injected packet length average = 2.71475
Accepted packet length average = 2.71475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Network latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Flit latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Fragmentation average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Injected packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected packet size average = -nan (32 samples)
Accepted packet size average = -nan (32 samples)
Hops average = -nan (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 17939 (inst/sec)
gpgpu_simulation_rate = 470 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48444)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48444)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48444)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48444)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48444)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48444)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48444)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48444)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (348,48444), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (348,48444), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (348,48444), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349,48444), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (354,48444), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (463,48444), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (487,48444), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (491,48444), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 14 '_Z7Kernel2PbS_S_S_i' finished on shader 7.
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 492
gpu_sim_insn = 94222
gpu_ipc =     191.5081
gpu_tot_sim_cycle = 48936
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      39.6851
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 110308
gpu_total_sim_rate=18673
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 80003
	RFC_total_cache_miss_rate = 0.4846
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 894
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 994
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 904, Miss_rate = 0.398, Pending_hits = 146, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6553, Miss = 3019, Miss_rate = 0.461, Pending_hits = 475, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8972, Miss = 3441, Miss_rate = 0.384, Pending_hits = 757, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9725, Miss = 3762, Miss_rate = 0.387, Pending_hits = 832, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8885, Miss = 3192, Miss_rate = 0.359, Pending_hits = 736, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 9229, Miss = 3511, Miss_rate = 0.380, Pending_hits = 792, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 9177, Miss = 3406, Miss_rate = 0.371, Pending_hits = 758, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 9117, Miss = 3413, Miss_rate = 0.374, Pending_hits = 722, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7553, Miss = 2708, Miss_rate = 0.359, Pending_hits = 614, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3795, Miss = 1159, Miss_rate = 0.305, Pending_hits = 427, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 878, Miss = 388, Miss_rate = 0.442, Pending_hits = 125, Reservation_fails = 890
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30158
	L1D_total_cache_miss_rate = 0.3861
	L1D_total_cache_pending_hits = 6763
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 100575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13215
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86155	W0_Idle:94782	W0_Scoreboard:302611	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105720 {8:13215,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1797240 {136:13215,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 240 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 48931 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19490 	11512 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12247 	4793 	6677 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2217 	3740 	5875 	1381 	17 	0 	0 	1 	8 	62 	1311 	11723 	4843 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10783     14460    none      none      none      none      none      none      none      none        2953      2967      2456      2152      2368      2190
dram[1]:       9620     16810    none      none      none      none      none      none      none      none        2836      3070      2663      2745      2351      2666
dram[2]:      10474     11458    none      none      none      none      none      none      none      none        2959      3207      2653      2403      2473      2298
dram[3]:      10457     11066    none      none      none      none      none      none      none      none        2565      2526      2081      2105      2092      2076
dram[4]:      17106     11442    none      none      none      none      none      none      none      none        2749      3068      2419      2345      2318      2388
dram[5]:      16798     12825    none      none      none      none      none      none      none      none        3139      3127      2481      2404      2347      2457
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64124 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01387
n_activity=2740 dram_eff=0.327
bk0: 46a 64257i bk1: 36a 64320i bk2: 0a 64583i bk3: 0a 64585i bk4: 0a 64585i bk5: 0a 64587i bk6: 0a 64587i bk7: 0a 64587i bk8: 0a 64588i bk9: 0a 64588i bk10: 40a 64467i bk11: 44a 64426i bk12: 64a 64399i bk13: 64a 64414i bk14: 64a 64327i bk15: 64a 64266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00845384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64126 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01387
n_activity=2563 dram_eff=0.3496
bk0: 44a 64231i bk1: 36a 64337i bk2: 0a 64580i bk3: 0a 64584i bk4: 0a 64584i bk5: 0a 64584i bk6: 0a 64586i bk7: 0a 64587i bk8: 0a 64587i bk9: 0a 64590i bk10: 40a 64474i bk11: 44a 64411i bk12: 64a 64390i bk13: 64a 64397i bk14: 64a 64280i bk15: 64a 64195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0148484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64129 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01378
n_activity=2689 dram_eff=0.331
bk0: 44a 64265i bk1: 36a 64359i bk2: 0a 64581i bk3: 0a 64584i bk4: 0a 64585i bk5: 0a 64586i bk6: 0a 64587i bk7: 0a 64588i bk8: 0a 64588i bk9: 0a 64589i bk10: 40a 64470i bk11: 44a 64417i bk12: 64a 64384i bk13: 64a 64393i bk14: 64a 64314i bk15: 64a 64254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00956864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64135 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01372
n_activity=2682 dram_eff=0.3304
bk0: 40a 64345i bk1: 36a 64372i bk2: 0a 64584i bk3: 0a 64584i bk4: 0a 64585i bk5: 0a 64585i bk6: 0a 64587i bk7: 0a 64588i bk8: 0a 64589i bk9: 0a 64589i bk10: 40a 64465i bk11: 44a 64384i bk12: 64a 64408i bk13: 64a 64364i bk14: 64a 64399i bk15: 64a 64284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0057288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64132 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01381
n_activity=2633 dram_eff=0.3388
bk0: 38a 64315i bk1: 36a 64350i bk2: 0a 64583i bk3: 0a 64585i bk4: 0a 64586i bk5: 0a 64586i bk6: 0a 64587i bk7: 0a 64587i bk8: 0a 64588i bk9: 0a 64588i bk10: 44a 64479i bk11: 44a 64443i bk12: 64a 64412i bk13: 64a 64382i bk14: 64a 64359i bk15: 64a 64317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00303471
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64140 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01356
n_activity=2515 dram_eff=0.3483
bk0: 36a 64374i bk1: 36a 64363i bk2: 0a 64584i bk3: 0a 64586i bk4: 0a 64586i bk5: 0a 64586i bk6: 0a 64586i bk7: 0a 64587i bk8: 0a 64587i bk9: 0a 64588i bk10: 44a 64468i bk11: 44a 64428i bk12: 64a 64421i bk13: 64a 64372i bk14: 64a 64311i bk15: 64a 64250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00786548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2580, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2506, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2797, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2534, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2435, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2445, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2320, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3316, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2371, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2765, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2414, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31263
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84493
icnt_total_pkts_simt_to_mem=49364
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95238
	minimum = 6
	maximum = 12
Network latency average = 7.89286
	minimum = 6
	maximum = 11
Slowest packet = 62478
Flit latency average = 6.15789
	minimum = 6
	maximum = 8
Slowest flit = 133636
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0063234
	minimum = 0 (at node 8)
	maximum = 0.0162602 (at node 4)
Accepted packet rate average = 0.0063234
	minimum = 0 (at node 8)
	maximum = 0.0162602 (at node 4)
Injected flit rate average = 0.0171635
	minimum = 0 (at node 8)
	maximum = 0.0447154 (at node 23)
Accepted flit rate average= 0.0171635
	minimum = 0 (at node 8)
	maximum = 0.0609756 (at node 7)
Injected packet length average = 2.71429
Accepted packet length average = 2.71429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Network latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Flit latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Fragmentation average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Injected packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected packet size average = -nan (33 samples)
Accepted packet size average = -nan (33 samples)
Hops average = -nan (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 18673 (inst/sec)
gpgpu_simulation_rate = 470 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48936
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      39.6851
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 110308
gpu_total_sim_rate=18673
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 80003
	RFC_total_cache_miss_rate = 0.4846
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 894
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 994
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 904, Miss_rate = 0.398, Pending_hits = 146, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6553, Miss = 3019, Miss_rate = 0.461, Pending_hits = 475, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8972, Miss = 3441, Miss_rate = 0.384, Pending_hits = 757, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9725, Miss = 3762, Miss_rate = 0.387, Pending_hits = 832, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8885, Miss = 3192, Miss_rate = 0.359, Pending_hits = 736, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 9229, Miss = 3511, Miss_rate = 0.380, Pending_hits = 792, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 9177, Miss = 3406, Miss_rate = 0.371, Pending_hits = 758, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 9117, Miss = 3413, Miss_rate = 0.374, Pending_hits = 722, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7553, Miss = 2708, Miss_rate = 0.359, Pending_hits = 614, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3795, Miss = 1159, Miss_rate = 0.305, Pending_hits = 427, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 878, Miss = 388, Miss_rate = 0.442, Pending_hits = 125, Reservation_fails = 890
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30158
	L1D_total_cache_miss_rate = 0.3861
	L1D_total_cache_pending_hits = 6763
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 100575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13215
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86155	W0_Idle:94782	W0_Scoreboard:302611	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105720 {8:13215,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1797240 {136:13215,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 240 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 48931 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19490 	11512 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12247 	4793 	6677 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2217 	3740 	5875 	1381 	17 	0 	0 	1 	8 	62 	1311 	11723 	4843 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10783     14460    none      none      none      none      none      none      none      none        2953      2967      2456      2152      2368      2190
dram[1]:       9620     16810    none      none      none      none      none      none      none      none        2836      3070      2663      2745      2351      2666
dram[2]:      10474     11458    none      none      none      none      none      none      none      none        2959      3207      2653      2403      2473      2298
dram[3]:      10457     11066    none      none      none      none      none      none      none      none        2565      2526      2081      2105      2092      2076
dram[4]:      17106     11442    none      none      none      none      none      none      none      none        2749      3068      2419      2345      2318      2388
dram[5]:      16798     12825    none      none      none      none      none      none      none      none        3139      3127      2481      2404      2347      2457
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64124 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01387
n_activity=2740 dram_eff=0.327
bk0: 46a 64257i bk1: 36a 64320i bk2: 0a 64583i bk3: 0a 64585i bk4: 0a 64585i bk5: 0a 64587i bk6: 0a 64587i bk7: 0a 64587i bk8: 0a 64588i bk9: 0a 64588i bk10: 40a 64467i bk11: 44a 64426i bk12: 64a 64399i bk13: 64a 64414i bk14: 64a 64327i bk15: 64a 64266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00845384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64126 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01387
n_activity=2563 dram_eff=0.3496
bk0: 44a 64231i bk1: 36a 64337i bk2: 0a 64580i bk3: 0a 64584i bk4: 0a 64584i bk5: 0a 64584i bk6: 0a 64586i bk7: 0a 64587i bk8: 0a 64587i bk9: 0a 64590i bk10: 40a 64474i bk11: 44a 64411i bk12: 64a 64390i bk13: 64a 64397i bk14: 64a 64280i bk15: 64a 64195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0148484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64129 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01378
n_activity=2689 dram_eff=0.331
bk0: 44a 64265i bk1: 36a 64359i bk2: 0a 64581i bk3: 0a 64584i bk4: 0a 64585i bk5: 0a 64586i bk6: 0a 64587i bk7: 0a 64588i bk8: 0a 64588i bk9: 0a 64589i bk10: 40a 64470i bk11: 44a 64417i bk12: 64a 64384i bk13: 64a 64393i bk14: 64a 64314i bk15: 64a 64254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00956864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64135 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01372
n_activity=2682 dram_eff=0.3304
bk0: 40a 64345i bk1: 36a 64372i bk2: 0a 64584i bk3: 0a 64584i bk4: 0a 64585i bk5: 0a 64585i bk6: 0a 64587i bk7: 0a 64588i bk8: 0a 64589i bk9: 0a 64589i bk10: 40a 64465i bk11: 44a 64384i bk12: 64a 64408i bk13: 64a 64364i bk14: 64a 64399i bk15: 64a 64284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0057288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64132 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01381
n_activity=2633 dram_eff=0.3388
bk0: 38a 64315i bk1: 36a 64350i bk2: 0a 64583i bk3: 0a 64585i bk4: 0a 64586i bk5: 0a 64586i bk6: 0a 64587i bk7: 0a 64587i bk8: 0a 64588i bk9: 0a 64588i bk10: 44a 64479i bk11: 44a 64443i bk12: 64a 64412i bk13: 64a 64382i bk14: 64a 64359i bk15: 64a 64317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00303471
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64140 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01356
n_activity=2515 dram_eff=0.3483
bk0: 36a 64374i bk1: 36a 64363i bk2: 0a 64584i bk3: 0a 64586i bk4: 0a 64586i bk5: 0a 64586i bk6: 0a 64586i bk7: 0a 64587i bk8: 0a 64587i bk9: 0a 64588i bk10: 44a 64468i bk11: 44a 64428i bk12: 64a 64421i bk13: 64a 64372i bk14: 64a 64311i bk15: 64a 64250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00786548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2580, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2506, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2797, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2534, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2435, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2445, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2320, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3316, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2371, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2765, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2414, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31263
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84493
icnt_total_pkts_simt_to_mem=49364
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Network latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Flit latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Fragmentation average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Injected packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected packet size average = -nan (34 samples)
Accepted packet size average = -nan (34 samples)
Hops average = -nan (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48936
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      39.6851
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 110308
gpu_total_sim_rate=18673
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 80003
	RFC_total_cache_miss_rate = 0.4846
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 894
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 994
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 904, Miss_rate = 0.398, Pending_hits = 146, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6553, Miss = 3019, Miss_rate = 0.461, Pending_hits = 475, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8972, Miss = 3441, Miss_rate = 0.384, Pending_hits = 757, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9725, Miss = 3762, Miss_rate = 0.387, Pending_hits = 832, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8885, Miss = 3192, Miss_rate = 0.359, Pending_hits = 736, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 9229, Miss = 3511, Miss_rate = 0.380, Pending_hits = 792, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 9177, Miss = 3406, Miss_rate = 0.371, Pending_hits = 758, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 9117, Miss = 3413, Miss_rate = 0.374, Pending_hits = 722, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7553, Miss = 2708, Miss_rate = 0.359, Pending_hits = 614, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3795, Miss = 1159, Miss_rate = 0.305, Pending_hits = 427, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 878, Miss = 388, Miss_rate = 0.442, Pending_hits = 125, Reservation_fails = 890
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30158
	L1D_total_cache_miss_rate = 0.3861
	L1D_total_cache_pending_hits = 6763
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 93218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 100575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13215
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86155	W0_Idle:94782	W0_Scoreboard:302611	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105720 {8:13215,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1797240 {136:13215,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 240 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 48931 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19490 	11512 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12247 	4793 	6677 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2217 	3740 	5875 	1381 	17 	0 	0 	1 	8 	62 	1311 	11723 	4843 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10783     14460    none      none      none      none      none      none      none      none        2953      2967      2456      2152      2368      2190
dram[1]:       9620     16810    none      none      none      none      none      none      none      none        2836      3070      2663      2745      2351      2666
dram[2]:      10474     11458    none      none      none      none      none      none      none      none        2959      3207      2653      2403      2473      2298
dram[3]:      10457     11066    none      none      none      none      none      none      none      none        2565      2526      2081      2105      2092      2076
dram[4]:      17106     11442    none      none      none      none      none      none      none      none        2749      3068      2419      2345      2318      2388
dram[5]:      16798     12825    none      none      none      none      none      none      none      none        3139      3127      2481      2404      2347      2457
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64124 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01387
n_activity=2740 dram_eff=0.327
bk0: 46a 64257i bk1: 36a 64320i bk2: 0a 64583i bk3: 0a 64585i bk4: 0a 64585i bk5: 0a 64587i bk6: 0a 64587i bk7: 0a 64587i bk8: 0a 64588i bk9: 0a 64588i bk10: 40a 64467i bk11: 44a 64426i bk12: 64a 64399i bk13: 64a 64414i bk14: 64a 64327i bk15: 64a 64266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00845384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64126 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01387
n_activity=2563 dram_eff=0.3496
bk0: 44a 64231i bk1: 36a 64337i bk2: 0a 64580i bk3: 0a 64584i bk4: 0a 64584i bk5: 0a 64584i bk6: 0a 64586i bk7: 0a 64587i bk8: 0a 64587i bk9: 0a 64590i bk10: 40a 64474i bk11: 44a 64411i bk12: 64a 64390i bk13: 64a 64397i bk14: 64a 64280i bk15: 64a 64195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0148484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64129 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01378
n_activity=2689 dram_eff=0.331
bk0: 44a 64265i bk1: 36a 64359i bk2: 0a 64581i bk3: 0a 64584i bk4: 0a 64585i bk5: 0a 64586i bk6: 0a 64587i bk7: 0a 64588i bk8: 0a 64588i bk9: 0a 64589i bk10: 40a 64470i bk11: 44a 64417i bk12: 64a 64384i bk13: 64a 64393i bk14: 64a 64314i bk15: 64a 64254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00956864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64135 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01372
n_activity=2682 dram_eff=0.3304
bk0: 40a 64345i bk1: 36a 64372i bk2: 0a 64584i bk3: 0a 64584i bk4: 0a 64585i bk5: 0a 64585i bk6: 0a 64587i bk7: 0a 64588i bk8: 0a 64589i bk9: 0a 64589i bk10: 40a 64465i bk11: 44a 64384i bk12: 64a 64408i bk13: 64a 64364i bk14: 64a 64399i bk15: 64a 64284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0057288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64132 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01381
n_activity=2633 dram_eff=0.3388
bk0: 38a 64315i bk1: 36a 64350i bk2: 0a 64583i bk3: 0a 64585i bk4: 0a 64586i bk5: 0a 64586i bk6: 0a 64587i bk7: 0a 64587i bk8: 0a 64588i bk9: 0a 64588i bk10: 44a 64479i bk11: 44a 64443i bk12: 64a 64412i bk13: 64a 64382i bk14: 64a 64359i bk15: 64a 64317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00303471
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64586 n_nop=64140 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01356
n_activity=2515 dram_eff=0.3483
bk0: 36a 64374i bk1: 36a 64363i bk2: 0a 64584i bk3: 0a 64586i bk4: 0a 64586i bk5: 0a 64586i bk6: 0a 64586i bk7: 0a 64587i bk8: 0a 64587i bk9: 0a 64588i bk10: 44a 64468i bk11: 44a 64428i bk12: 64a 64421i bk13: 64a 64372i bk14: 64a 64311i bk15: 64a 64250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00786548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2580, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2506, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2797, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2534, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2435, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2445, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2320, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3316, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2371, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2765, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2414, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31263
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84493
icnt_total_pkts_simt_to_mem=49364
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Network latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Flit latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Fragmentation average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Injected packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected packet size average = -nan (35 samples)
Accepted packet size average = -nan (35 samples)
Hops average = -nan (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48936)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48936)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48936)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48936)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48936)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48936)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48936)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48936)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (378,48936), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (378,48936), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (386,48936), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (386,48936), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (390,48936), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 49436  inst.: 2048983 (ipc=213.9) sim_rate=19330 (inst/sec) elapsed = 0:0:01:46 / Sat Apr 14 11:23:38 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (595,48936), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (787,48936), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (836,48936), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 837
gpu_sim_insn = 110656
gpu_ipc =     132.2055
gpu_tot_sim_cycle = 49773
gpu_tot_sim_insn = 2052685
gpu_tot_ipc =      41.2409
gpu_tot_issued_cta = 120
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 110308
gpu_total_sim_rate=19364
RFC_cache:
	RFC_total_cache_accesses = 167609
	RFC_total_cache_misses = 81078
	RFC_total_cache_miss_rate = 0.4837
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86984
	L1I_total_cache_misses = 1261
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 894
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 994
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 904, Miss_rate = 0.398, Pending_hits = 146, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6553, Miss = 3019, Miss_rate = 0.461, Pending_hits = 475, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8972, Miss = 3441, Miss_rate = 0.384, Pending_hits = 757, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9725, Miss = 3762, Miss_rate = 0.387, Pending_hits = 832, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8901, Miss = 3196, Miss_rate = 0.359, Pending_hits = 748, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 9245, Miss = 3515, Miss_rate = 0.380, Pending_hits = 804, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 9193, Miss = 3410, Miss_rate = 0.371, Pending_hits = 770, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 9133, Miss = 3417, Miss_rate = 0.374, Pending_hits = 734, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7576, Miss = 2714, Miss_rate = 0.358, Pending_hits = 627, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3822, Miss = 1165, Miss_rate = 0.305, Pending_hits = 440, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 894, Miss = 392, Miss_rate = 0.438, Pending_hits = 137, Reservation_fails = 890
	L1D_total_cache_accesses = 78260
	L1D_total_cache_misses = 30194
	L1D_total_cache_miss_rate = 0.3858
	L1D_total_cache_pending_hits = 6861
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 11648
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 126858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 94329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1261
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5135424
gpgpu_n_tot_w_icount = 160482
gpgpu_n_stall_shd_mem = 100575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13251
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 175628
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 372736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86499	W0_Idle:96237	W0_Scoreboard:305460	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106008 {8:13251,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 696 {8:87,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1802136 {136:13251,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 11832 {136:87,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 240 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 49430 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19528 	11512 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12287 	4793 	6677 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2252 	3741 	5875 	1381 	17 	0 	0 	1 	8 	62 	1311 	11723 	4845 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10799     14469    none      none      none      none      none      none      none      none        2953      2974      2456      2152      2368      2190
dram[1]:       9635     16819    none      none      none      none      none      none      none      none        2836      3070      2663      2745      2351      2666
dram[2]:      10490     11467    none      none      none      none      none      none      none      none        2959      3207      2653      2403      2473      2302
dram[3]:      10474     11080    none      none      none      none      none      none      none      none        2565      2526      2081      2105      2096      2076
dram[4]:      17114     11456    none      none      none      none      none      none      none      none        2749      3068      2419      2345      2318      2388
dram[5]:      16808     12835    none      none      none      none      none      none      none      none        3145      3127      2481      2404      2347      2457
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65690 n_nop=65228 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01364
n_activity=2740 dram_eff=0.327
bk0: 46a 65361i bk1: 36a 65424i bk2: 0a 65687i bk3: 0a 65689i bk4: 0a 65689i bk5: 0a 65691i bk6: 0a 65691i bk7: 0a 65691i bk8: 0a 65692i bk9: 0a 65692i bk10: 40a 65571i bk11: 44a 65530i bk12: 64a 65503i bk13: 64a 65518i bk14: 64a 65431i bk15: 64a 65370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00831177
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65690 n_nop=65230 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01364
n_activity=2563 dram_eff=0.3496
bk0: 44a 65335i bk1: 36a 65441i bk2: 0a 65684i bk3: 0a 65688i bk4: 0a 65688i bk5: 0a 65688i bk6: 0a 65690i bk7: 0a 65691i bk8: 0a 65691i bk9: 0a 65694i bk10: 40a 65578i bk11: 44a 65515i bk12: 64a 65494i bk13: 64a 65501i bk14: 64a 65384i bk15: 64a 65299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65690 n_nop=65233 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01355
n_activity=2689 dram_eff=0.331
bk0: 44a 65369i bk1: 36a 65463i bk2: 0a 65685i bk3: 0a 65688i bk4: 0a 65689i bk5: 0a 65690i bk6: 0a 65691i bk7: 0a 65692i bk8: 0a 65692i bk9: 0a 65693i bk10: 40a 65574i bk11: 44a 65521i bk12: 64a 65488i bk13: 64a 65497i bk14: 64a 65418i bk15: 64a 65358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00940782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65690 n_nop=65239 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01349
n_activity=2682 dram_eff=0.3304
bk0: 40a 65449i bk1: 36a 65476i bk2: 0a 65688i bk3: 0a 65688i bk4: 0a 65689i bk5: 0a 65689i bk6: 0a 65691i bk7: 0a 65692i bk8: 0a 65693i bk9: 0a 65693i bk10: 40a 65569i bk11: 44a 65488i bk12: 64a 65512i bk13: 64a 65468i bk14: 64a 65503i bk15: 64a 65388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00563252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65690 n_nop=65236 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01358
n_activity=2633 dram_eff=0.3388
bk0: 38a 65419i bk1: 36a 65454i bk2: 0a 65687i bk3: 0a 65689i bk4: 0a 65690i bk5: 0a 65690i bk6: 0a 65691i bk7: 0a 65691i bk8: 0a 65692i bk9: 0a 65692i bk10: 44a 65583i bk11: 44a 65547i bk12: 64a 65516i bk13: 64a 65486i bk14: 64a 65463i bk15: 64a 65421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00298371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65690 n_nop=65244 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01334
n_activity=2515 dram_eff=0.3483
bk0: 36a 65478i bk1: 36a 65467i bk2: 0a 65688i bk3: 0a 65690i bk4: 0a 65690i bk5: 0a 65690i bk6: 0a 65690i bk7: 0a 65691i bk8: 0a 65691i bk9: 0a 65692i bk10: 44a 65572i bk11: 44a 65532i bk12: 64a 65525i bk13: 64a 65476i bk14: 64a 65415i bk15: 64a 65354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00773329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2586, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2783, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2510, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2799, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2538, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2438, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2450, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2323, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3318, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2374, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2768, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2416, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31303
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84685
icnt_total_pkts_simt_to_mem=49406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.05
	minimum = 6
	maximum = 14
Network latency average = 8.025
	minimum = 6
	maximum = 14
Slowest packet = 62600
Flit latency average = 6.13675
	minimum = 6
	maximum = 10
Slowest flit = 134069
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00353998
	minimum = 0 (at node 1)
	maximum = 0.0083632 (at node 12)
Accepted packet rate average = 0.00353998
	minimum = 0 (at node 1)
	maximum = 0.0083632 (at node 12)
Injected flit rate average = 0.0103544
	minimum = 0 (at node 1)
	maximum = 0.0358423 (at node 15)
Accepted flit rate average= 0.0103544
	minimum = 0 (at node 1)
	maximum = 0.037037 (at node 12)
Injected packet length average = 2.925
Accepted packet length average = 2.925
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Network latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Flit latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Fragmentation average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Injected packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected packet size average = -nan (36 samples)
Accepted packet size average = -nan (36 samples)
Hops average = -nan (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 46 sec (106 sec)
gpgpu_simulation_rate = 19364 (inst/sec)
gpgpu_simulation_rate = 469 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49773)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49773)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49773)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49773)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49773)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49773)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49773)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49773)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,0,0) tid=(423,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (349,49773), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (349,49773), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349,49773), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (349,49773), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (349,49773), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (349,49773), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (355,49773), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (491,49773), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 16 '_Z7Kernel2PbS_S_S_i' finished on shader 8.
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 492
gpu_sim_insn = 94208
gpu_ipc =     191.4797
gpu_tot_sim_cycle = 50265
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      42.7115
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 110308
gpu_total_sim_rate=19878
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 81718
	RFC_total_cache_miss_rate = 0.4813
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 894
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 994
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 908, Miss_rate = 0.397, Pending_hits = 158, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6569, Miss = 3023, Miss_rate = 0.460, Pending_hits = 487, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8988, Miss = 3445, Miss_rate = 0.383, Pending_hits = 769, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9741, Miss = 3766, Miss_rate = 0.387, Pending_hits = 844, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8917, Miss = 3200, Miss_rate = 0.359, Pending_hits = 760, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 9245, Miss = 3515, Miss_rate = 0.380, Pending_hits = 804, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 9193, Miss = 3410, Miss_rate = 0.371, Pending_hits = 770, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 9133, Miss = 3417, Miss_rate = 0.374, Pending_hits = 734, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7576, Miss = 2714, Miss_rate = 0.358, Pending_hits = 627, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3822, Miss = 1165, Miss_rate = 0.305, Pending_hits = 440, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 894, Miss = 392, Miss_rate = 0.438, Pending_hits = 137, Reservation_fails = 890
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30226
	L1D_total_cache_miss_rate = 0.3856
	L1D_total_cache_pending_hits = 6957
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 95001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 100575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13283
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86766	W0_Idle:96836	W0_Scoreboard:307432	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106264 {8:13283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1806488 {136:13283,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 240 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 49430 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19560 	11512 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12321 	4793 	6677 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2284 	3741 	5875 	1381 	17 	0 	0 	1 	8 	62 	1311 	11723 	4845 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10807     14487    none      none      none      none      none      none      none      none        2953      2974      2456      2152      2368      2190
dram[1]:       9643     16838    none      none      none      none      none      none      none      none        2836      3070      2663      2745      2351      2666
dram[2]:      10498     11477    none      none      none      none      none      none      none      none        2959      3207      2653      2403      2473      2302
dram[3]:      10482     11089    none      none      none      none      none      none      none      none        2565      2526      2081      2105      2096      2076
dram[4]:      17131     11466    none      none      none      none      none      none      none      none        2749      3068      2419      2345      2318      2388
dram[5]:      16828     12845    none      none      none      none      none      none      none      none        3145      3127      2481      2404      2347      2457
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65877 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01351
n_activity=2740 dram_eff=0.327
bk0: 46a 66010i bk1: 36a 66073i bk2: 0a 66336i bk3: 0a 66338i bk4: 0a 66338i bk5: 0a 66340i bk6: 0a 66340i bk7: 0a 66340i bk8: 0a 66341i bk9: 0a 66341i bk10: 40a 66220i bk11: 44a 66179i bk12: 64a 66152i bk13: 64a 66167i bk14: 64a 66080i bk15: 64a 66019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00823045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65879 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01351
n_activity=2563 dram_eff=0.3496
bk0: 44a 65984i bk1: 36a 66090i bk2: 0a 66333i bk3: 0a 66337i bk4: 0a 66337i bk5: 0a 66337i bk6: 0a 66339i bk7: 0a 66340i bk8: 0a 66340i bk9: 0a 66343i bk10: 40a 66227i bk11: 44a 66164i bk12: 64a 66143i bk13: 64a 66150i bk14: 64a 66033i bk15: 64a 65948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0144561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65882 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01342
n_activity=2689 dram_eff=0.331
bk0: 44a 66018i bk1: 36a 66112i bk2: 0a 66334i bk3: 0a 66337i bk4: 0a 66338i bk5: 0a 66339i bk6: 0a 66340i bk7: 0a 66341i bk8: 0a 66341i bk9: 0a 66342i bk10: 40a 66223i bk11: 44a 66170i bk12: 64a 66137i bk13: 64a 66146i bk14: 64a 66067i bk15: 64a 66007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00931579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65888 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01336
n_activity=2682 dram_eff=0.3304
bk0: 40a 66098i bk1: 36a 66125i bk2: 0a 66337i bk3: 0a 66337i bk4: 0a 66338i bk5: 0a 66338i bk6: 0a 66340i bk7: 0a 66341i bk8: 0a 66342i bk9: 0a 66342i bk10: 40a 66218i bk11: 44a 66137i bk12: 64a 66161i bk13: 64a 66117i bk14: 64a 66152i bk15: 64a 66037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00557741
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65885 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01345
n_activity=2633 dram_eff=0.3388
bk0: 38a 66068i bk1: 36a 66103i bk2: 0a 66336i bk3: 0a 66338i bk4: 0a 66339i bk5: 0a 66339i bk6: 0a 66340i bk7: 0a 66340i bk8: 0a 66341i bk9: 0a 66341i bk10: 44a 66232i bk11: 44a 66196i bk12: 64a 66165i bk13: 64a 66135i bk14: 64a 66112i bk15: 64a 66070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00295452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65893 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.0132
n_activity=2515 dram_eff=0.3483
bk0: 36a 66127i bk1: 36a 66116i bk2: 0a 66337i bk3: 0a 66339i bk4: 0a 66339i bk5: 0a 66339i bk6: 0a 66339i bk7: 0a 66340i bk8: 0a 66340i bk9: 0a 66341i bk10: 44a 66221i bk11: 44a 66181i bk12: 64a 66174i bk13: 64a 66125i bk14: 64a 66064i bk15: 64a 66003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00765764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2588, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2787, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2512, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2803, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2542, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2440, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2452, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2325, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3322, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2376, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2772, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2418, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31337
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84855
icnt_total_pkts_simt_to_mem=49440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27941
	minimum = 6
	maximum = 12
Network latency average = 8.20588
	minimum = 6
	maximum = 11
Slowest packet = 62642
Flit latency average = 6.16667
	minimum = 6
	maximum = 8
Slowest flit = 134098
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00511894
	minimum = 0 (at node 0)
	maximum = 0.0121951 (at node 8)
Accepted packet rate average = 0.00511894
	minimum = 0 (at node 0)
	maximum = 0.0121951 (at node 8)
Injected flit rate average = 0.0153568
	minimum = 0 (at node 0)
	maximum = 0.0406504 (at node 16)
Accepted flit rate average= 0.0153568
	minimum = 0 (at node 0)
	maximum = 0.0609756 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Network latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Flit latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Fragmentation average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Injected packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected packet size average = -nan (37 samples)
Accepted packet size average = -nan (37 samples)
Hops average = -nan (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 48 sec (108 sec)
gpgpu_simulation_rate = 19878 (inst/sec)
gpgpu_simulation_rate = 465 (cycle/sec)
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 50265
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      42.7115
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 110308
gpu_total_sim_rate=19878
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 81718
	RFC_total_cache_miss_rate = 0.4813
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 894
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 994
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 908, Miss_rate = 0.397, Pending_hits = 158, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6569, Miss = 3023, Miss_rate = 0.460, Pending_hits = 487, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8988, Miss = 3445, Miss_rate = 0.383, Pending_hits = 769, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9741, Miss = 3766, Miss_rate = 0.387, Pending_hits = 844, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8917, Miss = 3200, Miss_rate = 0.359, Pending_hits = 760, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 9245, Miss = 3515, Miss_rate = 0.380, Pending_hits = 804, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 9193, Miss = 3410, Miss_rate = 0.371, Pending_hits = 770, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 9133, Miss = 3417, Miss_rate = 0.374, Pending_hits = 734, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7576, Miss = 2714, Miss_rate = 0.358, Pending_hits = 627, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3822, Miss = 1165, Miss_rate = 0.305, Pending_hits = 440, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 894, Miss = 392, Miss_rate = 0.438, Pending_hits = 137, Reservation_fails = 890
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30226
	L1D_total_cache_miss_rate = 0.3856
	L1D_total_cache_pending_hits = 6957
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 95001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 100575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13283
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86766	W0_Idle:96836	W0_Scoreboard:307432	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106264 {8:13283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1806488 {136:13283,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 240 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 49430 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19560 	11512 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12321 	4793 	6677 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2284 	3741 	5875 	1381 	17 	0 	0 	1 	8 	62 	1311 	11723 	4845 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10807     14487    none      none      none      none      none      none      none      none        2953      2974      2456      2152      2368      2190
dram[1]:       9643     16838    none      none      none      none      none      none      none      none        2836      3070      2663      2745      2351      2666
dram[2]:      10498     11477    none      none      none      none      none      none      none      none        2959      3207      2653      2403      2473      2302
dram[3]:      10482     11089    none      none      none      none      none      none      none      none        2565      2526      2081      2105      2096      2076
dram[4]:      17131     11466    none      none      none      none      none      none      none      none        2749      3068      2419      2345      2318      2388
dram[5]:      16828     12845    none      none      none      none      none      none      none      none        3145      3127      2481      2404      2347      2457
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65877 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01351
n_activity=2740 dram_eff=0.327
bk0: 46a 66010i bk1: 36a 66073i bk2: 0a 66336i bk3: 0a 66338i bk4: 0a 66338i bk5: 0a 66340i bk6: 0a 66340i bk7: 0a 66340i bk8: 0a 66341i bk9: 0a 66341i bk10: 40a 66220i bk11: 44a 66179i bk12: 64a 66152i bk13: 64a 66167i bk14: 64a 66080i bk15: 64a 66019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00823045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65879 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01351
n_activity=2563 dram_eff=0.3496
bk0: 44a 65984i bk1: 36a 66090i bk2: 0a 66333i bk3: 0a 66337i bk4: 0a 66337i bk5: 0a 66337i bk6: 0a 66339i bk7: 0a 66340i bk8: 0a 66340i bk9: 0a 66343i bk10: 40a 66227i bk11: 44a 66164i bk12: 64a 66143i bk13: 64a 66150i bk14: 64a 66033i bk15: 64a 65948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0144561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65882 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01342
n_activity=2689 dram_eff=0.331
bk0: 44a 66018i bk1: 36a 66112i bk2: 0a 66334i bk3: 0a 66337i bk4: 0a 66338i bk5: 0a 66339i bk6: 0a 66340i bk7: 0a 66341i bk8: 0a 66341i bk9: 0a 66342i bk10: 40a 66223i bk11: 44a 66170i bk12: 64a 66137i bk13: 64a 66146i bk14: 64a 66067i bk15: 64a 66007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00931579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65888 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01336
n_activity=2682 dram_eff=0.3304
bk0: 40a 66098i bk1: 36a 66125i bk2: 0a 66337i bk3: 0a 66337i bk4: 0a 66338i bk5: 0a 66338i bk6: 0a 66340i bk7: 0a 66341i bk8: 0a 66342i bk9: 0a 66342i bk10: 40a 66218i bk11: 44a 66137i bk12: 64a 66161i bk13: 64a 66117i bk14: 64a 66152i bk15: 64a 66037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00557741
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65885 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01345
n_activity=2633 dram_eff=0.3388
bk0: 38a 66068i bk1: 36a 66103i bk2: 0a 66336i bk3: 0a 66338i bk4: 0a 66339i bk5: 0a 66339i bk6: 0a 66340i bk7: 0a 66340i bk8: 0a 66341i bk9: 0a 66341i bk10: 44a 66232i bk11: 44a 66196i bk12: 64a 66165i bk13: 64a 66135i bk14: 64a 66112i bk15: 64a 66070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00295452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65893 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.0132
n_activity=2515 dram_eff=0.3483
bk0: 36a 66127i bk1: 36a 66116i bk2: 0a 66337i bk3: 0a 66339i bk4: 0a 66339i bk5: 0a 66339i bk6: 0a 66339i bk7: 0a 66340i bk8: 0a 66340i bk9: 0a 66341i bk10: 44a 66221i bk11: 44a 66181i bk12: 64a 66174i bk13: 64a 66125i bk14: 64a 66064i bk15: 64a 66003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00765764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2588, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2787, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2512, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2803, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2542, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2440, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2452, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2325, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3322, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2376, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2772, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2418, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31337
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84855
icnt_total_pkts_simt_to_mem=49440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Network latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Flit latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Fragmentation average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Injected packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected packet size average = -nan (38 samples)
Accepted packet size average = -nan (38 samples)
Hops average = -nan (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 50265
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      42.7115
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 19304
gpu_stall_icnt2sh    = 110308
gpu_total_sim_rate=19878
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 81718
	RFC_total_cache_miss_rate = 0.4813
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 894
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 994
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 908, Miss_rate = 0.397, Pending_hits = 158, Reservation_fails = 773
	L1D_cache_core[5]: Access = 6569, Miss = 3023, Miss_rate = 0.460, Pending_hits = 487, Reservation_fails = 5700
	L1D_cache_core[6]: Access = 8988, Miss = 3445, Miss_rate = 0.383, Pending_hits = 769, Reservation_fails = 6079
	L1D_cache_core[7]: Access = 9741, Miss = 3766, Miss_rate = 0.387, Pending_hits = 844, Reservation_fails = 7041
	L1D_cache_core[8]: Access = 8917, Miss = 3200, Miss_rate = 0.359, Pending_hits = 760, Reservation_fails = 5428
	L1D_cache_core[9]: Access = 9245, Miss = 3515, Miss_rate = 0.380, Pending_hits = 804, Reservation_fails = 5780
	L1D_cache_core[10]: Access = 9193, Miss = 3410, Miss_rate = 0.371, Pending_hits = 770, Reservation_fails = 5611
	L1D_cache_core[11]: Access = 9133, Miss = 3417, Miss_rate = 0.374, Pending_hits = 734, Reservation_fails = 5793
	L1D_cache_core[12]: Access = 7576, Miss = 2714, Miss_rate = 0.358, Pending_hits = 627, Reservation_fails = 5173
	L1D_cache_core[13]: Access = 3822, Miss = 1165, Miss_rate = 0.305, Pending_hits = 440, Reservation_fails = 2179
	L1D_cache_core[14]: Access = 894, Miss = 392, Miss_rate = 0.438, Pending_hits = 137, Reservation_fails = 890
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30226
	L1D_total_cache_miss_rate = 0.3856
	L1D_total_cache_pending_hits = 6957
	L1D_total_cache_reservation_fails = 54310
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 95001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33500
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 100575
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13283
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86766	W0_Idle:96836	W0_Scoreboard:307432	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106264 {8:13283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1806488 {136:13283,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 623 
averagemflatency = 240 
max_icnt2mem_latency = 390 
max_icnt2sh_latency = 49430 
mrq_lat_table:1142 	93 	74 	56 	34 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19560 	11512 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12321 	4793 	6677 	5368 	1856 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2284 	3741 	5875 	1381 	17 	0 	0 	1 	8 	62 	1311 	11723 	4845 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10807     14487    none      none      none      none      none      none      none      none        2953      2974      2456      2152      2368      2190
dram[1]:       9643     16838    none      none      none      none      none      none      none      none        2836      3070      2663      2745      2351      2666
dram[2]:      10498     11477    none      none      none      none      none      none      none      none        2959      3207      2653      2403      2473      2302
dram[3]:      10482     11089    none      none      none      none      none      none      none      none        2565      2526      2081      2105      2096      2076
dram[4]:      17131     11466    none      none      none      none      none      none      none      none        2749      3068      2419      2345      2318      2388
dram[5]:      16828     12845    none      none      none      none      none      none      none      none        3145      3127      2481      2404      2347      2457
maximum mf latency per bank:
dram[0]:        484       570         0         0         0         0         0         0         0         0       425       479       448       509       436       451
dram[1]:        543       615         0         0         0         0         0         0         0         0       494       572       471       548       467       561
dram[2]:        502       612         0         0         0         0         0         0         0         0       557       595       524       621       598       613
dram[3]:        479       534         0         0         0         0         0         0         0         0       456       408       497       443       507       456
dram[4]:        586       551         0         0         0         0         0         0         0         0       534       502       594       517       593       454
dram[5]:        616       582         0         0         0         0         0         0         0         0       578       592       528       535       560       623

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65877 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01351
n_activity=2740 dram_eff=0.327
bk0: 46a 66010i bk1: 36a 66073i bk2: 0a 66336i bk3: 0a 66338i bk4: 0a 66338i bk5: 0a 66340i bk6: 0a 66340i bk7: 0a 66340i bk8: 0a 66341i bk9: 0a 66341i bk10: 40a 66220i bk11: 44a 66179i bk12: 64a 66152i bk13: 64a 66167i bk14: 64a 66080i bk15: 64a 66019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00823045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65879 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01351
n_activity=2563 dram_eff=0.3496
bk0: 44a 65984i bk1: 36a 66090i bk2: 0a 66333i bk3: 0a 66337i bk4: 0a 66337i bk5: 0a 66337i bk6: 0a 66339i bk7: 0a 66340i bk8: 0a 66340i bk9: 0a 66343i bk10: 40a 66227i bk11: 44a 66164i bk12: 64a 66143i bk13: 64a 66150i bk14: 64a 66033i bk15: 64a 65948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0144561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65882 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01342
n_activity=2689 dram_eff=0.331
bk0: 44a 66018i bk1: 36a 66112i bk2: 0a 66334i bk3: 0a 66337i bk4: 0a 66338i bk5: 0a 66339i bk6: 0a 66340i bk7: 0a 66341i bk8: 0a 66341i bk9: 0a 66342i bk10: 40a 66223i bk11: 44a 66170i bk12: 64a 66137i bk13: 64a 66146i bk14: 64a 66067i bk15: 64a 66007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00931579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65888 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01336
n_activity=2682 dram_eff=0.3304
bk0: 40a 66098i bk1: 36a 66125i bk2: 0a 66337i bk3: 0a 66337i bk4: 0a 66338i bk5: 0a 66338i bk6: 0a 66340i bk7: 0a 66341i bk8: 0a 66342i bk9: 0a 66342i bk10: 40a 66218i bk11: 44a 66137i bk12: 64a 66161i bk13: 64a 66117i bk14: 64a 66152i bk15: 64a 66037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00557741
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65885 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01345
n_activity=2633 dram_eff=0.3388
bk0: 38a 66068i bk1: 36a 66103i bk2: 0a 66336i bk3: 0a 66338i bk4: 0a 66339i bk5: 0a 66339i bk6: 0a 66340i bk7: 0a 66340i bk8: 0a 66341i bk9: 0a 66341i bk10: 44a 66232i bk11: 44a 66196i bk12: 64a 66165i bk13: 64a 66135i bk14: 64a 66112i bk15: 64a 66070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00295452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66339 n_nop=65893 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.0132
n_activity=2515 dram_eff=0.3483
bk0: 36a 66127i bk1: 36a 66116i bk2: 0a 66337i bk3: 0a 66339i bk4: 0a 66339i bk5: 0a 66339i bk6: 0a 66339i bk7: 0a 66340i bk8: 0a 66340i bk9: 0a 66341i bk10: 44a 66221i bk11: 44a 66181i bk12: 64a 66174i bk13: 64a 66125i bk14: 64a 66064i bk15: 64a 66003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00765764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2588, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2787, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2512, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2803, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2542, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2440, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2452, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2325, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3322, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2376, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2772, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2418, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31337
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84855
icnt_total_pkts_simt_to_mem=49440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Network latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Flit latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Fragmentation average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Injected packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected packet size average = -nan (39 samples)
Accepted packet size average = -nan (39 samples)
Hops average = -nan (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
