{"files":[{"patch":"@@ -2,1 +2,1 @@\n-\/\/ Copyright (c) 2003, 2021, Oracle and\/or its affiliates. All rights reserved.\n+\/\/ Copyright (c) 2003, 2022, Oracle and\/or its affiliates. All rights reserved.\n@@ -2735,1 +2735,0 @@\n-  \/\/ StoreVector (VectorStoreMask src)\n@@ -2737,3 +2736,1 @@\n-  if (is_vshift_con_pattern(n, m) ||\n-      (UseSVE > 0 && m->Opcode() == Op_VectorStoreMask && n->Opcode() == Op_StoreVector) ||\n-      is_vector_arith_imm_pattern(n, m)) {\n+  if (is_vshift_con_pattern(n, m) || is_vector_arith_imm_pattern(n, m)) {\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad","additions":2,"deletions":5,"binary":false,"changes":7,"status":"modified"}]}