{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734283194564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734283194564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:49:54 2024 " "Processing started: Sun Dec 15 22:49:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734283194564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734283194564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_RISC_Processor -c Single_Cycle_RISC_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_RISC_Processor -c Single_Cycle_RISC_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734283194564 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734283194956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/pipeline_register.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/pipeline_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_register " "Found entity 1: pipeline_register" {  } { { "processor_source_files/pipeline_register.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/pipeline_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_source_files/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_source_files/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "uart_source_files/transmitter.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_source_files/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_source_files/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "uart_source_files/receiver.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_source_files/buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_source_files/buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "uart_source_files/buadrate.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/uart_source_files/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "processor_source_files/imem.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/imem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Single_Cycle_RISC_Processor.v(69) " "Verilog HDL Module Instantiation warning at Single_Cycle_RISC_Processor.v(69): ignored dangling comma in List of Port Connections" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1734283195027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_risc_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_risc_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_RISC_Processor " "Found entity 1: Single_Cycle_RISC_Processor" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor_source_files/processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/pc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/pc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_tb " "Found entity 1: pc_tb" {  } { { "processor_source_files/pc_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/pc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "processor_source_files/pc.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/pc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "processor_source_files/mux.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "processor_source_files/extend.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "processor_source_files/datapath.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "processor_source_files/data_memory.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/data_memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/control_main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/control_main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_main_decoder " "Found entity 1: control_main_decoder" {  } { { "processor_source_files/control_main_decoder.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control_main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/control_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/control_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_alu_decoder " "Found entity 1: control_alu_decoder" {  } { { "processor_source_files/control_alu_decoder.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control_alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/control.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "processor_source_files/control.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "processor_source_files/aludec.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor_source_files/alu.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_source_files/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_source_files/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "processor_source_files/adder.sv" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734283195073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tx_busy Single_Cycle_RISC_Processor.v(61) " "Verilog HDL Implicit Net warning at Single_Cycle_RISC_Processor.v(61): created implicit net for \"Tx_busy\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ready_Byte Single_Cycle_RISC_Processor.v(63) " "Verilog HDL Implicit Net warning at Single_Cycle_RISC_Processor.v(63): created implicit net for \"Ready_Byte\"" {  } { { "Single_Cycle_RISC_Processor.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/Single_Cycle_RISC_Processor.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst processor_tb.v(110) " "Verilog HDL Implicit Net warning at processor_tb.v(110): created implicit net for \"rst\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instIn processor_tb.v(134) " "Verilog HDL Implicit Net warning at processor_tb.v(134): created implicit net for \"instIn\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable processor_tb.v(135) " "Verilog HDL Implicit Net warning at processor_tb.v(135): created implicit net for \"enable\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR processor_tb.v(136) " "Verilog HDL Implicit Net warning at processor_tb.v(136): created implicit net for \"LEDR\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDG processor_tb.v(171) " "Verilog HDL Implicit Net warning at processor_tb.v(171): created implicit net for \"LEDG\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_50M processor_tb.v(173) " "Verilog HDL Implicit Net warning at processor_tb.v(173): created implicit net for \"clk_50M\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en processor_tb.v(174) " "Verilog HDL Implicit Net warning at processor_tb.v(174): created implicit net for \"en\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tx_busy processor_tb.v(175) " "Verilog HDL Implicit Net warning at processor_tb.v(175): created implicit net for \"Tx_busy\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout processor_tb.v(176) " "Verilog HDL Implicit Net warning at processor_tb.v(176): created implicit net for \"dout\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ready_Byte processor_tb.v(177) " "Verilog HDL Implicit Net warning at processor_tb.v(177): created implicit net for \"Ready_Byte\"" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734283195073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_tb " "Elaborating entity \"processor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734283195124 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk processor_tb.v(12) " "Verilog HDL warning at processor_tb.v(12): assignments to clk create a combinational loop" {  } { { "processor_source_files/processor_tb.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1734283195129 "|processor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "processor_source_files/processor_tb.v" "control_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_main_decoder control:control_inst\|control_main_decoder:control_main_decoder_inst " "Elaborating entity \"control_main_decoder\" for hierarchy \"control:control_inst\|control_main_decoder:control_main_decoder_inst\"" {  } { { "processor_source_files/control.v" "control_main_decoder_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register control:control_inst\|pipeline_register:pipeline_register_inst_alu_op " "Elaborating entity \"pipeline_register\" for hierarchy \"control:control_inst\|pipeline_register:pipeline_register_inst_alu_op\"" {  } { { "processor_source_files/control.v" "pipeline_register_inst_alu_op" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register control:control_inst\|pipeline_register:pipeline_register_inst_opcode " "Elaborating entity \"pipeline_register\" for hierarchy \"control:control_inst\|pipeline_register:pipeline_register_inst_opcode\"" {  } { { "processor_source_files/control.v" "pipeline_register_inst_opcode" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register control:control_inst\|pipeline_register:pipeline_register_inst_funct3 " "Elaborating entity \"pipeline_register\" for hierarchy \"control:control_inst\|pipeline_register:pipeline_register_inst_funct3\"" {  } { { "processor_source_files/control.v" "pipeline_register_inst_funct3" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_alu_decoder control:control_inst\|control_alu_decoder:control_alu_decoder_inst " "Elaborating entity \"control_alu_decoder\" for hierarchy \"control:control_inst\|control_alu_decoder:control_alu_decoder_inst\"" {  } { { "processor_source_files/control.v" "control_alu_decoder_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/control.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"pc:pc_inst\"" {  } { { "processor_source_files/processor_tb.v" "pc_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_inst1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_inst1\"" {  } { { "processor_source_files/processor_tb.v" "adder_inst1" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder_inst2 " "Elaborating entity \"adder\" for hierarchy \"adder:adder_inst2\"" {  } { { "processor_source_files/processor_tb.v" "adder_inst2" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "processor_source_files/processor_tb.v" "imem_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 imem.v(88) " "Verilog HDL assignment warning at imem.v(88): truncated value with size 32 to match size of target (7)" {  } { { "processor_source_files/imem.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/imem.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734283195155 "|Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:pipeline_register_inst_IF_ID_instr " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:pipeline_register_inst_IF_ID_instr\"" {  } { { "processor_source_files/processor_tb.v" "pipeline_register_inst_IF_ID_instr" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:pipeline_register_IF_ID_inst_pc " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:pipeline_register_IF_ID_inst_pc\"" {  } { { "processor_source_files/processor_tb.v" "pipeline_register_IF_ID_inst_pc" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_inst\"" {  } { { "processor_source_files/processor_tb.v" "register_file_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 register_file.v(88) " "Verilog HDL assignment warning at register_file.v(88): truncated value with size 32 to match size of target (8)" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734283195175 "|Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 register_file.v(184) " "Verilog HDL assignment warning at register_file.v(184): truncated value with size 32 to match size of target (2)" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734283195175 "|Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register_file.v(188) " "Verilog HDL assignment warning at register_file.v(188): truncated value with size 32 to match size of target (5)" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734283195175 "|Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "register_file.v(161) " "Verilog HDL Case Statement information at register_file.v(161): all case item expressions in this case statement are onehot" {  } { { "processor_source_files/register_file.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/register_file.v" 161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1734283195175 "|Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:extend_inst " "Elaborating entity \"extend\" for hierarchy \"extend:extend_inst\"" {  } { { "processor_source_files/processor_tb.v" "extend_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register pipeline_register:pipeline_register_inst_mem_write " "Elaborating entity \"pipeline_register\" for hierarchy \"pipeline_register:pipeline_register_inst_mem_write\"" {  } { { "processor_source_files/processor_tb.v" "pipeline_register_inst_mem_write" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "processor_source_files/processor_tb.v" "alu_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195190 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "processor_source_files/alu.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734283195190 "|Single_Cycle_RISC_Processor|processor:processor_u|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.v(13) " "Inferred latch for \"zero\" at alu.v(13)" {  } { { "processor_source_files/alu.v" "" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734283195190 "|Single_Cycle_RISC_Processor|processor:processor_u|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_inst\"" {  } { { "processor_source_files/processor_tb.v" "data_memory_inst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734283195200 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst " "Net \"rst\" is missing source, defaulting to GND" {  } { { "processor_source_files/processor_tb.v" "rst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 110 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1734283195421 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1734283195421 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst " "Net \"rst\" is missing source, defaulting to GND" {  } { { "processor_source_files/processor_tb.v" "rst" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 110 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1734283195421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "processor_source_files/processor_tb.v" "clk" { Text "D:/FPGA_Projects/RV32I_Processor/Pipelined-Processor-In-DE2-115/processor_source_files/processor_tb.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1734283195421 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1734283195421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734283195557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734283195622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 22:49:55 2024 " "Processing ended: Sun Dec 15 22:49:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734283195622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734283195622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734283195622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734283195622 ""}
