{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593128928244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593128928256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 25 20:48:48 2020 " "Processing started: Thu Jun 25 20:48:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593128928256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128928256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128928257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593128929043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593128929043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-rtl " "Found design unit 1: single_port_rom-rtl" {  } { { "single_port_rom.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/single_port_rom.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947208 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/single_port_rom.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unity-rtl " "Found design unit 1: control_unity-rtl" {  } { { "control_unity.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/control_unity.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947213 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unity " "Found entity 1: control_unity" {  } { { "control_unity.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/control_unity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_block-rtl " "Found design unit 1: control_block-rtl" {  } { { "control_block.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/control_block.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947221 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_block.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/control_block.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_top-rtl " "Found design unit 1: processador_top-rtl" {  } { { "processador_top.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/processador_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947229 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_top " "Found entity 1: processador_top" {  } { { "processador_top.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/processador_top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch1 " "Found design unit 1: register_16bit-arch1" {  } { { "register_16bit.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/register_16bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947236 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/register_16bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_1 " "Found design unit 1: ALU-arch_1" {  } { { "ALU.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947244 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/instruction_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947252 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/instruction_register.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-rtl " "Found design unit 1: program_counter-rtl" {  } { { "program_counter.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/program_counter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947256 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/program_counter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch1 " "Found design unit 1: register_file-arch1" {  } { { "register_file.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/register_file.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947261 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/register_file.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x16-arch_1 " "Found design unit 1: demux1x16-arch_1" {  } { { "demux1x16.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/demux1x16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947267 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x16 " "Found entity 1: demux1x16" {  } { { "demux1x16.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/demux1x16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x1-arch_1 " "Found design unit 1: mux16x1-arch_1" {  } { { "mux16x1.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/mux16x1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947273 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/mux16x1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operational_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operational_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_block-arch_1 " "Found design unit 1: operational_block-arch_1" {  } { { "operational_block.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/operational_block.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947281 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_block " "Found entity 1: operational_block" {  } { { "operational_block.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/operational_block.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RAM_Arch " "Found design unit 1: RAM-RAM_Arch" {  } { { "RAM.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/RAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947287 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/RAM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memo-data_memo_Arch " "Found design unit 1: data_memo-data_memo_Arch" {  } { { "data_memo.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/data_memo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947297 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memo " "Found entity 1: data_memo" {  } { { "data_memo.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/data_memo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-rtl " "Found design unit 1: instruction_memory-rtl" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/instruction_memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947304 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/instruction_memory.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4x16-rtl " "Found design unit 1: decoder4x16-rtl" {  } { { "decoder4x16.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/decoder4x16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947308 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder4x16 " "Found entity 1: decoder4x16" {  } { { "decoder4x16.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/decoder4x16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-arch_1 " "Found design unit 1: mux3x1-arch_1" {  } { { "mux3x1.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/mux3x1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947316 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/mux3x1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593128947316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128947316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_top " "Elaborating entity \"processador_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593128947507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unity control_unity:u_control_unity " "Elaborating entity \"control_unity\" for hierarchy \"control_unity:u_control_unity\"" {  } { { "processador_top.vhd" "u_control_unity" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/processador_top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter control_unity:u_control_unity\|program_counter:u_program_counter " "Elaborating entity \"program_counter\" for hierarchy \"control_unity:u_control_unity\|program_counter:u_program_counter\"" {  } { { "control_unity.vhd" "u_program_counter" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/control_unity.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register control_unity:u_control_unity\|instruction_register:u_instruction_register " "Elaborating entity \"instruction_register\" for hierarchy \"control_unity:u_control_unity\|instruction_register:u_instruction_register\"" {  } { { "control_unity.vhd" "u_instruction_register" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/control_unity.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_unity:u_control_unity\|control_block:u_CONTROLE " "Elaborating entity \"control_block\" for hierarchy \"control_unity:u_control_unity\|control_block:u_CONTROLE\"" {  } { { "control_unity.vhd" "u_CONTROLE" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/control_unity.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947849 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RF_RP_zero control_block.vhd(111) " "VHDL Process Statement warning at control_block.vhd(111): signal \"i_RF_RP_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_block.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/control_block.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1593128947855 "|control_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memo data_memo:u_data_memo " "Elaborating entity \"data_memo\" for hierarchy \"data_memo:u_data_memo\"" {  } { { "processador_top.vhd" "u_data_memo" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/processador_top.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM data_memo:u_data_memo\|RAM:u_RAM " "Elaborating entity \"RAM\" for hierarchy \"data_memo:u_data_memo\|RAM:u_RAM\"" {  } { { "data_memo.vhd" "u_RAM" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/data_memo.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational_block operational_block:u_operational_block " "Elaborating entity \"operational_block\" for hierarchy \"operational_block:u_operational_block\"" {  } { { "processador_top.vhd" "u_operational_block" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/processador_top.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 operational_block:u_operational_block\|mux3x1:u_MUX " "Elaborating entity \"mux3x1\" for hierarchy \"operational_block:u_operational_block\|mux3x1:u_MUX\"" {  } { { "operational_block.vhd" "u_MUX" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/operational_block.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file operational_block:u_operational_block\|register_file:u_REGISTER_FILE " "Elaborating entity \"register_file\" for hierarchy \"operational_block:u_operational_block\|register_file:u_REGISTER_FILE\"" {  } { { "operational_block.vhd" "u_REGISTER_FILE" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/operational_block.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU operational_block:u_operational_block\|ALU:u_ALU " "Elaborating entity \"ALU\" for hierarchy \"operational_block:u_operational_block\|ALU:u_ALU\"" {  } { { "operational_block.vhd" "u_ALU" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/operational_block.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:u_instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:u_instruction_memory\"" {  } { { "processador_top.vhd" "u_instruction_memory" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/processador_top.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16bit instruction_memory:u_instruction_memory\|register_16bit:u_register_16bit " "Elaborating entity \"register_16bit\" for hierarchy \"instruction_memory:u_instruction_memory\|register_16bit:u_register_16bit\"" {  } { { "instruction_memory.vhd" "u_register_16bit" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/instruction_memory.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom " "Elaborating entity \"single_port_rom\" for hierarchy \"instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\"" {  } { { "instruction_memory.vhd" "u_single_port_rom" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/instruction_memory.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128947910 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "3 single_port_rom.vhd(66) " "VHDL error at single_port_rom.vhd(66): choice \"3\" overlaps with a previous choice" {  } { { "single_port_rom.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/single_port_rom.vhd" 66 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1593128948134 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "3 single_port_rom.vhd(68) " "VHDL error at single_port_rom.vhd(68): choice \"3\" overlaps with a previous choice" {  } { { "single_port_rom.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/single_port_rom.vhd" 68 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1593128948134 ""}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "3 single_port_rom.vhd(70) " "VHDL error at single_port_rom.vhd(70): choice \"3\" overlaps with a previous choice" {  } { { "single_port_rom.vhd" "" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/single_port_rom.vhd" 70 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1593128948134 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom " "Can't elaborate user hierarchy \"instruction_memory:u_instruction_memory\|single_port_rom:u_single_port_rom\"" {  } { { "instruction_memory.vhd" "u_single_port_rom" { Text "C:/Users/Diogo/Documents/FACULDADE-MATERIAS/PSD/m3/Processador/instruction_memory.vhd" 59 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593128948191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593128948935 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 25 20:49:08 2020 " "Processing ended: Thu Jun 25 20:49:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593128948935 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593128948935 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593128948935 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593128948935 ""}
