FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C27xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
0020: 7D 03 7B LJMP  _PWM8_VASEN_ISR    (0149)     ljmp	_PWM8_VASEN_ISR
0023: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
0024: 7D 03 BE LJMP  _PWM8_OIKEA_ISR    (0153)     ljmp	_PWM8_OIKEA_ISR
0027: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
0028: 7D 03 32 LJMP  _Timer8_ISR        (0157)     ljmp	_Timer8_ISR
002B: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
002C: 7D 06 EB LJMP  _ADCINC_1_ADConversion_ISR(0161)     ljmp	_ADCINC_1_ADConversion_ISR
002F: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
0030: 7D 03 2E LJMP  _TimerUA_ISR       (0165)     ljmp	_TimerUA_ISR
0033: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   60h                      ;PSoC I2C Interrupt Vector
                                        (0181)     // call	void_handler
0060: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0185)     // call	void_handler
0064: 7E       RETI                     (0186)     reti
0068: 71 10    OR    F,0x10             
                                        (0187)     ;---------------------------------------------------
                                        (0188)     ; Insert your custom code above this banner
                                        (0189)     ;---------------------------------------------------
                                        (0190)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0191) 
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  Start of Execution.
                                        (0194) ;-----------------------------------------------------------------------------
                                        (0195) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0196) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0197) ;
                                        (0198) 
                                        (0199) IF	(TOOLCHAIN & HITECH)
                                        (0200)  	AREA PD_startup(CODE, REL, CON)
                                        (0201) ELSE
                                        (0202)     org 68h
                                        (0203) ENDIF
                                        (0204) __Start:
                                        (0205) 
                                        (0206)     ; initialize SMP values for voltage stabilization, if required,
                                        (0207)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0208)     ; least for now. 
                                        (0209)     ;
                                        (0210)     M8C_SetBank1
006A: 62 E3 87 MOV   REG[0xE3],0x87     (0211)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
006D: 70 EF    AND   F,0xEF             
006F: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0212)     M8C_SetBank0
                                        (0213) 
                                        (0214) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0215) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0216)     M8C_EnableWatchDog
                                        (0217) ENDIF
                                        (0218) 
                                        (0219) IF ( SELECT_32K )
                                        (0220)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0221) ELSE
0072: 41 FE FB AND   REG[0xFE],0xFB     (0222)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0223) ENDIF
                                        (0224) 
                                        (0225) IF	(TOOLCHAIN & HITECH) 
                                        (0226)     ;---------------------------
                                        (0227)     ; Set up the Temporary stack
                                        (0228)     ;---------------------------
                                        (0229)     ; A temporary stack is set up for the SSC instructions.
                                        (0230)     ; The real stack start will be assigned later.
                                        (0231)     ;
                                        (0232) 	global		__Lstackps
                                        (0233) 	mov     a,low __Lstackps
                                        (0234) 	swap    a,sp
                                        (0235) ELSE
                                        (0236)     ;------------------
                                        (0237)     ; Set up the stack
                                        (0238)     ;------------------
0075: 50 22    MOV   A,0x22             (0239)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
0077: 4E       SWAP  SP,A               (0240)     swap  SP, A                    ; This is only temporary if going to LMM
0078: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0241) ENDIF
                                        (0242) 
                                        (0243)     ;-----------------------------------------------
                                        (0244)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0245)     ;-----------------------------------------------
                                        (0246) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0247) IF ( SUPPLY_VOLTAGE )         ; 1 means 5.0V
                                        (0248)  IF ( AGND_BYPASS )
                                        (0249)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0250)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0251)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0252)     ; value using the proper trim values.
                                        (0253)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0254)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0255)  ENDIF
                                        (0256) ELSE    ; 3.3 V Operation, not 5.0V
                                        (0257)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0258) ENDIF ;(SUPPLY_VOLTAGE)
                                        (0259) 
007B: 55 F8 00 MOV   [0xF8],0x0         (0260)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
007E: 55 F9 00 MOV   [0xF9],0x0         (0261)     mov  [bSSC_KEYSP], 0
0081: 71 10    OR    F,0x10             
                                        (0262) 
                                        (0263)     ;---------------------------------------
                                        (0264)     ; Initialize Crystal Oscillator and PLL
                                        (0265)     ;---------------------------------------
                                        (0266) 
                                        (0267) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0268)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0269)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0270)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0271)     ; the ECO to stabilize.
                                        (0272)     ;
                                        (0273)     M8C_SetBank1
                                        (0274)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0275)     M8C_SetBank0
                                        (0276)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0277)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0278)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0279) .WaitFor1s:
                                        (0280)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0281)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0282)                                           ;   since interrupts are not globally enabled
                                        (0283) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0284)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0285)     M8C_SetBank1
0083: 62 E0 02 MOV   REG[0xE0],0x2      (0286)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0086: 70 EF    AND   F,0xEF             
0088: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0287)     M8C_SetBank0
                                        (0288)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0289) 
                                        (0290) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0291) 
                                        (0292) IF ( PLL_MODE )
                                        (0293)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0294)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0295)     ;
                                        (0296)     M8C_SetBank1
                                        (0297)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0298)     M8C_SetBank0
                                        (0299)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0300)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0301) 
                                        (0302) .WaitFor16ms:
                                        (0303)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0304)     jz   .WaitFor16ms
                                        (0305)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0306)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0307)     M8C_SetBank0
                                        (0308) 
                                        (0309) IF      ( WAIT_FOR_32K )
                                        (0310) ELSE ; !( WAIT_FOR_32K )
                                        (0311)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0312)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0313) ENDIF ;(WAIT_FOR_32K)
                                        (0314) ENDIF ;(PLL_MODE)
                                        (0315) 
                                        (0316) 	;-------------------------------------------------------
                                        (0317)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0318)     ;-------------------------------------------------------
                                        (0319) 
                                        (0320)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0321) 
                                        (0322) IF (SYSCLK_SOURCE)
                                        (0323)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0324) ENDIF
                                        (0325)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0326) 
                                        (0327)     ;------------------------
                                        (0328)     ; Close CT leakage path.
                                        (0329)     ;------------------------
008B: 62 71 05 MOV   REG[0x71],0x5      (0330)     mov   reg[ACB00CR0], 05h
008E: 62 75 05 MOV   REG[0x75],0x5      (0331)     mov   reg[ACB01CR0], 05h
0091: 62 79 05 MOV   REG[0x79],0x5      (0332)     mov   reg[ACB02CR0], 05h
0094: 62 7D 05 MOV   REG[0x7D],0x5      (0333)     mov   reg[ACB03CR0], 05h
                                        (0334) 
                                        (0335)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0336)     ;---------------------------------------------------
                                        (0337)     ; Insert your custom code below this banner
                                        (0338)     ;---------------------------------------------------
                                        (0339) 
                                        (0340)     ;---------------------------------------------------
                                        (0341)     ; Insert your custom code above this banner
                                        (0342)     ;---------------------------------------------------
                                        (0343)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0344) 
                                        (0345)     ;-------------------------
                                        (0346)     ; Load Base Configuration
                                        (0347)     ;-------------------------
                                        (0348)     ; Load global parameter settings and load the user modules in the
                                        (0349)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0350)     ; to minimize start up time; (2) We may still need to play with the
                                        (0351)     ; Sleep Timer.
                                        (0352)     ;
0097: 7C 02 C7 LCALL 0x02C7             (0353)     lcall LoadConfigInit
                                        (0354) 
                                        (0355)     ;-----------------------------------
                                        (0356)     ; Initialize C Run-Time Environment
                                        (0357)     ;-----------------------------------
                                        (0358) IF ( C_LANGUAGE_SUPPORT )
009A: 50 00    MOV   A,0x0              (0359)     mov  A,0                           ; clear the 'bss' segment to zero
009C: 55 16 22 MOV   [__r0],0x22        (0360)     mov  [__r0],<__bss_start
                                        (0361) BssLoop:
009F: 3C 16 22 CMP   [__r0],0x22        (0362)     cmp  [__r0],<__bss_end
00A2: A0 05    JZ    0x00A8             (0363)     jz   BssDone
00A4: 3F 16    MVI   [__r0],A           (0364)     mvi  [__r0],A
00A6: 8F F8    JMP   0x009F             (0365)     jmp  BssLoop
                                        (0366) BssDone:
00A8: 50 01    MOV   A,0x1              (0367)     mov  A,>__idata_start              ; copy idata to data segment
00AA: 57 F6    MOV   X,0xF6             (0368)     mov  X,<__idata_start
00AC: 55 16 00 MOV   [__r0],0x0         (0369)     mov  [__r0],<__data_start
                                        (0370) IDataLoop:
00AF: 3C 16 0C CMP   [__r0],0xC         (0371)     cmp  [__r0],<__data_end
00B2: A0 0B    JZ    0x00BE             (0372)     jz   C_RTE_Done
00B4: 08       PUSH  A                  (0373)     push A
00B5: 28       ROMX                     (0374)     romx
00B6: 3F 16    MVI   [__r0],A           (0375)     mvi  [__r0],A
00B8: 18       POP   A                  (0376)     pop  A
00B9: 75       INC   X                  (0377)     inc  X
00BA: 09 00    ADC   A,0x0              (0378)     adc  A,0
00BC: 8F F2    JMP   0x00AF             (0379)     jmp  IDataLoop
00BE: 71 10    OR    F,0x10             
00C0: 70 EF    AND   F,0xEF             
                                        (0380) 
                                        (0381) C_RTE_Done:
                                        (0382) 
                                        (0383) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0384) 
                                        (0385)     ;-------------------------------
                                        (0386)     ; Voltage Stabilization for SMP
                                        (0387)     ;-------------------------------
                                        (0388) 
                                        (0389) IF ( SUPPLY_VOLTAGE )                  ; 1 Means 5 Volts
                                        (0390) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0391)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0392)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0393)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0394)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0395)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0396)     M8C_SetBank1
                                        (0397)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0398)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0399)     M8C_SetBank0
                                        (0400)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0401)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0402) .WaitFor2ms:
                                        (0403)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0404)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0405) ENDIF ; ( SWITCH_MODE_PUMP ^ 1 )
                                        (0406) ENDIF ; ( SUPPLY_VOLTAGE )
                                        (0407) 
                                        (0408)     ;-------------------------------
                                        (0409)     ; Set Power-On Reset (POR) Level
                                        (0410)     ;-------------------------------
                                        (0411)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0412)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0413)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0414)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0415)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0416) 
                                        (0417)     M8C_SetBank1
                                        (0418) 
                                        (0419) IF ( SUPPLY_VOLTAGE )                       ; 1 Means 5 Volts
                                        (0420)  IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz )  ;    Also 24MHz?
                                        (0421)                                             ;       no, set 4.5V POR in user code, if desired
                                        (0422)  ELSE ; 24HMz                               ;
                                        (0423)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0424)  ENDIF ; OSC_CRO_CPU_24MHz
                                        (0425) ENDIF ; 5V
                                        (0426) 
                                        (0427)     M8C_SetBank0
                                        (0428) 
                                        (0429)     ;----------------------------
                                        (0430)     ; Wrap up and invoke "main"
                                        (0431)     ;----------------------------
                                        (0432) 
                                        (0433)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0434)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0435)     ;
00C2: 62 E0 00 MOV   REG[0xE0],0x0      (0436)     mov  reg[INT_MSK0],0
00C5: 71 10    OR    F,0x10             
                                        (0437) 
                                        (0438)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0439)     ;
                                        (0440)     M8C_SetBank1
00C7: 62 E0 00 MOV   REG[0xE0],0x0      (0441)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
00CA: 70 EF    AND   F,0xEF             
                                        (0442)     M8C_SetBank0
                                        (0443) 
                                        (0444)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0445)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0446)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0447)     ;
00CC: 62 E2 00 MOV   REG[0xE2],0x0      (0448)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0449)                                    ; have been set during the boot process.
                                        (0450) IF	(TOOLCHAIN & HITECH)
                                        (0451) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0452) ELSE
                                        (0453) IF ENABLE_LJMP_TO_MAIN
                                        (0454)     ljmp  _main                    ; goto main (no return)
                                        (0455) ELSE
00CF: 7C 07 CB LCALL __UserModules_end|__text_start|_main|_main(0456)     lcall _main                    ; call main
                                        (0457) .Exit:
00D2: 8F FF    JMP   0x00D2             (0458)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0459) ENDIF
                                        (0460) ENDIF ; TOOLCHAIN
                                        (0461) 
                                        (0462)     ;---------------------------------
                                        (0463)     ; Library Access to Global Parms
                                        (0464)     ;---------------------------------
                                        (0465)     ;
                                        (0466)  bGetPowerSetting:
                                        (0467) _bGetPowerSetting:
                                        (0468)     ; Synthesize the "power setting" value used by chips with SlowIMO mode.
                                        (0469)     ; Returns value of POWER_SETTING in the A register.
                                        (0470)     ; No inputs. No Side Effects.
                                        (0471)     ;
                                        (0472) IF ( SUPPLY_VOLTAGE )            ; 1 means 5.0V
00D4: 50 10    MOV   A,0x10             (0473)     mov   A, POWER_SET_5V0_24MHZ   ; Supply & Internal Main Oscillator speed
                                        (0474) ELSE        
                                        (0475)     mov   A, POWER_SET_3V3_24MHZ   ; Supply & Internal Main Oscillator speed
                                        (0476) ENDIF
00D6: 7F       RET                      (0477)     ret
                                        (0478) 
                                        (0479) IF	(TOOLCHAIN & HITECH)
                                        (0480) ELSE
                                        (0481)     ;---------------------------------
                                        (0482)     ; Order Critical RAM & ROM AREAs
                                        (0483)     ;---------------------------------
                                        (0484)     ;  'TOP' is all that has been defined so far...
                                        (0485) 
                                        (0486)     ;  ROM AREAs for C CONST, static & global items
                                        (0487)     ;
                                        (0488)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0489)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0490) __idata_start:
                                        (0491) 
                                        (0492)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0493) __func_lit_start:
                                        (0494) 
                                        (0495)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0496)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0497) 
                                        (0498)     ; CODE segment for general use
                                        (0499)     ;
                                        (0500)     AREA text (ROM, REL, CON)
                                        (0501) __text_start:
                                        (0502) 
                                        (0503)     ; RAM area usage
                                        (0504)     ;
                                        (0505)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0506) __data_start:
                                        (0507) 
                                        (0508)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0509)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0510)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0511) __bss_start:
                                        (0512) 
                                        (0513) ENDIF ; TOOLCHAIN
                                        (0514) 
                                        (0515) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.2946
0202: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_robottiprojekti_Bank1
                                        (0019) export LoadConfigTBL_robottiprojekti_Bank0
                                        (0020) export LoadConfigTBL_robottiprojekti_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_robottiprojekti_Bank0:
                                        (0023) ;  Instance name ADCINC_1, User Module ADCINC
                                        (0024) ;       Instance name ADCINC_1, Block Name ADC(ASC10)
                                        (0025) 	db		80h, 90h		;ADCINC_1_AtoDcr0(ASC10CR0)
                                        (0026) 	db		81h, 00h		;ADCINC_1_AtoDcr1(ASC10CR1)
                                        (0027) 	db		82h, 60h		;ADCINC_1_AtoDcr2(ASC10CR2)
                                        (0028) 	db		83h, f0h		;ADCINC_1_AtoDcr3(ASC10CR3)
                                        (0029) ;       Instance name ADCINC_1, Block Name PWM(DCB03)
                                        (0030) 	db		2fh, 00h		;ADCINC_1_PWMcr0(DCB03CR0)
                                        (0031) 	db		2dh, 00h		;ADCINC_1_PWMdr1(DCB03DR1)
                                        (0032) 	db		2eh, 01h		;ADCINC_1_PWMdr2(DCB03DR2)
                                        (0033) ;  Instance name LCD, User Module LCD
                                        (0034) ;  Instance name PGA, User Module PGA
                                        (0035) ;       Instance name PGA, Block Name GAIN(ACB00)
                                        (0036) 	db		71h, fdh		;PGA_GAIN_CR0(ACB00CR0)
                                        (0037) 	db		72h, 21h		;PGA_GAIN_CR1(ACB00CR1)
                                        (0038) 	db		73h, 20h		;PGA_GAIN_CR2(ACB00CR2)
                                        (0039) 	db		70h, 00h		;PGA_GAIN_CR3(ACB00CR3)
                                        (0040) ;  Instance name PWM8_OIKEA, User Module PWM8
                                        (0041) ;       Instance name PWM8_OIKEA, Block Name PWM8(DBB01)
                                        (0042) 	db		27h, 00h		;PWM8_OIKEA_CONTROL_REG(DBB01CR0)
                                        (0043) 	db		25h, c7h		;PWM8_OIKEA_PERIOD_REG(DBB01DR1)
                                        (0044) 	db		26h, 00h		;PWM8_OIKEA_COMPARE_REG(DBB01DR2)
                                        (0045) ;  Instance name PWM8_VASEN, User Module PWM8
                                        (0046) ;       Instance name PWM8_VASEN, Block Name PWM8(DBB00)
                                        (0047) 	db		23h, 00h		;PWM8_VASEN_CONTROL_REG(DBB00CR0)
                                        (0048) 	db		21h, c7h		;PWM8_VASEN_PERIOD_REG(DBB00DR1)
                                        (0049) 	db		22h, 00h		;PWM8_VASEN_COMPARE_REG(DBB00DR2)
                                        (0050) ;  Instance name Timer8, User Module Timer8
                                        (0051) ;       Instance name Timer8, Block Name TIMER8(DCB02)
                                        (0052) 	db		2bh, 04h		;Timer8_CONTROL_REG(DCB02CR0)
                                        (0053) 	db		29h, 63h		;Timer8_PERIOD_REG(DCB02DR1)
                                        (0054) 	db		2ah, 00h		;Timer8_COMPARE_REG(DCB02DR2)
                                        (0055) ;  Instance name TimerUA, User Module Timer8
                                        (0056) ;       Instance name TimerUA, Block Name TIMER8(DBB10)
                                        (0057) 	db		33h, 04h		;TimerUA_CONTROL_REG(DBB10CR0)
                                        (0058) 	db		31h, 13h		;TimerUA_PERIOD_REG(DBB10DR1)
                                        (0059) 	db		32h, 00h		;TimerUA_COMPARE_REG(DBB10DR2)
                                        (0060) ;  Global Register values Bank 0
                                        (0061) 	db		60h, 2bh		; AnalogColumnInputSelect register (AMX_IN)
                                        (0062) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0063) 	db		63h, 15h		; AnalogReferenceControl register (ARF_CR)
                                        (0064) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0065) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0066) 	db		e7h, 03h		; DecimatorControl_1 register (DEC_CR1)
                                        (0067) 	db		d6h, 00h		; I2CConfig register (I2CCFG)
                                        (0068) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0069) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0070) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0071) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0072) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0073) 	db		b5h, 33h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0074) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0075) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0076) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0077) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0078) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0079) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0080) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0081) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0082) 	db		ffh
                                        (0083) LoadConfigTBL_robottiprojekti_Bank1:
                                        (0084) ;  Instance name ADCINC_1, User Module ADCINC
                                        (0085) ;       Instance name ADCINC_1, Block Name ADC(ASC10)
                                        (0086) ;       Instance name ADCINC_1, Block Name PWM(DCB03)
                                        (0087) 	db		2ch, 31h		;ADCINC_1_PWMfn(DCB03FN)
                                        (0088) 	db		2dh, 15h		;ADCINC_1_PWMsl(DCB03IN)
                                        (0089) 	db		2eh, 40h		;ADCINC_1_PWMos(DCB03OU)
                                        (0090) ;  Instance name LCD, User Module LCD
                                        (0091) ;  Instance name PGA, User Module PGA
                                        (0092) ;       Instance name PGA, Block Name GAIN(ACB00)
                                        (0093) ;  Instance name PWM8_OIKEA, User Module PWM8
                                        (0094) ;       Instance name PWM8_OIKEA, Block Name PWM8(DBB01)
                                        (0095) 	db		24h, 21h		;PWM8_OIKEA_FUNC_REG(DBB01FN)
                                        (0096) 	db		25h, 11h		;PWM8_OIKEA_INPUT_REG(DBB01IN)
                                        (0097) 	db		26h, 45h		;PWM8_OIKEA_OUTPUT_REG(DBB01OU)
                                        (0098) ;  Instance name PWM8_VASEN, User Module PWM8
                                        (0099) ;       Instance name PWM8_VASEN, Block Name PWM8(DBB00)
                                        (0100) 	db		20h, 21h		;PWM8_VASEN_FUNC_REG(DBB00FN)
                                        (0101) 	db		21h, 11h		;PWM8_VASEN_INPUT_REG(DBB00IN)
                                        (0102) 	db		22h, 44h		;PWM8_VASEN_OUTPUT_REG(DBB00OU)
                                        (0103) ;  Instance name Timer8, User Module Timer8
                                        (0104) ;       Instance name Timer8, Block Name TIMER8(DCB02)
                                        (0105) 	db		28h, 20h		;Timer8_FUNC_REG(DCB02FN)
                                        (0106) 	db		29h, 01h		;Timer8_INPUT_REG(DCB02IN)
                                        (0107) 	db		2ah, 40h		;Timer8_OUTPUT_REG(DCB02OU)
                                        (0108) ;  Instance name TimerUA, User Module Timer8
                                        (0109) ;       Instance name TimerUA, Block Name TIMER8(DBB10)
                                        (0110) 	db		30h, 20h		;TimerUA_FUNC_REG(DBB10FN)
                                        (0111) 	db		31h, 05h		;TimerUA_INPUT_REG(DBB10IN)
                                        (0112) 	db		32h, 40h		;TimerUA_OUTPUT_REG(DBB10OU)
                                        (0113) ;  Global Register values Bank 1
                                        (0114) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0115) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0116) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0117) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0118) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0119) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0120) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0121) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0122) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0123) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0124) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0125) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0126) 	db		e1h, b9h		; OscillatorControl_1 register (OSC_CR1)
                                        (0127) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0128) 	db		dfh, 13h		; OscillatorControl_3 register (OSC_CR3)
                                        (0129) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0130) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0131) 	db		ffh
                                        (0132) AREA psoc_config(rom, rel)
                                        (0133) LoadConfigTBL_robottiprojekti_Ordered:
                                        (0134) ;  Ordered Global Register values
                                        (0135) 	M8C_SetBank0
0204: 62 00 00 MOV   REG[0x0],0x0       (0136) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0207: 71 10    OR    F,0x10             
                                        (0137) 	M8C_SetBank1
0209: 62 00 73 MOV   REG[0x0],0x73      (0138) 	mov	reg[00h], 73h		; Port_0_DriveMode_0 register (PRT0DM0)
020C: 62 01 8C MOV   REG[0x1],0x8C      (0139) 	mov	reg[01h], 8ch		; Port_0_DriveMode_1 register (PRT0DM1)
020F: 70 EF    AND   F,0xEF             
                                        (0140) 	M8C_SetBank0
0211: 62 03 8C MOV   REG[0x3],0x8C      (0141) 	mov	reg[03h], 8ch		; Port_0_DriveMode_2 register (PRT0DM2)
0214: 62 02 33 MOV   REG[0x2],0x33      (0142) 	mov	reg[02h], 33h		; Port_0_GlobalSelect register (PRT0GS)
0217: 71 10    OR    F,0x10             
                                        (0143) 	M8C_SetBank1
0219: 62 02 00 MOV   REG[0x2],0x0       (0144) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
021C: 62 03 00 MOV   REG[0x3],0x0       (0145) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
021F: 70 EF    AND   F,0xEF             
                                        (0146) 	M8C_SetBank0
0221: 62 01 00 MOV   REG[0x1],0x0       (0147) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
0224: 62 04 00 MOV   REG[0x4],0x0       (0148) 	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
0227: 71 10    OR    F,0x10             
                                        (0149) 	M8C_SetBank1
0229: 62 04 00 MOV   REG[0x4],0x0       (0150) 	mov	reg[04h], 00h		; Port_1_DriveMode_0 register (PRT1DM0)
022C: 62 05 FF MOV   REG[0x5],0xFF      (0151) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
022F: 70 EF    AND   F,0xEF             
                                        (0152) 	M8C_SetBank0
0231: 62 07 FF MOV   REG[0x7],0xFF      (0153) 	mov	reg[07h], ffh		; Port_1_DriveMode_2 register (PRT1DM2)
0234: 62 06 00 MOV   REG[0x6],0x0       (0154) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0237: 71 10    OR    F,0x10             
                                        (0155) 	M8C_SetBank1
0239: 62 06 00 MOV   REG[0x6],0x0       (0156) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
023C: 62 07 00 MOV   REG[0x7],0x0       (0157) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
023F: 70 EF    AND   F,0xEF             
                                        (0158) 	M8C_SetBank0
0241: 62 05 00 MOV   REG[0x5],0x0       (0159) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
0244: 62 08 00 MOV   REG[0x8],0x0       (0160) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0247: 71 10    OR    F,0x10             
                                        (0161) 	M8C_SetBank1
0249: 62 08 7F MOV   REG[0x8],0x7F      (0162) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
024C: 62 09 80 MOV   REG[0x9],0x80      (0163) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
024F: 70 EF    AND   F,0xEF             
                                        (0164) 	M8C_SetBank0
0251: 62 0B 80 MOV   REG[0xB],0x80      (0165) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
0254: 62 0A 00 MOV   REG[0xA],0x0       (0166) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0257: 71 10    OR    F,0x10             
                                        (0167) 	M8C_SetBank1
0259: 62 0A 00 MOV   REG[0xA],0x0       (0168) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
025C: 62 0B 00 MOV   REG[0xB],0x0       (0169) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
025F: 70 EF    AND   F,0xEF             
                                        (0170) 	M8C_SetBank0
0261: 62 09 00 MOV   REG[0x9],0x0       (0171) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
0264: 62 0C 00 MOV   REG[0xC],0x0       (0172) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0267: 71 10    OR    F,0x10             
                                        (0173) 	M8C_SetBank1
0269: 62 0C 00 MOV   REG[0xC],0x0       (0174) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
026C: 62 0D 00 MOV   REG[0xD],0x0       (0175) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
026F: 70 EF    AND   F,0xEF             
                                        (0176) 	M8C_SetBank0
0271: 62 0F 00 MOV   REG[0xF],0x0       (0177) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
0274: 62 0E 00 MOV   REG[0xE],0x0       (0178) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0277: 71 10    OR    F,0x10             
                                        (0179) 	M8C_SetBank1
0279: 62 0E 00 MOV   REG[0xE],0x0       (0180) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
027C: 62 0F 00 MOV   REG[0xF],0x0       (0181) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
027F: 70 EF    AND   F,0xEF             
                                        (0182) 	M8C_SetBank0
0281: 62 0D 00 MOV   REG[0xD],0x0       (0183) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
0284: 62 10 00 MOV   REG[0x10],0x0      (0184) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
0287: 71 10    OR    F,0x10             
                                        (0185) 	M8C_SetBank1
0289: 62 10 00 MOV   REG[0x10],0x0      (0186) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
028C: 62 11 00 MOV   REG[0x11],0x0      (0187) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
028F: 70 EF    AND   F,0xEF             
                                        (0188) 	M8C_SetBank0
0291: 62 13 00 MOV   REG[0x13],0x0      (0189) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
0294: 62 12 00 MOV   REG[0x12],0x0      (0190) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
0297: 71 10    OR    F,0x10             
                                        (0191) 	M8C_SetBank1
0299: 62 12 00 MOV   REG[0x12],0x0      (0192) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
029C: 62 13 00 MOV   REG[0x13],0x0      (0193) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
029F: 70 EF    AND   F,0xEF             
                                        (0194) 	M8C_SetBank0
02A1: 62 11 00 MOV   REG[0x11],0x0      (0195) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
02A4: 62 14 00 MOV   REG[0x14],0x0      (0196) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
02A7: 71 10    OR    F,0x10             
                                        (0197) 	M8C_SetBank1
02A9: 62 14 00 MOV   REG[0x14],0x0      (0198) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
02AC: 62 15 00 MOV   REG[0x15],0x0      (0199) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
02AF: 70 EF    AND   F,0xEF             
                                        (0200) 	M8C_SetBank0
02B1: 62 17 00 MOV   REG[0x17],0x0      (0201) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
02B4: 62 16 00 MOV   REG[0x16],0x0      (0202) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
02B7: 71 10    OR    F,0x10             
                                        (0203) 	M8C_SetBank1
02B9: 62 16 00 MOV   REG[0x16],0x0      (0204) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
02BC: 62 17 00 MOV   REG[0x17],0x0      (0205) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
02BF: 70 EF    AND   F,0xEF             
                                        (0206) 	M8C_SetBank0
02C1: 62 15 00 MOV   REG[0x15],0x0      (0207) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
02C4: 70 EF    AND   F,0xEF             
                                        (0208) 	M8C_SetBank0
02C6: 7F       RET                      (0209) 	ret
                                        (0210) 
                                        (0211) 
                                        (0212) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_robottiprojekti
                                        (0026) export _LoadConfig_robottiprojekti
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
02C7: 55 17 00 MOV   [0x17],0x0         (0065) 	mov		[Port_2_Data_SHADE], 0h
02CA: 55 18 7F MOV   [0x18],0x7F        (0066) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
02CD: 55 19 80 MOV   [0x19],0x80        (0067) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0068) 
02D0: 7C 02 D7 LCALL 0x02D7             (0069) 	lcall	LoadConfig_robottiprojekti
02D3: 7C 02 02 LCALL 0x0202             (0070) 	lcall	LoadConfigTBL_robottiprojekti_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
02D6: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration robottiprojekti
                                        (0078) ;
                                        (0079) ;    Load configuration registers for robottiprojekti.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_robottiprojekti:
                                        (0096)  LoadConfig_robottiprojekti:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
02D7: 10       PUSH  X                  (0099) 	push	x
02D8: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
02DA: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
02DC: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
02DD: 50 01    MOV   A,0x1              (0104)     mov     A, >LoadConfigTBL_robottiprojekti_Bank0
02DF: 57 5C    MOV   X,0x5C             (0105)     mov     X, <LoadConfigTBL_robottiprojekti_Bank0
02E1: 7C 02 F2 LCALL 0x02F2             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
02E4: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
02E6: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
02E7: 50 01    MOV   A,0x1              (0111)     mov     A, >LoadConfigTBL_robottiprojekti_Bank1
02E9: 57 B5    MOV   X,0xB5             (0112)     mov     X, <LoadConfigTBL_robottiprojekti_Bank1
02EB: 7C 02 F2 LCALL 0x02F2             (0113)     lcall   LoadConfig              ; Load the bank 1 values
02EE: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
02F0: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
02F1: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
02F2: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
02F4: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
02F5: 08       PUSH  A                  (0143)     push    A
02F6: 4F       MOV   X,SP               (0144)     mov     X, SP
02F7: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
02FA: D0 04    JNC   0x02FF             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
02FC: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
02FF: 18       POP   A                  (0149)     pop     A
0300: 20       POP   X                  (0150)     pop     X
0301: 70 EF    AND   F,0xEF             
0303: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
0306: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
0307: 08       PUSH  A                  (0156)     push    A
0308: 28       ROMX                     (0157)     romx                            ; Load register address from table
0309: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
030B: A0 1F    JZ    0x032B             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
030D: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
030E: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
0311: A0 03    JZ    0x0315             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
0313: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
0315: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
0317: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
0318: 20       POP   X                  (0167)     pop     X
0319: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
031A: 09 00    ADC   A,0x0              (0169)     adc     A, 0
031C: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
031D: 08       PUSH  A                  (0171)     push    A
031E: 28       ROMX                     (0172)     romx                            ; load config data from the table
031F: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
0320: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
0322: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
0324: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
0325: 20       POP   X                  (0177)     pop     X
0326: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
0327: 09 00    ADC   A,0x0              (0179)     adc     A, 0
0329: 8F D7    JMP   0x0301             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
032B: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
032D: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\timeruaint.asm                (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: TimerUAINT.asm
                                        (0004) ;;   Version: 2.70, Updated on 2013/5/19 at 10:44:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer8 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "TimerUA.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _TimerUA_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _TimerUA_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _TimerUA_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
032E: 7D 09 63 LJMP  _TimerUAInterrupt  (0083)    ljmp _TimerUAInterrupt
                                        (0084)    
                                        (0085)    ;---------------------------------------------------
                                        (0086)    ; Insert a lcall to a C function above this banner
                                        (0087)    ; and un-comment the lines between these banners
                                        (0088)    ;---------------------------------------------------
                                        (0089)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0090) 
0331: 7E       RETI                     (0091)    reti
                                        (0092) 
                                        (0093) 
                                        (0094) ; end of file TimerUAINT.asm
FILE: lib\timer8int.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer8INT.asm
                                        (0004) ;;   Version: 2.70, Updated on 2013/5/19 at 10:44:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer8 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "Timer8.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _Timer8_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _Timer8_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _Timer8_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
0332: 7D 09 56 LJMP  _TimerInterrupt    (0083)    ljmp _TimerInterrupt
                                        (0084)    
                                        (0085)    ;---------------------------------------------------
                                        (0086)    ; Insert a lcall to a C function above this banner
                                        (0087)    ; and un-comment the lines between these banners
                                        (0088)    ;---------------------------------------------------
                                        (0089)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0090) 
0335: 7E       RETI                     (0091)    reti
                                        (0092) 
                                        (0093) 
                                        (0094) ; end of file Timer8INT.asm
FILE: lib\timer8.asm                    (0001) ;;*****************************************************************************
0336: 43 E1 04 OR    REG[0xE1],0x4      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer8.asm
                                        (0004) ;;   Version: 2.70, Updated on 2013/5/19 at 10:44:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer8 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Timer8.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Timer8_EnableInt
                                        (0030) export _Timer8_EnableInt
                                        (0031) export  Timer8_DisableInt
                                        (0032) export _Timer8_DisableInt
                                        (0033) export  Timer8_Start
                                        (0034) export _Timer8_Start
                                        (0035) export  Timer8_Stop
                                        (0036) export _Timer8_Stop
                                        (0037) export  Timer8_WritePeriod
                                        (0038) export _Timer8_WritePeriod
                                        (0039) export  Timer8_WriteCompareValue
                                        (0040) export _Timer8_WriteCompareValue
                                        (0041) export  Timer8_bReadCompareValue
                                        (0042) export _Timer8_bReadCompareValue
                                        (0043) export  Timer8_bReadTimer
                                        (0044) export _Timer8_bReadTimer
                                        (0045) export  Timer8_bReadTimerSaveCV
                                        (0046) export _Timer8_bReadTimerSaveCV
                                        (0047) 
                                        (0048) ; The following functions are deprecated and subject to omission in future releases
                                        (0049) ;
                                        (0050) export  bTimer8_ReadCompareValue  ; deprecated
                                        (0051) export _bTimer8_ReadCompareValue  ; deprecated
                                        (0052) export  bTimer8_ReadTimer         ; deprecated
                                        (0053) export _bTimer8_ReadTimer         ; deprecated
                                        (0054) export  bTimer8_ReadTimerSaveCV   ; deprecated
                                        (0055) export _bTimer8_ReadTimerSaveCV   ; deprecated
                                        (0056) 
                                        (0057) export  bTimer8_ReadCounter       ; obsolete
                                        (0058) export _bTimer8_ReadCounter       ; obsolete
                                        (0059) export  bTimer8_CaptureCounter    ; obsolete
                                        (0060) export _bTimer8_CaptureCounter    ; obsolete
                                        (0061) 
                                        (0062) 
                                        (0063) AREA robottiprojekti_RAM (RAM,REL)
                                        (0064) 
                                        (0065) ;-----------------------------------------------
                                        (0066) ;  Constant Definitions
                                        (0067) ;-----------------------------------------------
                                        (0068) 
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: Timer8_EnableInt
                                        (0080) ;
                                        (0081) ;  DESCRIPTION:
                                        (0082) ;     Enables this timer's interrupt by setting the interrupt enable mask bit
                                        (0083) ;     associated with this User Module. This function has no effect until and
                                        (0084) ;     unless the global interrupts are enabled (for example by using the
                                        (0085) ;     macro M8C_EnableGInt).
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:    None.
                                        (0089) ;  RETURNS:      Nothing.
                                        (0090) ;  SIDE EFFECTS: 
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097)  Timer8_EnableInt:
                                        (0098) _Timer8_EnableInt:
                                        (0099)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0100)    Timer8_EnableInt_M
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
0339: 7F       RET                      (0102)    ret
033A: 41 E1 FB AND   REG[0xE1],0xFB     
                                        (0103) 
                                        (0104) .ENDSECTION
                                        (0105) 
                                        (0106) 
                                        (0107) .SECTION
                                        (0108) ;-----------------------------------------------------------------------------
                                        (0109) ;  FUNCTION NAME: Timer8_DisableInt
                                        (0110) ;
                                        (0111) ;  DESCRIPTION:
                                        (0112) ;     Disables this timer's interrupt by clearing the interrupt enable
                                        (0113) ;     mask bit associated with this User Module.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115) ;
                                        (0116) ;  ARGUMENTS:    None
                                        (0117) ;  RETURNS:      Nothing
                                        (0118) ;  SIDE EFFECTS: 
                                        (0119) ;    The A and X registers may be modified by this or future implementations
                                        (0120) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0121) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0122) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0123) ;    functions.
                                        (0124) ;
                                        (0125)  Timer8_DisableInt:
                                        (0126) _Timer8_DisableInt:
                                        (0127)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0128)    Timer8_DisableInt_M
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_1
033D: 7F       RET                      (0130)    ret
033E: 43 2B 01 OR    REG[0x2B],0x1      
                                        (0131) 
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) 
                                        (0135) .SECTION
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;  FUNCTION NAME: Timer8_Start
                                        (0138) ;
                                        (0139) ;  DESCRIPTION:
                                        (0140) ;     Sets the start bit in the Control register of this user module.  The
                                        (0141) ;     timer will begin counting on the next input clock.
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:    None
                                        (0145) ;  RETURNS:      Nothing
                                        (0146) ;  SIDE EFFECTS: 
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  Timer8_Start:
                                        (0154) _Timer8_Start:
                                        (0155)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0156)    Timer8_Start_M
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_1
0341: 7F       RET                      (0158)    ret
0342: 41 2B FE AND   REG[0x2B],0xFE     
                                        (0159) 
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: Timer8_Stop
                                        (0166) ;
                                        (0167) ;  DESCRIPTION:
                                        (0168) ;     Disables timer operation by clearing the start bit in the Control
                                        (0169) ;     register.
                                        (0170) ;-----------------------------------------------------------------------------
                                        (0171) ;
                                        (0172) ;  ARGUMENTS:    None
                                        (0173) ;  RETURNS:      Nothing
                                        (0174) ;  SIDE EFFECTS: 
                                        (0175) ;    The A and X registers may be modified by this or future implementations
                                        (0176) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0177) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0178) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0179) ;    functions.
                                        (0180) ;
                                        (0181)  Timer8_Stop:
                                        (0182) _Timer8_Stop:
                                        (0183)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0184)    Timer8_Stop_M
                                        (0185)    RAM_EPILOGUE RAM_USE_CLASS_1
0345: 7F       RET                      (0186)    ret
                                        (0187) 
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: Timer8_WritePeriod
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;     Write the 8-bit period value into the Period register (DR1). If the
                                        (0197) ;     Timer user module is stopped, then this value will also be latched
                                        (0198) ;     into the Count register (DR0).
                                        (0199) ;-----------------------------------------------------------------------------
                                        (0200) ;
                                        (0201) ;  ARGUMENTS: fastcall16 BYTE bPeriodValue (passed in A)
                                        (0202) ;  RETURNS:   Nothing
                                        (0203) ;  SIDE EFFECTS: 
                                        (0204) ;    The A and X registers may be modified by this or future implementations
                                        (0205) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0206) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0207) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0208) ;    functions.
                                        (0209) ;
                                        (0210)  Timer8_WritePeriod:
                                        (0211) _Timer8_WritePeriod:
                                        (0212)    RAM_PROLOGUE RAM_USE_CLASS_1
0346: 60 29    MOV   REG[0x29],A        (0213)    mov   reg[Timer8_PERIOD_REG], A
                                        (0214)    RAM_EPILOGUE RAM_USE_CLASS_1
0348: 7F       RET                      (0215)    ret
                                        (0216) 
                                        (0217) .ENDSECTION
                                        (0218) 
                                        (0219) 
                                        (0220) .SECTION
                                        (0221) ;-----------------------------------------------------------------------------
                                        (0222) ;  FUNCTION NAME: Timer8_WriteCompareValue
                                        (0223) ;
                                        (0224) ;  DESCRIPTION:
                                        (0225) ;     Writes compare value into the Compare register (DR2).
                                        (0226) ;
                                        (0227) ;     NOTE! The Timer user module must be STOPPED in order to write the
                                        (0228) ;           Compare register. (Call Timer8_Stop to disable).
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:    fastcall16 BYTE bCompareValue (passed in A)
                                        (0232) ;  RETURNS:      Nothing
                                        (0233) ;  SIDE EFFECTS: 
                                        (0234) ;    The A and X registers may be modified by this or future implementations
                                        (0235) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0236) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0237) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0238) ;    functions.
                                        (0239) ;
                                        (0240)  Timer8_WriteCompareValue:
                                        (0241) _Timer8_WriteCompareValue:
                                        (0242)    RAM_PROLOGUE RAM_USE_CLASS_1
0349: 60 2A    MOV   REG[0x2A],A        (0243)    mov   reg[Timer8_COMPARE_REG], A
                                        (0244)    RAM_EPILOGUE RAM_USE_CLASS_1
034B: 7F       RET                      (0245)    ret
                                        (0246) 
                                        (0247) .ENDSECTION
                                        (0248) 
                                        (0249) 
                                        (0250) .SECTION
                                        (0251) ;-----------------------------------------------------------------------------
                                        (0252) ;  FUNCTION NAME: Timer8_bReadCompareValue
                                        (0253) ;
                                        (0254) ;  DESCRIPTION:
                                        (0255) ;     Reads the Compare register.
                                        (0256) ;-----------------------------------------------------------------------------
                                        (0257) ;
                                        (0258) ;  ARGUMENTS:    None
                                        (0259) ;  RETURNS:      fastcall16 BYTE bCompareValue (value of DR2 in the A register)
                                        (0260) ;  SIDE EFFECTS: 
                                        (0261) ;    The A and X registers may be modified by this or future implementations
                                        (0262) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0263) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0264) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0265) ;    functions.
                                        (0266) ;
                                        (0267)  Timer8_bReadCompareValue:
                                        (0268) _Timer8_bReadCompareValue:
                                        (0269)  bTimer8_ReadCompareValue:                       ; this name deprecated
                                        (0270) _bTimer8_ReadCompareValue:                       ; this name deprecated
                                        (0271)    RAM_PROLOGUE RAM_USE_CLASS_1
034C: 5D 2A    MOV   A,REG[0x2A]        (0272)    mov   A, reg[Timer8_COMPARE_REG]
                                        (0273)    RAM_EPILOGUE RAM_USE_CLASS_1
034E: 7F       RET                      (0274)    ret
                                        (0275) 
                                        (0276) .ENDSECTION
                                        (0277) 
                                        (0278) 
                                        (0279) .SECTION
                                        (0280) ;-----------------------------------------------------------------------------
                                        (0281) ;  FUNCTION NAME: Timer8_bReadTimerSaveCV
                                        (0282) ;
                                        (0283) ;  DESCRIPTION:
                                        (0284) ;     Returns the value in the Count register (DR0), preserving the
                                        (0285) ;     value in the compare register (DR2).
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 BYTE bCount (value of DR0 in the A register)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) May cause an interrupt, if interrupt on Compare is enabled.
                                        (0292) ;     2) If enabled, Global interrupts are momentarily disabled.
                                        (0293) ;     3) The user module is stopped momentarily while the compare value is
                                        (0294) ;        restored.  This may cause the Count register to miss one or more
                                        (0295) ;        counts depending on the input clock speed.
                                        (0296) ;     4) The A and X registers may be modified by this or future implementations
                                        (0297) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0298) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0299) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0300) ;        functions.
                                        (0301) ;
                                        (0302) ;  THEORY of OPERATION:
                                        (0303) ;     1) Read and save the Compare register.
                                        (0304) ;     2) Read the Count register, causing its data to be latched into
                                        (0305) ;        the Compare register.
                                        (0306) ;     3) Read and save the Counter value, now in the Compare register,
                                        (0307) ;        to the buffer.
                                        (0308) ;     4) Disable global interrupts
                                        (0309) ;     5) Halt the timer
                                        (0310) ;     6) Restore the Compare register values
                                        (0311) ;     7) Start the Timer again
                                        (0312) ;     8) Restore global interrupt state
                                        (0313) ;
                                        (0314)  Timer8_bReadTimerSaveCV:
                                        (0315) _Timer8_bReadTimerSaveCV:
                                        (0316)  bTimer8_ReadTimerSaveCV:                        ; this name deprecated
                                        (0317) _bTimer8_ReadTimerSaveCV:                        ; this name deprecated
                                        (0318)  bTimer8_ReadCounter:                            ; this name deprecated
                                        (0319) _bTimer8_ReadCounter:                            ; this name deprecated
                                        (0320) 
                                        (0321) CpuFlags:      equ   0
                                        (0322) bCount:        equ   1
                                        (0323) 
                                        (0324)    RAM_PROLOGUE RAM_USE_CLASS_2
034F: 4F       MOV   X,SP               (0325)    mov   X, SP                                   ; X <- stack frame pointer
0350: 38 02    ADD   SP,0x2             (0326)    add   SP, 2                                   ; Reserve space for flags, count
0352: 5D 2B    MOV   A,REG[0x2B]        (0327)    mov   A, reg[Timer8_CONTROL_REG]              ; save the Control register
0354: 08       PUSH  A                  (0328)    push  A
0355: 5D 2A    MOV   A,REG[0x2A]        (0329)    mov   A, reg[Timer8_COMPARE_REG]              ; save the Compare register
0357: 08       PUSH  A                  (0330)    push  A
0358: 5D 28    MOV   A,REG[0x28]        (0331)    mov   A, reg[Timer8_COUNTER_REG]              ; synchronous copy DR2 <- DR0
                                        (0332)                                                  ; This may cause an interrupt!
035A: 5D 2A    MOV   A,REG[0x2A]        (0333)    mov   A, reg[Timer8_COMPARE_REG]              ; Now grab DR2 (DR0) and save
035C: 54 01    MOV   [X+1],A            (0334)    mov   [X+bCount], A
035E: 50 00    MOV   A,0x0              (0335)    mov   A, 0                                    ; Guess the global interrupt state
0360: 49 F7 01 TST   REG[0xF7],0x1      (0336)    tst   reg[CPU_F], FLAG_GLOBAL_IE              ; Currently Disabled?
0363: A0 03    JZ    0x0367             (0337)    jz    .SetupStatusFlag                        ;   Yes, guess was correct
0365: 50 01    MOV   A,0x1              (0338)    mov   A, FLAG_GLOBAL_IE                       ;    No, modify our guess
                                        (0339) .SetupStatusFlag:                                ; and ...
0367: 54 00    MOV   [X+0],A            (0340)    mov   [X+CpuFlags], A                         ;   StackFrame[0] <- Flag Reg image
0369: 70 FE    AND   F,0xFE             
036B: 41 2B FE AND   REG[0x2B],0xFE     
                                        (0341)    M8C_DisableGInt                               ; Disable interrupts globally
                                        (0342)    Timer8_Stop_M                                 ; Stop the timer
036E: 18       POP   A                  (0343)    pop   A                                       ; Restore the Compare register
036F: 60 2A    MOV   REG[0x2A],A        (0344)    mov   reg[Timer8_COMPARE_REG], A
0371: 18       POP   A                  (0345)    pop   A                                       ; restore start state of the timer
0372: 60 2B    MOV   REG[0x2B],A        (0346)    mov   reg[Timer8_CONTROL_REG], A
0374: 18       POP   A                  (0347)    pop   A                                       ; Return result stored in stack frame
                                        (0348)    RAM_EPILOGUE RAM_USE_CLASS_2
0375: 7E       RETI                     (0349)    reti                                          ; Flag Reg <- StackFrame[0]
                                        (0350) 
                                        (0351) .ENDSECTION
                                        (0352) 
                                        (0353) 
                                        (0354) .SECTION
                                        (0355) ;-----------------------------------------------------------------------------
                                        (0356) ;  FUNCTION NAME: Timer8_bReadTimer
                                        (0357) ;
                                        (0358) ;  DESCRIPTION:
                                        (0359) ;     Performs a software capture of the Count register.  A synchronous
                                        (0360) ;     read of the Count register is performed.  The timer is NOT stopped.
                                        (0361) ;
                                        (0362) ;     WARNING - this will cause loss of data in the Compare register.
                                        (0363) ;-----------------------------------------------------------------------------
                                        (0364) ;
                                        (0365) ;  ARGUMENTS:    None
                                        (0366) ;  RETURNS:      fastcall16 BYTE bCount, (value of DR0 in the A register)
                                        (0367) ;  SIDE EFFECTS:
                                        (0368) ;    May cause an interrupt.
                                        (0369) ;
                                        (0370) ;    The A and X registers may be modified by this or future implementations
                                        (0371) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0372) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0373) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0374) ;    functions.
                                        (0375) ;
                                        (0376) ;  THEORY of OPERATION:
                                        (0377) ;     1) Read the Count register - this causes the count value to be
                                        (0378) ;        latched into the Compare register.
                                        (0379) ;     2) Read and return the Count register values from the Compare
                                        (0380) ;        registers into the return buffer.
                                        (0381) ;
                                        (0382)  Timer8_bReadTimer:
                                        (0383) _Timer8_bReadTimer:
                                        (0384)  bTimer8_ReadTimer:                              ; this name deprecated
                                        (0385) _bTimer8_ReadTimer:                              ; this name deprecated
                                        (0386)  bTimer8_CaptureCounter:                         ; this name deprecated
                                        (0387) _bTimer8_CaptureCounter:                         ; this name deprecated
                                        (0388) 
                                        (0389)    RAM_PROLOGUE RAM_USE_CLASS_1
0376: 5D 28    MOV   A,REG[0x28]        (0390)    mov   A, reg[Timer8_COUNTER_REG]              ; synchronous copy DR2 <- DR0
                                        (0391)                                                  ; This may cause an interrupt!
0378: 5D 2A    MOV   A,REG[0x2A]        (0392)    mov   A, reg[Timer8_COMPARE_REG]              ; Return DR2 (actually DR0)
                                        (0393)    RAM_EPILOGUE RAM_USE_CLASS_1
037A: 7F       RET                      (0394)    ret
                                        (0395) 
                                        (0396) .ENDSECTION
                                        (0397) 
                                        (0398) ; End of File Timer8.asm
FILE: lib\pwm8_vasenint.asm             (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM8_VASENINT.asm
                                        (0004) ;;   Version: 2.60, Updated on 2013/5/19 at 10:44:7
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM8 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "PWM8_VASEN.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _PWM8_VASEN_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _PWM8_VASEN_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _PWM8_VASEN_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
037B: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file PWM8_VASENINT.asm
FILE: lib\pwm8_vasen.asm                (0001) ;;*****************************************************************************
037C: 43 E1 01 OR    REG[0xE1],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM8_VASEN.asm
                                        (0004) ;;   Version: 2.60, Updated on 2013/5/19 at 10:44:7
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM8 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM8_VASEN.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM8_VASEN_EnableInt
                                        (0030) export _PWM8_VASEN_EnableInt
                                        (0031) export  PWM8_VASEN_DisableInt
                                        (0032) export _PWM8_VASEN_DisableInt
                                        (0033) export  PWM8_VASEN_Start
                                        (0034) export _PWM8_VASEN_Start
                                        (0035) export  PWM8_VASEN_Stop
                                        (0036) export _PWM8_VASEN_Stop
                                        (0037) export  PWM8_VASEN_WritePeriod
                                        (0038) export _PWM8_VASEN_WritePeriod
                                        (0039) export  PWM8_VASEN_WritePulseWidth
                                        (0040) export _PWM8_VASEN_WritePulseWidth
                                        (0041) export  PWM8_VASEN_bReadPulseWidth
                                        (0042) export _PWM8_VASEN_bReadPulseWidth
                                        (0043) export  PWM8_VASEN_bReadCounter
                                        (0044) export _PWM8_VASEN_bReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  bPWM8_VASEN_ReadPulseWidth    ; deprecated
                                        (0049) export _bPWM8_VASEN_ReadPulseWidth    ; deprecated
                                        (0050) export  bPWM8_VASEN_ReadCounter       ; deprecated
                                        (0051) export _bPWM8_VASEN_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA robottiprojekti_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM8_VASEN_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS:
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM8_VASEN_EnableInt:
                                        (0091) _PWM8_VASEN_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM8_VASEN_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
037F: 7F       RET                      (0095)    ret
0380: 41 E1 FE AND   REG[0xE1],0xFE     
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM8_VASEN_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM8_VASEN_DisableInt:
                                        (0119) _PWM8_VASEN_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM8_VASEN_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
0383: 7F       RET                      (0123)    ret
0384: 43 23 01 OR    REG[0x23],0x1      
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM8_VASEN_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM8_VASEN_Start:
                                        (0148) _PWM8_VASEN_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM8_VASEN_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
0387: 7F       RET                      (0152)    ret
0388: 41 23 FE AND   REG[0x23],0xFE     
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM8_VASEN_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM8_VASEN_Stop:
                                        (0176) _PWM8_VASEN_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM8_VASEN_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
038B: 7F       RET                      (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM8_VASEN_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 8-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 BYTE bPeriodValue (passed in A)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count register (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM8_VASEN_WritePeriod:
                                        (0206) _PWM8_VASEN_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
038C: 60 21    MOV   REG[0x21],A        (0208)    mov   reg[PWM8_VASEN_PERIOD_REG], A
                                        (0209)    RAM_EPILOGUE RAM_USE_CLASS_1
038E: 7F       RET                      (0210)    ret
                                        (0211) 
                                        (0212) 
                                        (0213) .ENDSECTION
                                        (0214) 
                                        (0215) .SECTION
                                        (0216) ;-----------------------------------------------------------------------------
                                        (0217) ;  FUNCTION NAME: PWM8_VASEN_WritePulseWidth
                                        (0218) ;
                                        (0219) ;  DESCRIPTION:
                                        (0220) ;     Writes compare value into the Compare register (DR2).
                                        (0221) ;-----------------------------------------------------------------------------
                                        (0222) ;
                                        (0223) ;  ARGUMENTS:    fastcall16 BYTE bCompareValue (passed in A)
                                        (0224) ;  RETURNS:      Nothing
                                        (0225) ;  SIDE EFFECTS:
                                        (0226) ;    The A and X registers may be modified by this or future implementations
                                        (0227) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0228) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0229) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0230) ;    functions.
                                        (0231) ;
                                        (0232)  PWM8_VASEN_WritePulseWidth:
                                        (0233) _PWM8_VASEN_WritePulseWidth:
                                        (0234)    RAM_PROLOGUE RAM_USE_CLASS_1
038F: 60 22    MOV   REG[0x22],A        (0235)    mov   reg[PWM8_VASEN_COMPARE_REG], A
                                        (0236)    RAM_EPILOGUE RAM_USE_CLASS_1
0391: 7F       RET                      (0237)    ret
                                        (0238) 
                                        (0239) 
                                        (0240) .ENDSECTION
                                        (0241) 
                                        (0242) .SECTION
                                        (0243) ;-----------------------------------------------------------------------------
                                        (0244) ;  FUNCTION NAME: PWM8_VASEN_bReadPulseWidth
                                        (0245) ;
                                        (0246) ;  DESCRIPTION:
                                        (0247) ;     Reads the Compare register.
                                        (0248) ;-----------------------------------------------------------------------------
                                        (0249) ;
                                        (0250) ;  ARGUMENTS:    None
                                        (0251) ;  RETURNS:      fastcall16 BYTE bCompareValue (value of DR2 in the A register)
                                        (0252) ;  SIDE EFFECTS:
                                        (0253) ;    The A and X registers may be modified by this or future implementations
                                        (0254) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0255) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0256) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0257) ;    functions.
                                        (0258) ;
                                        (0259)  PWM8_VASEN_bReadPulseWidth:
                                        (0260) _PWM8_VASEN_bReadPulseWidth:
                                        (0261)  bPWM8_VASEN_ReadPulseWidth:                     ; this name deprecated
                                        (0262) _bPWM8_VASEN_ReadPulseWidth:                     ; this name deprecated
                                        (0263)    RAM_PROLOGUE RAM_USE_CLASS_1
0392: 5D 22    MOV   A,REG[0x22]        (0264)    mov   A, reg[PWM8_VASEN_COMPARE_REG]
                                        (0265)    RAM_EPILOGUE RAM_USE_CLASS_1
0394: 7F       RET                      (0266)    ret
                                        (0267) 
                                        (0268) 
                                        (0269) .ENDSECTION
                                        (0270) 
                                        (0271) .SECTION
                                        (0272) ;-----------------------------------------------------------------------------
                                        (0273) ;  FUNCTION NAME: PWM8_VASEN_bReadCounter
                                        (0274) ;
                                        (0275) ;  DESCRIPTION:
                                        (0276) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0277) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0278) ;     from the Count to the Compare registers by holding the clock low in
                                        (0279) ;     the PSoC block.
                                        (0280) ;-----------------------------------------------------------------------------
                                        (0281) ;
                                        (0282) ;  ARGUMENTS: None
                                        (0283) ;  RETURNS:   fastcall16 BYTE bCount (value of DR0 in the A register)
                                        (0284) ;  SIDE EFFECTS:
                                        (0285) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0286) ;     2) The A and X registers may be modified by this or future implementations
                                        (0287) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0288) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0289) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0290) ;        functions.
                                        (0291) ;
                                        (0292)  PWM8_VASEN_bReadCounter:
                                        (0293) _PWM8_VASEN_bReadCounter:
                                        (0294)  bPWM8_VASEN_ReadCounter:                        ; this name deprecated
                                        (0295) _bPWM8_VASEN_ReadCounter:                        ; this name deprecated
                                        (0296) 
                                        (0297)    bOrigCompareValue:      EQU   0               ; Frame offset to temp Compare store
                                        (0298)    bOrigClockSetting:      EQU   1               ; Frame offset to temp Input   store
                                        (0299)    wCounter:               EQU   2               ; Frame offset to temp Count   store
                                        (0300)    STACK_FRAME_SIZE:       EQU   3               ; max stack frame size is 3 bytes
                                        (0301) 
                                        (0302)    RAM_PROLOGUE RAM_USE_CLASS_2
0395: 4F       MOV   X,SP               (0303)    mov   X, SP                                   ; X <- stack frame pointer
0396: 5D 22    MOV   A,REG[0x22]        (0304)    mov   A, reg[PWM8_VASEN_COMPARE_REG]          ; Save the Compare register on the stack
0398: 08       PUSH  A                  (0305)    push  A                                       ;
0399: 41 23 FE AND   REG[0x23],0xFE     
039C: 71 10    OR    F,0x10             
                                        (0306)    PWM8_VASEN_Stop_M                             ; Disable (stop) the PWM
                                        (0307)    M8C_SetBank1                                  ;
039E: 5D 21    MOV   A,REG[0x21]        (0308)    mov   A, reg[PWM8_VASEN_INPUT_REG]            ; save the clock input setting
03A0: 08       PUSH  A                  (0309)    push  A                                       ;   on the stack (now 2 bytes) and ...
                                        (0310)                                                  ;   hold the clock low:
03A1: 62 21 00 MOV   REG[0x21],0x0      (0311)    mov   reg[PWM8_VASEN_INPUT_REG], INPUT_REG_NULL
03A4: 70 EF    AND   F,0xEF             
                                        (0312)    M8C_SetBank0
                                        (0313)                                                  ; Extract the Count via DR2 register
03A6: 5D 20    MOV   A,REG[0x20]        (0314)    mov   A, reg[PWM8_VASEN_COUNTER_REG]          ; DR2 <- DR0
03A8: 5D 22    MOV   A,REG[0x22]        (0315)    mov   A, reg[PWM8_VASEN_COMPARE_REG]          ; Stash the Count on the stack
03AA: 08       PUSH  A                  (0316)    push  A                                       ;  -stack frame is now 3 bytes
03AB: 52 00    MOV   A,[X+0]            (0317)    mov   A, [X+bOrigCompareValue]                ; Restore the Compare register
03AD: 60 22    MOV   REG[0x22],A        (0318)    mov   reg[PWM8_VASEN_COMPARE_REG], A
03AF: 71 10    OR    F,0x10             
                                        (0319)    M8C_SetBank1                                  ; Restore the PWM operation:
03B1: 52 01    MOV   A,[X+1]            (0320)    mov   A, [X+bOrigClockSetting]                ;   First, the clock setting...
03B3: 60 21    MOV   REG[0x21],A        (0321)    mov   reg[PWM8_VASEN_INPUT_REG], A            ;
03B5: 70 EF    AND   F,0xEF             
03B7: 43 23 01 OR    REG[0x23],0x1      
                                        (0322)    M8C_SetBank0                                  ;
                                        (0323)    PWM8_VASEN_Start_M                            ;   then re-enable the PWM.
03BA: 18       POP   A                  (0324)    pop   A                                       ; Setup the return value
03BB: 38 FE    ADD   SP,0xFE            (0325)    ADD   SP, -(STACK_FRAME_SIZE-1)               ; Zap remainder of stack frame
                                        (0326)    RAM_EPILOGUE RAM_USE_CLASS_2
03BD: 7F       RET                      (0327)    ret
                                        (0328) 
                                        (0329) .ENDSECTION
                                        (0330) 
                                        (0331) ; End of File PWM8_VASEN.asm
FILE: lib\pwm8_oikeaint.asm             (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM8_OIKEAINT.asm
                                        (0004) ;;   Version: 2.60, Updated on 2013/5/19 at 10:44:7
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM8 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "PWM8_OIKEA.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _PWM8_OIKEA_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _PWM8_OIKEA_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _PWM8_OIKEA_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
03BE: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file PWM8_OIKEAINT.asm
FILE: lib\pwm8_oikea.asm                (0001) ;;*****************************************************************************
03BF: 43 E1 02 OR    REG[0xE1],0x2      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM8_OIKEA.asm
                                        (0004) ;;   Version: 2.60, Updated on 2013/5/19 at 10:44:7
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM8 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM8_OIKEA.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM8_OIKEA_EnableInt
                                        (0030) export _PWM8_OIKEA_EnableInt
                                        (0031) export  PWM8_OIKEA_DisableInt
                                        (0032) export _PWM8_OIKEA_DisableInt
                                        (0033) export  PWM8_OIKEA_Start
                                        (0034) export _PWM8_OIKEA_Start
                                        (0035) export  PWM8_OIKEA_Stop
                                        (0036) export _PWM8_OIKEA_Stop
                                        (0037) export  PWM8_OIKEA_WritePeriod
                                        (0038) export _PWM8_OIKEA_WritePeriod
                                        (0039) export  PWM8_OIKEA_WritePulseWidth
                                        (0040) export _PWM8_OIKEA_WritePulseWidth
                                        (0041) export  PWM8_OIKEA_bReadPulseWidth
                                        (0042) export _PWM8_OIKEA_bReadPulseWidth
                                        (0043) export  PWM8_OIKEA_bReadCounter
                                        (0044) export _PWM8_OIKEA_bReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  bPWM8_OIKEA_ReadPulseWidth    ; deprecated
                                        (0049) export _bPWM8_OIKEA_ReadPulseWidth    ; deprecated
                                        (0050) export  bPWM8_OIKEA_ReadCounter       ; deprecated
                                        (0051) export _bPWM8_OIKEA_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA robottiprojekti_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM8_OIKEA_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS:
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM8_OIKEA_EnableInt:
                                        (0091) _PWM8_OIKEA_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM8_OIKEA_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
03C2: 7F       RET                      (0095)    ret
03C3: 41 E1 FD AND   REG[0xE1],0xFD     
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM8_OIKEA_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM8_OIKEA_DisableInt:
                                        (0119) _PWM8_OIKEA_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM8_OIKEA_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
03C6: 7F       RET                      (0123)    ret
03C7: 43 27 01 OR    REG[0x27],0x1      
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM8_OIKEA_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM8_OIKEA_Start:
                                        (0148) _PWM8_OIKEA_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM8_OIKEA_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
03CA: 7F       RET                      (0152)    ret
03CB: 41 27 FE AND   REG[0x27],0xFE     
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM8_OIKEA_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM8_OIKEA_Stop:
                                        (0176) _PWM8_OIKEA_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM8_OIKEA_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
03CE: 7F       RET                      (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM8_OIKEA_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 8-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 BYTE bPeriodValue (passed in A)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count register (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM8_OIKEA_WritePeriod:
                                        (0206) _PWM8_OIKEA_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
03CF: 60 25    MOV   REG[0x25],A        (0208)    mov   reg[PWM8_OIKEA_PERIOD_REG], A
                                        (0209)    RAM_EPILOGUE RAM_USE_CLASS_1
03D1: 7F       RET                      (0210)    ret
                                        (0211) 
                                        (0212) 
                                        (0213) .ENDSECTION
                                        (0214) 
                                        (0215) .SECTION
                                        (0216) ;-----------------------------------------------------------------------------
                                        (0217) ;  FUNCTION NAME: PWM8_OIKEA_WritePulseWidth
                                        (0218) ;
                                        (0219) ;  DESCRIPTION:
                                        (0220) ;     Writes compare value into the Compare register (DR2).
                                        (0221) ;-----------------------------------------------------------------------------
                                        (0222) ;
                                        (0223) ;  ARGUMENTS:    fastcall16 BYTE bCompareValue (passed in A)
                                        (0224) ;  RETURNS:      Nothing
                                        (0225) ;  SIDE EFFECTS:
                                        (0226) ;    The A and X registers may be modified by this or future implementations
                                        (0227) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0228) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0229) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0230) ;    functions.
                                        (0231) ;
                                        (0232)  PWM8_OIKEA_WritePulseWidth:
                                        (0233) _PWM8_OIKEA_WritePulseWidth:
                                        (0234)    RAM_PROLOGUE RAM_USE_CLASS_1
03D2: 60 26    MOV   REG[0x26],A        (0235)    mov   reg[PWM8_OIKEA_COMPARE_REG], A
                                        (0236)    RAM_EPILOGUE RAM_USE_CLASS_1
03D4: 7F       RET                      (0237)    ret
                                        (0238) 
                                        (0239) 
                                        (0240) .ENDSECTION
                                        (0241) 
                                        (0242) .SECTION
                                        (0243) ;-----------------------------------------------------------------------------
                                        (0244) ;  FUNCTION NAME: PWM8_OIKEA_bReadPulseWidth
                                        (0245) ;
                                        (0246) ;  DESCRIPTION:
                                        (0247) ;     Reads the Compare register.
                                        (0248) ;-----------------------------------------------------------------------------
                                        (0249) ;
                                        (0250) ;  ARGUMENTS:    None
                                        (0251) ;  RETURNS:      fastcall16 BYTE bCompareValue (value of DR2 in the A register)
                                        (0252) ;  SIDE EFFECTS:
                                        (0253) ;    The A and X registers may be modified by this or future implementations
                                        (0254) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0255) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0256) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0257) ;    functions.
                                        (0258) ;
                                        (0259)  PWM8_OIKEA_bReadPulseWidth:
                                        (0260) _PWM8_OIKEA_bReadPulseWidth:
                                        (0261)  bPWM8_OIKEA_ReadPulseWidth:                     ; this name deprecated
                                        (0262) _bPWM8_OIKEA_ReadPulseWidth:                     ; this name deprecated
                                        (0263)    RAM_PROLOGUE RAM_USE_CLASS_1
03D5: 5D 26    MOV   A,REG[0x26]        (0264)    mov   A, reg[PWM8_OIKEA_COMPARE_REG]
                                        (0265)    RAM_EPILOGUE RAM_USE_CLASS_1
03D7: 7F       RET                      (0266)    ret
                                        (0267) 
                                        (0268) 
                                        (0269) .ENDSECTION
                                        (0270) 
                                        (0271) .SECTION
                                        (0272) ;-----------------------------------------------------------------------------
                                        (0273) ;  FUNCTION NAME: PWM8_OIKEA_bReadCounter
                                        (0274) ;
                                        (0275) ;  DESCRIPTION:
                                        (0276) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0277) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0278) ;     from the Count to the Compare registers by holding the clock low in
                                        (0279) ;     the PSoC block.
                                        (0280) ;-----------------------------------------------------------------------------
                                        (0281) ;
                                        (0282) ;  ARGUMENTS: None
                                        (0283) ;  RETURNS:   fastcall16 BYTE bCount (value of DR0 in the A register)
                                        (0284) ;  SIDE EFFECTS:
                                        (0285) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0286) ;     2) The A and X registers may be modified by this or future implementations
                                        (0287) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0288) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0289) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0290) ;        functions.
                                        (0291) ;
                                        (0292)  PWM8_OIKEA_bReadCounter:
                                        (0293) _PWM8_OIKEA_bReadCounter:
                                        (0294)  bPWM8_OIKEA_ReadCounter:                        ; this name deprecated
                                        (0295) _bPWM8_OIKEA_ReadCounter:                        ; this name deprecated
                                        (0296) 
                                        (0297)    bOrigCompareValue:      EQU   0               ; Frame offset to temp Compare store
                                        (0298)    bOrigClockSetting:      EQU   1               ; Frame offset to temp Input   store
                                        (0299)    wCounter:               EQU   2               ; Frame offset to temp Count   store
                                        (0300)    STACK_FRAME_SIZE:       EQU   3               ; max stack frame size is 3 bytes
                                        (0301) 
                                        (0302)    RAM_PROLOGUE RAM_USE_CLASS_2
03D8: 4F       MOV   X,SP               (0303)    mov   X, SP                                   ; X <- stack frame pointer
03D9: 5D 26    MOV   A,REG[0x26]        (0304)    mov   A, reg[PWM8_OIKEA_COMPARE_REG]          ; Save the Compare register on the stack
03DB: 08       PUSH  A                  (0305)    push  A                                       ;
03DC: 41 27 FE AND   REG[0x27],0xFE     
03DF: 71 10    OR    F,0x10             
                                        (0306)    PWM8_OIKEA_Stop_M                             ; Disable (stop) the PWM
                                        (0307)    M8C_SetBank1                                  ;
03E1: 5D 25    MOV   A,REG[0x25]        (0308)    mov   A, reg[PWM8_OIKEA_INPUT_REG]            ; save the clock input setting
03E3: 08       PUSH  A                  (0309)    push  A                                       ;   on the stack (now 2 bytes) and ...
                                        (0310)                                                  ;   hold the clock low:
03E4: 62 25 00 MOV   REG[0x25],0x0      (0311)    mov   reg[PWM8_OIKEA_INPUT_REG], INPUT_REG_NULL
03E7: 70 EF    AND   F,0xEF             
                                        (0312)    M8C_SetBank0
                                        (0313)                                                  ; Extract the Count via DR2 register
03E9: 5D 24    MOV   A,REG[0x24]        (0314)    mov   A, reg[PWM8_OIKEA_COUNTER_REG]          ; DR2 <- DR0
03EB: 5D 26    MOV   A,REG[0x26]        (0315)    mov   A, reg[PWM8_OIKEA_COMPARE_REG]          ; Stash the Count on the stack
03ED: 08       PUSH  A                  (0316)    push  A                                       ;  -stack frame is now 3 bytes
03EE: 52 00    MOV   A,[X+0]            (0317)    mov   A, [X+bOrigCompareValue]                ; Restore the Compare register
03F0: 60 26    MOV   REG[0x26],A        (0318)    mov   reg[PWM8_OIKEA_COMPARE_REG], A
03F2: 71 10    OR    F,0x10             
                                        (0319)    M8C_SetBank1                                  ; Restore the PWM operation:
03F4: 52 01    MOV   A,[X+1]            (0320)    mov   A, [X+bOrigClockSetting]                ;   First, the clock setting...
03F6: 60 25    MOV   REG[0x25],A        (0321)    mov   reg[PWM8_OIKEA_INPUT_REG], A            ;
03F8: 70 EF    AND   F,0xEF             
03FA: 43 27 01 OR    REG[0x27],0x1      
                                        (0322)    M8C_SetBank0                                  ;
                                        (0323)    PWM8_OIKEA_Start_M                            ;   then re-enable the PWM.
03FD: 18       POP   A                  (0324)    pop   A                                       ; Setup the return value
03FE: 38 FE    ADD   SP,0xFE            (0325)    ADD   SP, -(STACK_FRAME_SIZE-1)               ; Zap remainder of stack frame
                                        (0326)    RAM_EPILOGUE RAM_USE_CLASS_2
0400: 7F       RET                      (0327)    ret
                                        (0328) 
                                        (0329) .ENDSECTION
                                        (0330) 
                                        (0331) ; End of File PWM8_OIKEA.asm
FILE: lib\pga.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   PGA.asm  ( PGA )
                                        (0004) ;;  Version: 3.2, Updated on 2013/5/19 at 10:43:59
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  PGA User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) ;; -----------------------------------------------------------------
                                        (0023) ;;                         Register Definitions
                                        (0024) ;;
                                        (0025) ;; Uses 1 Continuous Time Block configured as shown.
                                        (0026) ;;
                                        (0027) ;; * For a Mask/Val pair, this indicates that the value is
                                        (0028) ;;   determined by the user either through config-time parameteriza-
                                        (0029) ;;   tion or run-time manipulation.
                                        (0030) ;;
                                        (0031) ;; BIT FIELD             Mask/Val Function
                                        (0032) ;; -----------------            -----   --------------------
                                        (0033) ;; GAIN_CR0.RES_RATIO_T2B       F0/*    User Parameter (by table)
                                        (0034) ;; GAIN_CR0.GAIN_ATTEN          08/*    Gain (by table)
                                        (0035) ;; GAIN_CR0.RES_SOURCE          04/1    Res source to output
                                        (0036) ;; GAIN_CR0.RES_REF             03/*    Res ref
                                        (0037) ;;
                                        (0038) ;; GAIN_CR1.A_OUT               80/*    User Parameter (Output bus)
                                        (0039) ;; GAIN_CR1.COMP_EN             40/0    Comparator bus disabled
                                        (0040) ;; GAIN_CR1.CT_NEG_INPUT_MUX    38/4    Neg mux to analog f.b. tap
                                        (0041) ;; GAIN_CR1.CT_POS_INPUT_MUX    07/*    Pos mux, typically to col. input mux
                                        (0042) ;;
                                        (0043) ;; GAIN_CR2.CP_COMP             80/0    Latch transparent on PH1
                                        (0044) ;; GAIN_CR2.CK_COMP             40/0    Latch transparent
                                        (0045) ;; GAIN_CR2.CC_COMP             20/1    Mode OP-AMP (not comparator)
                                        (0046) ;; GAIN_CR2.BYPASS_OBUS         1C/0    Bypass OFF
                                        (0047) ;; GAIN_CR2.PWR_SELECT          03/*    Power OFF (0h) at start-up
                                        (0048) ;;
                                        (0049) ;; --------------------------------------------------------------------
                                        (0050) 
                                        (0051) include "PGA.inc"
                                        (0052) include "m8c.inc"
                                        (0053) include "memory.inc"
                                        (0054) 
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Global Symbols
                                        (0058) ;-----------------------------------------------
                                        (0059) export  PGA_Start
                                        (0060) export _PGA_Start
                                        (0061) export  PGA_SetPower
                                        (0062) export _PGA_SetPower
                                        (0063) 
                                        (0064) export  PGA_SetGain
                                        (0065) export _PGA_SetGain
                                        (0066) 
                                        (0067) export  PGA_Stop
                                        (0068) export _PGA_Stop
                                        (0069) 
                                        (0070) IF (PGA_AGNDBUFAPI)
                                        (0071) export  PGA_EnableAGNDBuffer
                                        (0072) export _PGA_EnableAGNDBuffer
                                        (0073) export  PGA_DisableAGNDBuffer
                                        (0074) export _PGA_DisableAGNDBuffer
                                        (0075) ENDIF
                                        (0076) 
                                        (0077) ;-----------------------------------------------
                                        (0078) ;  EQUATES
                                        (0079) ;-----------------------------------------------
                                        (0080) POWERMASK:     equ 03h
                                        (0081) GAINREGMASK:   equ f8h
                                        (0082) GAINMASK:      equ fCh
                                        (0083) HIGHGAIN:      equ 04h
                                        (0084) HIGHGAINMASK:  equ 18h
                                        (0085) EXGAIN:        equ 01h
                                        (0086) AGNDBUFMASK:   equ 20h
                                        (0087) 
                                        (0088) AREA UserModules (ROM, REL)
                                        (0089) .SECTION
                                        (0090) ;-----------------------------------------------------------------------------
                                        (0091) ;  FUNCTION NAME: PGA_Start
                                        (0092) ;  FUNCTION NAME: PGA_SetPower
                                        (0093) ;
                                        (0094) ;  DESCRIPTION:
                                        (0095) ;    Applies power setting to the module's PSoC block.
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;
                                        (0098) ;  ARGUMENTS:
                                        (0099) ;  A  Contains the power settings 0=Off, 1=Low, 2=Med, and 3=High
                                        (0100) ;
                                        (0101) ;  RETURNS:  NA
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;
                                        (0110)  PGA_Start:
                                        (0111) _PGA_Start:
                                        (0112)  PGA_SetPower:
                                        (0113) _PGA_SetPower:
                                        (0114) 
                                        (0115)    RAM_PROLOGUE RAM_USE_CLASS_2
0401: 21 03    AND   A,0x3              (0116)    and  A, POWERMASK                                 ; mask A to protect unchanged bits
0403: 4F       MOV   X,SP               (0117)    mov  X, SP                                        ; define temp store location
                                        (0118) ;
0404: 08       PUSH  A                  (0119)    push A                                            ; put power value in temp store
0405: 5D 73    MOV   A,REG[0x73]        (0120)    mov  A, reg[PGA_GAIN_CR2]                               ; read power value
0407: 21 FC    AND   A,0xFC             (0121)    and  A, ~POWERMASK                                ; clear power bits in A
0409: 2B 00    OR    A,[X+0]            (0122)    or   A, [X]                                       ; combine power value with balance of reg.
040B: 60 73    MOV   REG[0x73],A        (0123)    mov  reg[PGA_GAIN_CR2], A                          ; move complete value back to register
040D: 18       POP   A                  (0124)    pop  A
                                        (0125)    RAM_EPILOGUE RAM_USE_CLASS_2
040E: 7F       RET                      (0126)    ret
                                        (0127) .ENDSECTION
                                        (0128) 
                                        (0129) .SECTION
                                        (0130) ;-----------------------------------------------------------------------------
                                        (0131) ;  FUNCTION NAME: PGA_SetGain
                                        (0132) ;
                                        (0133) ;  DESCRIPTION:
                                        (0134) ;    This function sets the Gain/Atten of the amplifier.  Valid gain settings
                                        (0135) ;    are defined in the .inc file.
                                        (0136) ;
                                        (0137) ;-----------------------------------------------------------------------------
                                        (0138) ;
                                        (0139) ;  ARGUMENTS:
                                        (0140) ;    A  Contains gain settings.
                                        (0141) ;
                                        (0142) ;    Gain values shown are for example. (See .inc file for gain equates)
                                        (0143) ;
                                        (0144) ;  RETURNS:  NA
                                        (0145) ;
                                        (0146) ;  SIDE EFFECTS:
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  PGA_SetGain:
                                        (0154) _PGA_SetGain:
                                        (0155) 
                                        (0156)    RAM_PROLOGUE RAM_USE_CLASS_2
040F: 21 FC    AND   A,0xFC             (0157)    and  A, GAINMASK                                       ; mask A to protect unchanged bits
0411: 4F       MOV   X,SP               (0158)    mov  X, SP                                             ; define temp store location
                                        (0159) ;
0412: 08       PUSH  A                  (0160)    push A                                                 ; put gain value in temp store
0413: 5D 71    MOV   A,REG[0x71]        (0161)    mov  A, reg[PGA_GAIN_CR0]                               ; read mux settings
0415: 21 07    AND   A,0x7              (0162)    and  A, ~GAINREGMASK                                   ; clear gain bits in A
0417: 48 00 04 TST   [X+0],0x4          (0163)    tst  [X],HIGHGAIN                                      ; See if High Gain is set
041A: B0 0A    JNZ   0x0425             (0164)    jnz  .SETHIGHGAIN
041C: 41 70 FE AND   REG[0x70],0xFE     (0165)    and  reg[PGA_GAIN_CR3],~EXGAIN                          ; Clear High Gain bit.
041F: 2B 00    OR    A,[X+0]            (0166)    or   A, [X]                                            ; combine gain value with balance of reg.
0421: 60 71    MOV   REG[0x71],A        (0167)    mov  reg[PGA_GAIN_CR0], A                               ; move complete value back to register
0423: 18       POP   A                  (0168)    pop  A
                                        (0169)    RAM_EPILOGUE RAM_USE_CLASS_2
0424: 7F       RET                      (0170)    ret
                                        (0171) 
                                        (0172) .SETHIGHGAIN:
0425: 27 00 18 AND   [X+0],0x18         (0173)    and  [X],HIGHGAINMASK                                  ; Make sure we have a valid high gain
0428: 2B 00    OR    A,[X+0]            (0174)    or   A, [X]                                            ; combine gain value with balance of reg.
042A: 60 71    MOV   REG[0x71],A        (0175)    mov  reg[PGA_GAIN_CR0], A                               ; move complete value back to register
042C: 43 70 01 OR    REG[0x70],0x1      (0176)    or   reg[PGA_GAIN_CR3], EXGAIN                          ; Set High Gain bit.
042F: 18       POP   A                  (0177)    pop  A
                                        (0178)    RAM_EPILOGUE RAM_USE_CLASS_2
0430: 7F       RET                      (0179)    ret
                                        (0180) .ENDSECTION
                                        (0181) 
                                        (0182) .SECTION
                                        (0183) ;-----------------------------------------------------------------------------
                                        (0184) ;  FUNCTION NAME: PGA_Stop
                                        (0185) ;
                                        (0186) ;  DESCRIPTION:
                                        (0187) ;    Turns off the power to the amplifier.
                                        (0188) ;
                                        (0189) ;-----------------------------------------------------------------------------
                                        (0190) ;
                                        (0191) ;  ARGUMENTS: None
                                        (0192) ;
                                        (0193) ;  RETURNS:  NA
                                        (0194) ;
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    The A and X registers may be modified by this or future implementations
                                        (0197) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0198) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0199) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0200) ;    functions.
                                        (0201) ;
                                        (0202)  PGA_Stop:
                                        (0203) _PGA_Stop:
                                        (0204) 
                                        (0205)    RAM_PROLOGUE RAM_USE_CLASS_1
0431: 41 73 FC AND   REG[0x73],0xFC     (0206)    and REG[PGA_GAIN_CR2], ~POWERMASK
                                        (0207)    RAM_EPILOGUE RAM_USE_CLASS_1
0434: 7F       RET                      (0208)    ret
                                        (0209) .ENDSECTION
                                        (0210) 
                                        (0211) IF (PGA_AGNDBUFAPI)
                                        (0212) .SECTION
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;  FUNCTION NAME: PGA_EnableAGNDBuffer
                                        (0215) ;
                                        (0216) ;  DESCRIPTION:
                                        (0217) ;    Turns on the AGND buffer power.
                                        (0218) ;
                                        (0219) ;-----------------------------------------------------------------------------
                                        (0220) ;
                                        (0221) ;  ARGUMENTS: None
                                        (0222) ;
                                        (0223) ;  RETURNS:  NA
                                        (0224) ;
                                        (0225) ;  SIDE EFFECTS:
                                        (0226) ;    The A and X registers may be modified by this or future implementations
                                        (0227) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0228) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0229) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0230) ;    functions.
                                        (0231) ;
                                        (0232)  PGA_EnableAGNDBuffer:
                                        (0233) _PGA_EnableAGNDBuffer:
                                        (0234)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0235)    and   reg[PGA_GAIN_CR3], ~AGNDBUFMASK
                                        (0236)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0237)    ret
                                        (0238) .ENDSECTION
                                        (0239) 
                                        (0240) .SECTION
                                        (0241) ;-----------------------------------------------------------------------------
                                        (0242) ;  FUNCTION NAME: PGA_DisableAGNDBuffer
                                        (0243) ;
                                        (0244) ;  DESCRIPTION:
                                        (0245) ;    Turns off the AGND buffer power.
                                        (0246) ;
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;
                                        (0249) ;  ARGUMENTS: None
                                        (0250) ;
                                        (0251) ;  RETURNS:  NA
                                        (0252) ;
                                        (0253) ;  SIDE EFFECTS:
                                        (0254) ;    The A and X registers may be modified by this or future implementations
                                        (0255) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0256) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0257) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0258) ;    functions.
                                        (0259) ;
                                        (0260)  PGA_DisableAGNDBuffer:
                                        (0261) _PGA_DisableAGNDBuffer:
                                        (0262)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0263)    or    reg[PGA_GAIN_CR3], AGNDBUFMASK
                                        (0264)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0265)    ret
                                        (0266) .ENDSECTION
                                        (0267) ENDIF
                                        (0268) 
                                        (0269) ; End of File PGA.asm
FILE: lib\lcd.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD.asm
                                        (0004) ;;  Version: 1.60, Updated on 2013/5/19 at 10:43:48
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_Start
                                        (0044) export  _LCD_Start
                                        (0045) export   LCD_Init
                                        (0046) export  _LCD_Init
                                        (0047) 
                                        (0048) export   LCD_WriteData
                                        (0049) export  _LCD_WriteData
                                        (0050) 
                                        (0051) export   LCD_Control
                                        (0052) export  _LCD_Control
                                        (0053) 
                                        (0054) export  LCD_PrString
                                        (0055) export _LCD_PrString
                                        (0056) 
                                        (0057) export  LCD_PrCString
                                        (0058) export _LCD_PrCString
                                        (0059) 
                                        (0060) export  LCD_Position
                                        (0061) export _LCD_Position
                                        (0062) 
                                        (0063) export  LCD_PrHexByte
                                        (0064) export _LCD_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_PrHexInt
                                        (0067) export _LCD_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_Delay50uTimes
                                        (0070) export _LCD_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_Delay50u
                                        (0073) export _LCD_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_BARGRAPH_ENABLE)
                                        (0081) export  LCD_InitBG
                                        (0082) export _LCD_InitBG
                                        (0083) 
                                        (0084) export  LCD_InitVBG
                                        (0085) export _LCD_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_DrawVBG and
                                        (0090) ;    LCD_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_DrawVBG
                                        (0112) export _LCD_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_DrawVBG
                                        (0117) export  LCD_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_Write_Data
                                        (0127) export  _LCD_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_Port:           equ    PRT2DR
                                        (0135) LCD_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_E:              equ    10h
                                        (0139) LCD_RW:             equ    40h
                                        (0140) LCD_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_DATA_MASK:      equ    0Fh
                                        (0143) LCD_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_DATA_READ:      equ    ( LCD_E | LCD_RW | LCD_RS )
                                        (0146) LCD_CNTL_READ:      equ    ( LCD_E | LCD_RW )
                                        (0147) LCD_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_DISP_INC:       equ    03h
                                        (0151) LCD_DISP_OFF:       equ    08h
                                        (0152) LCD_DISP_ON:        equ    0Ch
                                        (0153) LCD_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_PrCString:
                                        (0205) _LCD_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
0435: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
0436: 10       PUSH  X                  (0209)     push  X
0437: 28       ROMX                     (0210)     romx                               ; Get character from ROM
0438: B0 04    JNZ   0x043D             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
043A: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
043B: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
043C: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
043D: 90 3C    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(0218)     call  LCD_WriteData                ; Write data to LCD
043F: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
0440: 18       POP   A                  (0220)     pop   A
0441: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
0442: DF F2    JNC   _LCD_PrCString     (0222)     jnc   .Loop_PrCString
0444: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
0445: 8F EF    JMP   _LCD_PrCString     (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_PrHexByte:
                                        (0258) _LCD_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
0457: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
0458: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
0459: 67       ASR   A                  (0262)     asr   A
045A: 67       ASR   A                  (0263)     asr   A
045B: 67       ASR   A                  (0264)     asr   A
045C: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
045E: FF E7    INDEX LCD_HEX_STR        (0266)     index LCD_HEX_STR                  ; Get Hex value
0460: 90 19    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(0267)     call  LCD_WriteData                ; Write data to screen
0462: 18       POP   A                  (0268)     pop   A                            ; Restore value
0463: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
0465: FF E0    INDEX LCD_HEX_STR        (0270)     index LCD_HEX_STR                  ; Get Hex value
0467: 90 12    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(0271)     call  LCD_WriteData                ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
0469: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_PrHexInt:
                                        (0303) _LCD_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
046A: 4B       SWAP  A,X                (0305)     swap  A,X
046B: 9F EA    CALL  _LCD_PrHexByte     (0306)     call  LCD_PrHexByte                ; Print MSB
046D: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
046E: 9F E7    CALL  _LCD_PrHexByte     (0308)     call  LCD_PrHexByte                ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
0470: 7F       RET                      (0310)     ret
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_PrString:
                                        (0342) _LCD_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
0471: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
0473: A0 06    JZ    0x047A             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_writeData is known not to modify X so no need to preserve
0475: 90 04    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(0349)     call  LCD_WriteData                ; Write data to screen
0477: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
0478: 8F F8    JMP   _LCD_PrString      (0351)     jmp   .Loop_PrString               ; Go get next character
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
047A: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_WriteData:
                                        (0382) _LCD_WriteData:
                                        (0383)  LCD_Write_Data:   ; Do not use
                                        (0384) _LCD_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
047B: 90 5F    CALL  0x04DC             (0386)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_Check_Ready
047D: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
047E: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
047F: 67       ASR   A                  (0390)     asr   A
0480: 67       ASR   A                  (0391)     asr   A
0481: 67       ASR   A                  (0392)     asr   A
0482: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
0484: 90 38    CALL  0x04BE             (0394)     call  LCD_WDATA_Nibble             ; Write Upper nibble
0486: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
0487: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
0489: 40       NOP                      (0397)     nop
048A: 40       NOP                      (0398)     nop
048B: 40       NOP                      (0399)     nop
048C: 90 30    CALL  0x04BE             (0400)     call  LCD_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
048E: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_Control:
                                        (0430) _LCD_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
048F: 90 4B    CALL  0x04DC             (0432)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_Check_Ready
0491: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
0492: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
0493: 67       ASR   A                  (0436)     asr   A
0494: 67       ASR   A                  (0437)     asr   A
0495: 67       ASR   A                  (0438)     asr   A
0496: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
0498: 90 09    CALL  0x04A3             (0440)     call  LCD_WCNTL_Nibble             ; Write high nibble
049A: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
049B: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
049D: 40       NOP                      (0443)     nop
049E: 40       NOP                      (0444)     nop
049F: 40       NOP                      (0445)     nop
04A0: 90 01    CALL  0x04A3             (0446)     call  LCD_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
04A2: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
04A3: 08       PUSH  A                  (0477)     push  A
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
04A4: 26 17 80 AND   [0x17],0x80        (0479)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
04A7: 51 17    MOV   A,[0x17]           (0480)     mov   A,[Port_2_Data_SHADE]
04A9: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_Port],A                        ; Reset control lines
                                        (0482) 
04AB: 18       POP   A                  (0483)     pop   A
04AC: 21 0F    AND   A,0xF              (0484)     and   A,LCD_DATA_MASK                        ; Make sure no bogus data in MSN
04AE: 29 10    OR    A,0x10             (0485)     or    A,LCD_E                                ; Bring "E" Enable line high
04B0: 2A 17    OR    A,[0x17]           (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
04B2: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_Port], A                       ; Write data
04B4: 53 17    MOV   [0x17],A           (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
04B6: 40       NOP                      (0489)     nop
04B7: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK)       ; Disable E signal and leave data on bus.
04B9: 53 17    MOV   [0x17],A           (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
04BB: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
04BD: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
04BE: 08       PUSH  A                  (0523)     push  A
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
04BF: 26 17 80 AND   [0x17],0x80        (0525)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
04C2: 2E 17 20 OR    [0x17],0x20        (0526)     or    [Port_2_Data_SHADE],LCD_RS                  ; Raise RS to signify a Data Write
04C5: 51 17    MOV   A,[0x17]           (0527)     mov   A,[Port_2_Data_SHADE]
04C7: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_Port],A
                                        (0529) 
04C9: 18       POP   A                  (0530)     pop   A
04CA: 21 0F    AND   A,0xF              (0531)     and   A,LCD_DATA_MASK                             ; Make sure no bogus data in A[7:4]
04CC: 29 30    OR    A,0x30             (0532)     or    A,(LCD_E | LCD_RS)                          ; Bring "E" Enable line high
04CE: 2A 17    OR    A,[0x17]           (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
04D0: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_Port], A                            ; Write data
04D2: 53 17    MOV   [0x17],A           (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
04D4: 40       NOP                      (0536)     NOP
04D5: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK|LCD_RS)     ; Disable E signal and leave Data on bus
04D7: 53 17    MOV   [0x17],A           (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
04D9: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
04DB: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
04DC: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
04DD: 26 17 80 AND   [0x17],0x80        (0573)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK          ; Mask of all LCD bits
04E0: 51 17    MOV   A,[0x17]           (0574)     mov   A,[Port_2_Data_SHADE]
04E2: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_Port],A                             ; Zero LCD port bits
                                        (0576) 
04E4: 26 18 F0 AND   [0x18],0xF0        (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_DATA_MASK   ; Clear out LCD mode bits.
04E7: 51 18    MOV   A,[0x18]           (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
04E9: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
04EB: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for reading
04ED: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
04EF: 2E 17 40 OR    [0x17],0x40        (0583)     or    [Port_2_Data_SHADE],LCD_RW                  ; Raise RW to signify Read operation
04F2: 51 17    MOV   A,[0x17]           (0584)     mov   A,[Port_2_Data_SHADE]
04F4: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_Port],A
04F6: 40       NOP                      (0586)     NOP
                                        (0587) 
04F7: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
04F8: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
04FA: 2E 17 50 OR    [0x17],0x50        (0592)     or    [Port_2_Data_SHADE], LCD_CNTL_READ                    ; Raise E to start cycle
04FD: 51 17    MOV   A,[0x17]           (0593)     mov   A,[Port_2_Data_SHADE]
04FF: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_Port],A
                                        (0595) 
0501: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
0502: 40       NOP                      (0597)     nop
0503: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
0505: 08       PUSH  A                  (0610)     push  A
0506: 26 17 C0 AND   [0x17],0xC0        (0611)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
0509: 51 17    MOV   A,[0x17]           (0612)     mov   A,[Port_2_Data_SHADE]
050B: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_Port],A
                                        (0614) 
050D: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
050E: 40       NOP                      (0616)     nop                                    ; fastest PSoC
050F: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
0510: 2E 17 50 OR    [0x17],0x50        (0619)     or    [Port_2_Data_SHADE],LCD_CNTL_READ                     ; Raise E to start cycle
0513: 51 17    MOV   A,[0x17]           (0620)     mov   A,[Port_2_Data_SHADE]
0515: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_Port],A
                                        (0622) 
0517: 40       NOP                      (0623)     nop
0518: 40       NOP                      (0624)     nop
                                        (0625) 
0519: 26 17 C0 AND   [0x17],0xC0        (0626)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
051C: 51 17    MOV   A,[0x17]           (0627)     mov   A,[Port_2_Data_SHADE]
051E: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_Port],A
                                        (0629) 
0520: 18       POP   A                  (0630)     pop   A
0521: 21 08    AND   A,0x8              (0631)     and   A,LCD_READY_BIT                                       ; Check busy
                                        (0632) 
0523: A0 04    JZ    0x0528             (0633)     jz    .UNLOCK
0525: 79       DEC   X                  (0634)     dec   X
0526: BF D3    JNZ   0x04FA             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
0528: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
0529: 2E 18 7F OR    [0x18],0x7F        (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE   ; Revert Data bit to Write mode
052C: 51 18    MOV   A,[0x18]           (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
052E: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
0530: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for writing
0532: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
0534: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
0535: 7F       RET                      (0646)     ret
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_Start
                                        (0652) ;  FUNCTION NAME: LCD_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_Start:
                                        (0679) _LCD_Start:
                                        (0680)  LCD_Init:
                                        (0681) _LCD_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
0536: 26 18 80 AND   [0x18],0x80        (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
0539: 2E 18 7F OR    [0x18],0x7F        (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE             ; Set LCD port for writing
053C: 26 19 80 AND   [0x19],0x80        (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
                                        (0688) 
053F: 51 18    MOV   A,[0x18]           (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
0541: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
0543: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for writing
0545: 51 19    MOV   A,[0x19]           (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
0547: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_PortMode1],A
0549: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
054B: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
054D: 90 63    CALL  _LCD_Delay50uTimes (0697)     call  LCD_Delay50uTimes
054F: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0551: 90 5F    CALL  _LCD_Delay50uTimes (0699)     call  LCD_Delay50uTimes
                                        (0700) 
0553: 50 03    MOV   A,0x3              (0701)     mov   A,03h
0555: 9F 4C    CALL  0x04A3             (0702)     call  LCD_WCNTL_Nibble
                                        (0703) 
0557: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
0559: 90 57    CALL  _LCD_Delay50uTimes (0705)     call  LCD_Delay50uTimes
                                        (0706) 
055B: 50 03    MOV   A,0x3              (0707)     mov   A,03h
055D: 9F 44    CALL  0x04A3             (0708)     call  LCD_WCNTL_Nibble
                                        (0709) 
055F: 90 5F    CALL  _LCD_Delay50u      (0710)     call  LCD_Delay50u
0561: 90 5D    CALL  _LCD_Delay50u      (0711)     call  LCD_Delay50u
0563: 90 5B    CALL  _LCD_Delay50u      (0712)     call  LCD_Delay50u
                                        (0713) 
0565: 50 03    MOV   A,0x3              (0714)     mov   A,03h
0567: 9F 3A    CALL  0x04A3             (0715)     call  LCD_WCNTL_Nibble
                                        (0716) 
0569: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
056B: 90 45    CALL  _LCD_Delay50uTimes (0718)     call  LCD_Delay50uTimes
                                        (0719) 
056D: 50 02    MOV   A,0x2              (0720)     mov   A,02h
056F: 9F 32    CALL  0x04A3             (0721)     call  LCD_WCNTL_Nibble
                                        (0722) 
0571: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0573: 90 3D    CALL  _LCD_Delay50uTimes (0724)     call  LCD_Delay50uTimes
                                        (0725) 
0575: 50 08    MOV   A,0x8              (0726)     mov   A,08h
0577: 9F 16    CALL  _LCD_Control       (0727)     call  LCD_Control
0579: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
057B: 90 35    CALL  _LCD_Delay50uTimes (0729)     call  LCD_Delay50uTimes
                                        (0730) 
057D: 50 01    MOV   A,0x1              (0731)     mov   A,01h
057F: 9F 0E    CALL  _LCD_Control       (0732)     call  LCD_Control
0581: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0583: 90 2D    CALL  _LCD_Delay50uTimes (0734)     call  LCD_Delay50uTimes
                                        (0735) 
0585: 50 06    MOV   A,0x6              (0736)     mov   A,06h
0587: 9F 06    CALL  _LCD_Control       (0737)     call  LCD_Control
                                        (0738) 
0589: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
058B: 9F 02    CALL  _LCD_Control       (0740)     call  LCD_Control
                                        (0741) 
058D: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
058F: 9E FE    CALL  _LCD_Control       (0743)     call  LCD_Control
                                        (0744) 
0591: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_DISP_OFF
0593: 9E FA    CALL  _LCD_Control       (0746)     call  LCD_Control
                                        (0747) 
0595: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_DISP_ON
0597: 9E F6    CALL  _LCD_Control       (0749)     call  LCD_Control
                                        (0750) 
0599: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_DISP_INC
059B: 9E F2    CALL  _LCD_Control       (0752)     call  LCD_Control
                                        (0753) 
059D: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
059F: 90 11    CALL  _LCD_Delay50uTimes (0755)     call  LCD_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
05A1: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_ROW_OFFSET::
                                        (0783)      DB    LCD_ROW1_OFFSET, LCD_ROW2_OFFSET, LCD_ROW3_OFFSET, LCD_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_Position:
                                        (0788) _LCD_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
05A6: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
05A8: 10       PUSH  X                  (0791)     push  X                            ; Store COL
05A9: FF F7    INDEX LCD_ROW_OFFSET     (0792)     index LCD_ROW_OFFSET ; Get ROW memory offset from table
05AB: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
05AC: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
05AE: 20       POP   X                  (0795)     pop   X
                                        (0796) 
05AF: 9E DE    CALL  _LCD_Control       (0797)     call  LCD_Control                  ; Write control byte
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
05B1: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_Delay50uTimes:
                                        (0825) _LCD_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
05B2: 90 0C    CALL  _LCD_Delay50u      (0827)     call  LCD_Delay50u
05B4: 78       DEC   A                  (0828)     dec   A
05B5: BF FC    JNZ   _LCD_Delay50uTimes (0829)     jnz   LCD_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
05B7: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_Delay50u:
                                        (0869)  _LCD_Delay50u:                        ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
05C0: 08       PUSH  A                  (0871)     push  A
05C1: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
05C3: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
05C5: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
05C7: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
05C9: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
05CB: D0 06    JNC   0x05D2             (0877)     jnc   .Delay50u_End
05CD: FF E9    INDEX LCD_Delay50u_Table (0878)     index LCD_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
05CF: 78       DEC   A                  (0880)     dec   A                              ; [4]
05D0: BF FE    JNZ   0x05CF             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
05D2: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
05D3: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_DrawBG:
05D4: 10       PUSH  X                  (0943)     push  X
05D5: 59 00    MOV   X,[X+0]            (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
05D7: 9F CD    CALL  _LCD_Position      (0945)     call  LCD_Position                 ; Set cursor position
05D9: 20       POP   X                  (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
05DA: 3D FE 00 CMP   [X-2],0x0          (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
05DD: B0 05    JNZ   0x05E3             (0950)     jnz   .LCD_CHECK1X
05DF: 50 00    MOV   A,0x0              (0951)     mov   A,00h                         ; Load empty character
05E1: 80 11    JMP   0x05F3             (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
05E3: 3D FE 06 CMP   [X-2],0x6          (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
05E6: D0 07    JNC   0x05EE             (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
05E8: 52 FE    MOV   A,[X-2]            (0957)     mov   A,[X+BG_LENGTHX]
05EA: 15 FE    SUB   [X-2],A            (0958)     sub   [X+BG_LENGTHX],A
05EC: 80 06    JMP   0x05F3             (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
05EE: 50 06    MOV   A,0x6              (0962)     mov   A, 06h
05F0: 17 FE 05 SUB   [X-2],0x5          (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
05F3: 9E 86    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(0966)     call  LCD_WriteData                ; Display BG character
                                        (0967) 
05F5: 7B FF    DEC   [X-1]              (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
05F7: BF E2    JNZ   0x05DA             (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
05F9: 7F       RET                      (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
05FA: 4F       MOV   X,SP               (1015)     mov   X, SP
05FB: 10       PUSH  X                  (1016)     push  X
05FC: 52 FD    MOV   A,[X-3]            (1017)     mov   A,[X+BG_ROW]                 ; Row in A
05FE: 59 FC    MOV   X,[X-4]            (1018)     mov   X,[X+BG_COL]                 ; Col in X
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
0600: 9F A4    CALL  _LCD_Position      (1020)     call  LCD_Position                 ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
0602: 20       POP   X                  (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
0603: 3D FA 00 CMP   [X-6],0x0          (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
0606: B0 05    JNZ   0x060C             (1026)     jnz   .LCD_CHECK1
0608: 50 00    MOV   A,0x0              (1027)     mov   A,00h                        ; Load empty character
060A: 80 11    JMP   0x061C             (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
060C: 3D FA 06 CMP   [X-6],0x6          (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
060F: D0 07    JNC   0x0617             (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
0611: 52 FA    MOV   A,[X-6]            (1033)     mov   A,[X+BG_LENGTH]
0613: 15 FA    SUB   [X-6],A            (1034)     sub   [X+BG_LENGTH],A
0615: 80 06    JMP   0x061C             (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
0617: 50 06    MOV   A,0x6              (1038)     mov   A, 06h
0619: 17 FA 05 SUB   [X-6],0x5          (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
061C: 9E 5D    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(1042)     call  LCD_WriteData                ; Display BG character
                                        (1043) 
061E: 7B FB    DEC   [X-5]              (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
0620: BF E2    JNZ   0x0603             (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
0622: 7F       RET                      (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_DrawVBG:
                                        (1095) 
0623: 21 03    AND   A,0x3              (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
0625: 08       PUSH  A                  (1098)     push  A
0626: FF 7A    INDEX LCD_ROW_OFFSET     (1099)     index LCD_ROW_OFFSET  ; Get row offset
0628: 03 00    ADD   A,[X+0]            (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
062A: 9E 63    CALL  _LCD_Control       (1101)     call  LCD_Control                  ; Position Cursor
062C: 3D FE 00 CMP   [X-2],0x0          (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
062F: B0 05    JNZ   0x0635             (1103)     jnz   .VBG_NZ_SEGX
0631: 50 20    MOV   A,0x20             (1104)     mov   A,' '                        ; Load space character
0633: 80 13    JMP   0x0647             (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
0635: 3D FE 09 CMP   [X-2],0x9          (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
0638: D0 09    JNC   0x0642             (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
063A: 52 FE    MOV   A,[X-2]            (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
063C: 78       DEC   A                  (1111)     dec   A
063D: 56 FE 00 MOV   [X-2],0x0          (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
0640: 80 06    JMP   0x0647             (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
0642: 17 FE 08 SUB   [X-2],0x8          (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
0645: 50 07    MOV   A,0x7              (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
0647: 9E 32    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(1120)     call  LCD_WriteData                ; Write value
0649: 18       POP   A                  (1121)     pop   A
064A: 78       DEC   A                  (1122)     dec   A
064B: 7B FF    DEC   [X-1]              (1123)     dec   [X+VBG_CHAR_HEIGHTX]
064D: BF D7    JNZ   0x0625             (1124)     jnz   .VBG_LOOPX
064F: 7F       RET                      (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
0650: 4F       MOV   X,SP               (1168)     mov   X, SP
0651: 52 FD    MOV   A,[X-3]            (1169)     mov   A, [X+VBG_ROW]
0653: 21 03    AND   A,0x3              (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
0655: 08       PUSH  A                  (1172)     push  A
0656: FF 4A    INDEX LCD_ROW_OFFSET     (1173)     index LCD_ROW_OFFSET  ; Get row offset
0658: 03 FC    ADD   A,[X-4]            (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
065A: 9E 33    CALL  _LCD_Control       (1175)     call  LCD_Control                  ; Position Cursor
065C: 3D FA 00 CMP   [X-6],0x0          (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
065F: B0 05    JNZ   0x0665             (1177)     jnz   .VBG_NZ_SEG
0661: 50 20    MOV   A,0x20             (1178)     mov   A,' '                        ; Load space character
0663: 80 13    JMP   0x0677             (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
0665: 3D FA 09 CMP   [X-6],0x9          (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
0668: D0 09    JNC   0x0672             (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
066A: 52 FA    MOV   A,[X-6]            (1184)     mov   A,[X+VBG_SEG_HEIGHT]
066C: 78       DEC   A                  (1185)     dec   A
066D: 56 FA 00 MOV   [X-6],0x0          (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
0670: 80 06    JMP   0x0677             (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
0672: 17 FA 08 SUB   [X-6],0x8          (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
0675: 50 07    MOV   A,0x7              (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
0677: 9E 02    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(1194)     call  LCD_WriteData                ; Write value
0679: 18       POP   A                  (1195)     pop   A
067A: 78       DEC   A                  (1196)     dec   A
067B: 7B FB    DEC   [X-5]              (1197)     dec   [X+VBG_CHAR_HEIGHT]
067D: BF D7    JNZ   0x0655             (1198)     jnz   .VBG_LOOP
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
067F: 7F       RET                      (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_InitVBG:
                                        (1236) _LCD_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
0680: 4F       MOV   X,SP               (1238)     mov   X,SP                         ; Get location of stack
0681: 08       PUSH  A                  (1239)     push  A                            ; Create 2 locations
0682: 08       PUSH  A                  (1240)     push  A
                                        (1241) 
0683: 50 40    MOV   A,0x40             (1242)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
0685: 9E 08    CALL  _LCD_Control       (1243)     call  LCD_Control                  ; Position the CG pointer
0687: 56 00 01 MOV   [X+0],0x1          (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
068A: 56 01 08 MOV   [X+1],0x8          (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
068D: 52 00    MOV   A,[X+0]            (1249)     mov   A,[X+VBGDATA_CTR]
068F: 3B 01    CMP   A,[X+1]            (1250)     cmp   A,[X+VBG_BYTES]
0691: D0 05    JNC   0x0697             (1251)     jnc   .VBG_SOLID
0693: 50 00    MOV   A,0x0              (1252)     mov   A,00h                        ; Empty line
0695: 80 03    JMP   0x0699             (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
0697: 50 FF    MOV   A,0xFF             (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
0699: 9D E0    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(1257)     call  LCD_WriteData                ; character data
069B: 7B 01    DEC   [X+1]              (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
069D: BF EF    JNZ   0x068D             (1259)     jnz   .VBG_Loop2                    ; End Loop 2
069F: 77 00    INC   [X+0]              (1260)     inc   [X+VBGDATA_CTR]
06A1: 3D 00 09 CMP   [X+0],0x9          (1261)     cmp   [X+VBGDATA_CTR],09h
06A4: BF E5    JNZ   0x068A             (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
06A6: 18       POP   A                  (1264)     pop  A
06A7: 18       POP   A                  (1265)     pop  A
06A8: 50 0C    MOV   A,0xC              (1266)     mov  A,LCD_DISP_ON                    ; Turn on display, don't really
06AA: 9D E3    CALL  _LCD_Control       (1267)     call LCD_Control                   ; need this.
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
06AC: 7F       RET                      (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_InitBG:
                                        (1317) _LCD_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
06BB: 4F       MOV   X,SP               (1319)     mov   X,SP                         ; Get location of stack
06BC: 38 03    ADD   SP,0x3             (1320)     add   SP,3
06BE: 54 02    MOV   [X+2],A            (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
06C0: 50 40    MOV   A,0x40             (1323)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
06C2: 9D CB    CALL  _LCD_Control       (1324)     call  LCD_Control                  ; Position the CG pointer
06C4: 56 00 00 MOV   [X+0],0x0          (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
06C7: 56 01 08 MOV   [X+1],0x8          (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
06CA: 52 00    MOV   A,[X+0]            (1330)     mov   A,[X+BGDATA_PTR]
06CC: 3D 02 00 CMP   [X+2],0x0          (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
06CF: B0 05    JNZ   0x06D5             (1332)     jnz   .BG_OTHER
06D1: FF DA    INDEX LCD_BG_TYPE1       (1333)     index LCD_BG_TYPE1
06D3: 80 03    JMP   0x06D7             (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
06D5: FF DD    INDEX LCD_BG_TYPE2       (1336)     index LCD_BG_TYPE2
                                        (1337)  .BG_Load:
06D7: 9D A2    CALL  LCD_Write_Data|_LCD_WriteData|_LCD_Write_Data|LCD_WriteData(1338)     call  LCD_WriteData
06D9: 7B 01    DEC   [X+1]              (1339)     dec   [X+BGCHARS]                  ; Character builder counter
06DB: BF EE    JNZ   0x06CA             (1340)     jnz   .BG_Loop2
06DD: 77 00    INC   [X+0]              (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
06DF: 3D 00 07 CMP   [X+0],0x7          (1342)     cmp   [X+BGDATA_PTR],07h
06E2: BF E4    JNZ   0x06C7             (1343)     jnz   .BG_Loop1
                                        (1344) 
06E4: 38 FD    ADD   SP,0xFD            (1345)     add   SP,-3
06E6: 50 0C    MOV   A,0xC              (1346)     mov   A,LCD_DISP_ON
06E8: 9D A5    CALL  _LCD_Control       (1347)     call  LCD_Control
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
06EA: 7F       RET                      (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD.asm
FILE: lib\adcinc_1int.asm               (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: ADCINC_1INT.asm
                                        (0004) ;;  Version: 1.20, Updated on 2013/5/19 at 10:39:54
                                        (0005) ;;
                                        (0006) ;;  DESCRIPTION: Assembler interrupt service routine for the ADCINC
                                        (0007) ;;               A/D Converter User Module. This code works for both the
                                        (0008) ;;               first and second-order modulator topologies.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "ADCINC_1.inc"
                                        (0017) 
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) 
                                        (0023) export _ADCINC_1_ADConversion_ISR
                                        (0024) 
                                        (0025) export _ADCINC_1_iResult
                                        (0026) export  ADCINC_1_iResult
                                        (0027) export _ADCINC_1_fStatus
                                        (0028) export  ADCINC_1_fStatus
                                        (0029) export _ADCINC_1_bState
                                        (0030) export  ADCINC_1_bState
                                        (0031) export _ADCINC_1_fMode
                                        (0032) export  ADCINC_1_fMode
                                        (0033) export _ADCINC_1_bNumSamples
                                        (0034) export  ADCINC_1_bNumSamples
                                        (0035) 
                                        (0036) ;-----------------------------------------------
                                        (0037) ; Variable Allocation
                                        (0038) ;-----------------------------------------------
                                        (0039) AREA InterruptRAM(RAM,REL)
                                        (0040)  ADCINC_1_iResult:
                                        (0041) _ADCINC_1_iResult:                         BLK  2 ;Calculated answer
                                        (0042)   iTemp:                                   BLK  2 ;internal temp storage
                                        (0043)  ADCINC_1_fStatus:
                                        (0044) _ADCINC_1_fStatus:                         BLK  1 ;ADC Status
                                        (0045)  ADCINC_1_bState:
                                        (0046) _ADCINC_1_bState:                          BLK  1 ;State value of ADC count
                                        (0047)  ADCINC_1_fMode:
                                        (0048) _ADCINC_1_fMode:                           BLK  1 ;Integrate and reset mode.
                                        (0049)  ADCINC_1_bNumSamples:
                                        (0050) _ADCINC_1_bNumSamples:                     BLK  1 ;Number of samples to take.
                                        (0051) 
                                        (0052) ;-----------------------------------------------
                                        (0053) ;  EQUATES
                                        (0054) ;-----------------------------------------------
                                        (0055) 
                                        (0056) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0057) ;---------------------------------------------------
                                        (0058) ; Insert your custom declarations below this banner
                                        (0059) ;---------------------------------------------------
                                        (0060) 
                                        (0061) ;------------------------
                                        (0062) ;  Constant Definitions
                                        (0063) ;------------------------
                                        (0064) 
                                        (0065) 
                                        (0066) ;------------------------
                                        (0067) ; Variable Allocation
                                        (0068) ;------------------------
                                        (0069) 
                                        (0070) 
                                        (0071) ;---------------------------------------------------
                                        (0072) ; Insert your custom declarations above this banner
                                        (0073) ;---------------------------------------------------
                                        (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0075) 
                                        (0076) 
                                        (0077) AREA UserModules (ROM, REL)
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: _ADCINC_1_ADConversion_ISR
                                        (0081) ;
                                        (0082) ;  DESCRIPTION: Perform final filter operations to produce output samples.
                                        (0083) ;
                                        (0084) ;-----------------------------------------------------------------------------
                                        (0085) ;
                                        (0086) ;    The decimation rate is established by the PWM interrupt. Four timer
                                        (0087) ;    clocks elapse for each modulator output (decimator input) since the
                                        (0088) ;    phi1/phi2 generator divides by 4. This means the timer period and thus
                                        (0089) ;    it's interrupt must equal 4 times the actual decimation rate.  The
                                        (0090) ;    decimator is ru  for 2^(#bits-6).
                                        (0091) ;
                                        (0092) _ADCINC_1_ADConversion_ISR:
06EB: 7A 1F    DEC   [0x1F]             (0093)     dec  [ADCINC_1_bState]
                                        (0094) if1:
06ED: C0 02    JC    0x06F0             (0095)     jc endif1 ; no underflow
06EF: 7E       RETI                     (0096)     reti
                                        (0097) endif1:
06F0: 3C 20 00 CMP   [0x20],0x0         (0098)     cmp [ADCINC_1_fMode],0
                                        (0099) if2: 
06F3: B0 12    JNZ   0x0706             (0100)     jnz endif2  ;leaving reset mode
06F5: 08       PUSH  A                  (0101)     push A                            ;read decimator
06F6: 5D E5    MOV   A,REG[0xE5]        (0102)     mov  A, reg[DEC_DL]
06F8: 53 1D    MOV   [0x1D],A           (0103)     mov  [iTemp + LowByte],A
06FA: 5D E4    MOV   A,REG[0xE4]        (0104)     mov  A, reg[DEC_DH]
06FC: 53 1C    MOV   [0x1C],A           (0105)     mov  [iTemp + HighByte], A
06FE: 18       POP   A                  (0106)     pop A
06FF: 55 20 01 MOV   [0x20],0x1         (0107)     mov [ADCINC_1_fMode],1
0702: 55 1F FF MOV   [0x1F],0xFF        (0108)     mov [ADCINC_1_bState],((1<<(ADCINC_1_bNUMBITS- 6))-1)
0705: 7E       RETI                     (0109)     reti
0706: 43 82 20 OR    REG[0x82],0x20     
0709: 43 83 10 OR    REG[0x83],0x10     
                                        (0110) endif2:
                                        (0111)     ;This code runs at end of integrate
                                        (0112)     ADCINC_1_RESET_INTEGRATOR_M
070C: 08       PUSH  A                  (0113)     push A
070D: 5D E5    MOV   A,REG[0xE5]        (0114)     mov  A, reg[DEC_DL]
070F: 12 1D    SUB   A,[0x1D]           (0115)     sub  A,[iTemp + LowByte]
0711: 53 1D    MOV   [0x1D],A           (0116)     mov  [iTemp +LowByte],A
0713: 5D E4    MOV   A,REG[0xE4]        (0117)     mov  A, reg[DEC_DH]
0715: 1A 1C    SBB   A,[0x1C]           (0118)     sbb  A,[iTemp + HighByte]
0717: 67       ASR   A                  (0119)     asr  A
0718: 6E 1D    RRC   [0x1D]             (0120)     rrc  [iTemp + LowByte]
                                        (0121) 
                                        (0122)        ;Covert to Unipolar
                                        (0123) IF  ADCINC_1_9_OR_MORE_BITS
071A: 01 20    ADD   A,0x20             (0124)     add  A, (1<<(ADCINC_1_bNUMBITS - 9))
                                        (0125) ELSE
                                        (0126)     add [iTemp + LowByte], (1<<(ADCINC_1_bNUMBITS - 1)) ;work on lower Byte
                                        (0127)     adc A,0 
                                        (0128) ENDIF
                                        (0129)        ;check for overflow
                                        (0130) IF     ADCINC_1_8_OR_MORE_BITS
071C: 39 40    CMP   A,0x40             (0131)     cmp A,(1<<(ADCINC_1_bNUMBITS - 8))
                                        (0132) if3: 
071E: B0 05    JNZ   0x0724             (0133)     jnz endif3 ;overflow
0720: 78       DEC   A                  (0134)     dec A
0721: 55 1D FF MOV   [0x1D],0xFF        (0135)     mov [iTemp + LowByte],ffh
                                        (0136) endif3:
                                        (0137) ELSE
                                        (0138)     cmp [iTemp + LowByte],(1<<(ADCINC_1_bNUMBITS))
                                        (0139) if4: 
                                        (0140)     jnz endif4 ;overflow
                                        (0141)     dec [iTemp + LowByte]
                                        (0142) endif4:
                                        (0143) ENDIF
                                        (0144) IF ADCINC_1_SIGNED_DATA
                                        (0145) IF ADCINC_1_9_OR_MORE_BITS
                                        (0146)     sub A,(1<<(ADCINC_1_bNUMBITS - 9))
                                        (0147) ELSE
                                        (0148)     sub [iTemp +LowByte],(1<<(ADCINC_1_bNUMBITS - 1))
                                        (0149)     sbb A,0
                                        (0150) ENDIF
                                        (0151) ENDIF
0724: 5F 1B 1D MOV   [0x1B],[0x1D]      (0152)     mov  [ADCINC_1_iResult + LowByte],[iTemp +LowByte]
0727: 53 1A    MOV   [0x1A],A           (0153)     mov  [ADCINC_1_iResult + HighByte],A
0729: 55 1E 01 MOV   [0x1E],0x1         (0154)     mov  [ADCINC_1_fStatus],1
                                        (0155) ConversionReady:
                                        (0156)     ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0157)     ;---------------------------------------------------
                                        (0158)     ; Insert your custom code below this banner
                                        (0159)     ;---------------------------------------------------
                                        (0160)     ;  Sample data is now in iResult
                                        (0161)     ;
                                        (0162)     ;  NOTE: This interrupt service routine has already
                                        (0163)     ;  preserved the values of the A CPU register. If
                                        (0164)     ;  you need to use the X register you must preserve
                                        (0165)     ;  its value and restore it before the return from
                                        (0166)     ;  interrupt.
                                        (0167)     ;---------------------------------------------------
                                        (0168)     ; Insert your custom code above this banner
                                        (0169)     ;---------------------------------------------------
                                        (0170)     ;@PSoC_UserCode_END@ (Do not change this line.)
072C: 18       POP   A                  (0171)     pop A
072D: 3C 21 00 CMP   [0x21],0x0         (0172)     cmp [ADCINC_1_bNumSamples],0
                                        (0173) if5: 
0730: B0 0E    JNZ   0x073F             (0174)     jnz endif5 ; Number of samples is zero
0732: 55 20 00 MOV   [0x20],0x0         (0175)     mov [ADCINC_1_fMode],0
0735: 55 1F 00 MOV   [0x1F],0x0         (0176)     mov [ADCINC_1_bState],0
0738: 41 83 EF AND   REG[0x83],0xEF     
073B: 41 82 DF AND   REG[0x82],0xDF     
                                        (0177)     ADCINC_1_ENABLE_INTEGRATOR_M
073E: 7E       RETI                     (0178)     reti       
                                        (0179) endif5:
073F: 7A 21    DEC   [0x21]             (0180)     dec [ADCINC_1_bNumSamples]
                                        (0181) if6:
0741: A0 0E    JZ    0x0750             (0182)     jz endif6  ; count not zero
0743: 55 20 00 MOV   [0x20],0x0         (0183)     mov [ADCINC_1_fMode],0
0746: 55 1F 00 MOV   [0x1F],0x0         (0184)     mov [ADCINC_1_bState],0
0749: 41 83 EF AND   REG[0x83],0xEF     
074C: 41 82 DF AND   REG[0x82],0xDF     
                                        (0185)     ADCINC_1_ENABLE_INTEGRATOR_M
074F: 7E       RETI                     (0186)     reti       
0750: 41 E1 F7 AND   REG[0xE1],0xF7     
                                        (0187) endif6:
                                        (0188)     ;All samples done
                                        (0189)     ADCINC_1_STOPADC_M
0753: 7E       RETI                     (0190)  reti 
FILE: lib\adcinc_1.asm                  (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: ADCINC_1.asm
                                        (0004) ;;   Version: 1.1, Updated on 2006/02/03 at 09:10:49
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Assembler source for the ADCINC A/D Converter
                                        (0008) ;;               User Module with 1st-order modulator.
                                        (0009) ;;
                                        (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0012) ;;        This means it is the caller's responsibility to preserve any values
                                        (0013) ;;        in the X and A registers that are still needed after the API
                                        (0014) ;;        function returns. Even though these registers may be preserved now,
                                        (0015) ;;        there is no guarantee they will be preserved in future releases.
                                        (0016) ;;-----------------------------------------------------------------------------
                                        (0017) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0018) ;;*****************************************************************************
                                        (0019) ;;*****************************************************************************
                                        (0020) 
                                        (0021) include "m8c.inc"
                                        (0022) include "memory.inc"
                                        (0023) 
                                        (0024) include "ADCINC_1.inc"
                                        (0025) 
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ;  Global Symbols
                                        (0029) ;-----------------------------------------------
                                        (0030) export  ADCINC_1_Start
                                        (0031) export _ADCINC_1_Start
                                        (0032) export  ADCINC_1_SetPower
                                        (0033) export _ADCINC_1_SetPower
                                        (0034) export  ADCINC_1_Stop
                                        (0035) export _ADCINC_1_Stop
                                        (0036) export  ADCINC_1_GetSamples
                                        (0037) export _ADCINC_1_GetSamples
                                        (0038) export  ADCINC_1_StopADC
                                        (0039) export _ADCINC_1_StopADC
                                        (0040) export  ADCINC_1_fIsDataAvailable
                                        (0041) export _ADCINC_1_fIsDataAvailable
                                        (0042) export  ADCINC_1_iClearFlagGetData
                                        (0043) export _ADCINC_1_iClearFlagGetData
                                        (0044) export  ADCINC_1_wClearFlagGetData
                                        (0045) export _ADCINC_1_wClearFlagGetData
                                        (0046) export  ADCINC_1_cClearFlagGetData
                                        (0047) export _ADCINC_1_cClearFlagGetData
                                        (0048) export  ADCINC_1_bClearFlagGetData
                                        (0049) export _ADCINC_1_bClearFlagGetData
                                        (0050) export  ADCINC_1_iGetData
                                        (0051) export _ADCINC_1_iGetData
                                        (0052) export  ADCINC_1_wGetData
                                        (0053) export _ADCINC_1_wGetData
                                        (0054) export  ADCINC_1_bGetData
                                        (0055) export _ADCINC_1_bGetData
                                        (0056) export  ADCINC_1_cGetData
                                        (0057) export _ADCINC_1_cGetData
                                        (0058) export  ADCINC_1_fClearFlag
                                        (0059) export _ADCINC_1_fClearFlag
                                        (0060) export  ADCINC_1_WritePulseWidth
                                        (0061) export _ADCINC_1_WritePulseWidth
                                        (0062) 
                                        (0063) 
                                        (0064) AREA bss (RAM,REL)
                                        (0065) 
                                        (0066) ;-----------------------------------------------
                                        (0067) ;  Constant Definitions
                                        (0068) ;-----------------------------------------------
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: ADCINC_1_Start
                                        (0080) ;
                                        (0081) ;  DESCRIPTION: Applies power setting to the module's analog PSoc block.
                                        (0082) ;               and starts the PWM
                                        (0083) ;-----------------------------------------------------------------------------
                                        (0084) ;
                                        (0085) ;  ARGUMENTS:    The A register contains the power setting.
                                        (0086) ;  RETURNS:      Nothing.
                                        (0087) ;  SIDE EFFECTS:
                                        (0088) ;    The A and X registers may be modified by this or future implementations
                                        (0089) ;    of this function.  When necessary, it is the calling function's
                                        (0090) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0091) ;    functions.
                                        (0092) ;
                                        (0093)  ADCINC_1_Start:
                                        (0094) _ADCINC_1_Start:
                                        (0095)    RAM_PROLOGUE RAM_USE_CLASS_1
0754: 43 E7 C0 OR    REG[0xE7],0xC0     (0096)    or    reg[DEC_CR1],c0h
0757: 90 0D    CALL  _ADCINC_1_SetPower (0097)    call  ADCINC_1_SetPower
0759: 43 82 20 OR    REG[0x82],0x20     
075C: 43 83 10 OR    REG[0x83],0x10     
                                        (0098)    ADCINC_1_RESET_INTEGRATOR_M
075F: 62 2D FF MOV   REG[0x2D],0xFF     (0099)    mov   reg[ADCINC_1_PWMdr1],ffh
0762: 43 2F 01 OR    REG[0x2F],0x1      (0100)    or    reg[ADCINC_1_PWMcr0],01h                    ; start PWM
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
0765: 7F       RET                      (0102)    ret
                                        (0103) .ENDSECTION
                                        (0104) 
                                        (0105)    
                                        (0106) .SECTION
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;  FUNCTION NAME: ADCINC_1_SetPower
                                        (0109) ;
                                        (0110) ;  DESCRIPTION: Applies power setting to the module's analog PSoc block.
                                        (0111) ;-----------------------------------------------------------------------------
                                        (0112) ;
                                        (0113) ;  ARGUMENTS:    The A register contains the power setting.
                                        (0114) ;  RETURNS:      Nothing.
                                        (0115) ;  SIDE EFFECTS:
                                        (0116) ;    The A and X registers may be modified by this or future implementations
                                        (0117) ;    of this function.  When necessary, it is the calling function's
                                        (0118) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0119) ;    functions.
                                        (0120) ;
                                        (0121)  ADCINC_1_SetPower:
                                        (0122) _ADCINC_1_SetPower:
                                        (0123)    RAM_PROLOGUE RAM_USE_CLASS_2
0766: 4F       MOV   X,SP               (0124)    mov  X,SP                                     ; Set up Stack frame
0767: 21 03    AND   A,0x3              (0125)    and  A,03h                                    ; Ensure value is legal
0769: 08       PUSH  A                  (0126)    push A
076A: 5D 83    MOV   A,REG[0x83]        (0127)    mov  A,reg[ADCINC_1_AtoDcr3]                  ; First SC block:
076C: 21 FC    AND   A,0xFC             (0128)    and  A,~03h                                   ;   clear power bits to zero
076E: 2B 00    OR    A,[X+0]            (0129)    or   A,[ X ]                                  ;   establish new value
0770: 60 83    MOV   REG[0x83],A        (0130)    mov  reg[ADCINC_1_AtoDcr3],A                  ;   change the actual setting
0772: 18       POP   A                  (0131)    pop  A
                                        (0132)    RAM_EPILOGUE RAM_USE_CLASS_2
0773: 7F       RET                      (0133)    ret
0774: 41 E1 F7 AND   REG[0xE1],0xF7     
                                        (0134) .ENDSECTION
                                        (0135) 
                                        (0136) .SECTION
                                        (0137) ;-----------------------------------------------------------------------------
                                        (0138) ;  FUNCTION NAME: ADCINC_1_Stop
                                        (0139) ;
                                        (0140) ;  DESCRIPTION:   Removes power from the module's analog PSoc block.
                                        (0141) ;                 and turns off PWM
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:     None.
                                        (0145) ;  RETURNS:       Nothing.
                                        (0146) ;  SIDE EFFECTS:
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  When necessary, it is the calling function's
                                        (0149) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0150) ;    functions.
                                        (0151) ;
                                        (0152)  ADCINC_1_Stop:
                                        (0153) _ADCINC_1_Stop:
                                        (0154)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0155)    ADCINC_1_STOPADC_M
0777: 41 83 FC AND   REG[0x83],0xFC     (0156)    and  reg[ADCINC_1_AtoDcr3], ~03h
077A: 41 2F FE AND   REG[0x2F],0xFE     (0157)    and  reg[ADCINC_1_PWMcr0], ~01h ; stop PWM
                                        (0158)    RAM_EPILOGUE RAM_USE_CLASS_1
077D: 7F       RET                      (0159)    ret
077E: 41 83 EF AND   REG[0x83],0xEF     
0781: 41 82 DF AND   REG[0x82],0xDF     
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: ADCINC_1_GetSamples
                                        (0166) ;
                                        (0167) ;  DESCRIPTION: Activates interrupts for this user module and begins sampling.
                                        (0168) ;-----------------------------------------------------------------------------
                                        (0169) ;
                                        (0170) ;  ARGUMENTS:    A register contain number of samples
                                        (0171) ;  RETURNS:      Nothing.
                                        (0172) ;  SIDE EFFECTS:
                                        (0173) ;    The A and X registers may be modified by this or future implementations
                                        (0174) ;    of this function.  When necessary, it is the calling function's
                                        (0175) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0176) ;    functions.
                                        (0177) ;          
                                        (0178)  ADCINC_1_GetSamples:
                                        (0179) _ADCINC_1_GetSamples:
                                        (0180)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0181)    RAM_SETPAGE_CUR >ADCINC_1_fMode
                                        (0182)    ADCINC_1_ENABLE_INTEGRATOR_M
0784: 55 20 00 MOV   [0x20],0x0         (0183)    mov [ADCINC_1_fMode],0
0787: 55 1F 00 MOV   [0x1F],0x0         (0184)    mov [ADCINC_1_bState],0
078A: 53 21    MOV   [0x21],A           (0185)    mov [ADCINC_1_bNumSamples],A
078C: 5D 2E    MOV   A,REG[0x2E]        (0186)    mov A, reg[ADCINC_1_PWMdr2]
078E: B0 04    JNZ   0x0793             (0187)    jnz  .SkipPulseWrite
0790: 62 2E 01 MOV   REG[0x2E],0x1      (0188)    mov reg[ADCINC_1_PWMdr2], 1
0793: 62 DB F7 MOV   REG[0xDB],0xF7     
0796: 43 E1 08 OR    REG[0xE1],0x8      
                                        (0189) .SkipPulseWrite:
                                        (0190)    ADCINC_1_STARTADC_M  ;enable interrupt 
                                        (0191)    RAM_EPILOGUE RAM_USE_CLASS_4 
0799: 7F       RET                      (0192)    ret
079A: 41 E1 F7 AND   REG[0xE1],0xF7     
079D: 43 82 20 OR    REG[0x82],0x20     
07A0: 43 83 10 OR    REG[0x83],0x10     
                                        (0193) .ENDSECTION
                                        (0194) 
                                        (0195) 
                                        (0196) .SECTION
                                        (0197) ;-----------------------------------------------------------------------------
                                        (0198) ;  FUNCTION NAME: ADCINC_1_StopADC
                                        (0199) ;
                                        (0200) ;  DESCRIPTION: Shuts down the A/D is an orderly manner.  The interrupt
                                        (0201) ;               is disabled but the PWM output is still active.
                                        (0202) ;               Integrator is reset
                                        (0203) ;-----------------------------------------------------------------------------
                                        (0204) ;
                                        (0205) ;  ARGUMENTS:    None.
                                        (0206) ;  RETURNS:      Nothing.
                                        (0207) ;  SIDE EFFECTS:
                                        (0208) ;    The A and X registers may be modified by this or future implementations
                                        (0209) ;    of this function.  When necessary, it is the calling function's
                                        (0210) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0211) ;    functions.
                                        (0212) ;
                                        (0213)  ADCINC_1_StopADC:
                                        (0214) _ADCINC_1_StopADC:
                                        (0215)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0216)    ADCINC_1_STOPADC_M
                                        (0217)    ADCINC_1_RESET_INTEGRATOR_M
                                        (0218)    RAM_EPILOGUE RAM_USE_CLASS_1 
07A3: 7F       RET                      (0219)  ret
07A4: 51 1E    MOV   A,[0x1E]           
                                        (0220) .ENDSECTION
                                        (0221) 
                                        (0222) 
                                        (0223) .SECTION
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  FUNCTION NAME: ADCINC_1_fIsDataAvailable
                                        (0226) ;
                                        (0227) ;  DESCRIPTION: Returns the status of the A/D Data
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  ARGUMENTS:    None.
                                        (0230) ;  RETURNS:      fastcall BOOL DataAvailable returned in the A register
                                        (0231) ;  SIDE EFFECTS:
                                        (0232) ;    The A and X registers may be modified by this or future implementations
                                        (0233) ;    of this function.  When necessary, it is the calling function's
                                        (0234) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0235) ;    functions.
                                        (0236) ;          
                                        (0237)  ADCINC_1_fIsDataAvailable:
                                        (0238) _ADCINC_1_fIsDataAvailable:
                                        (0239)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0240)    ADCINC_1_fIsDataAvailable_M   
                                        (0241)    RAM_EPILOGUE RAM_USE_CLASS_4
07A6: 7F       RET                      (0242)    ret
07A7: 55 1E 00 MOV   [0x1E],0x0         
07AA: 58 1A    MOV   X,[0x1A]           
07AC: 51 1B    MOV   A,[0x1B]           
07AE: 3C 1E 00 CMP   [0x1E],0x0         
07B1: BF F5    JNZ   _ADCINC_1_iClearFlagGetData|_ADCINC_1_wClearFlagGetData|ADCINC_1_iClearFlagGetData|ADCINC_1_wClearFlagGetData
                                        (0243) .ENDSECTION
                                        (0244) 
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME:  ADCINC_1_iClearFlagGetData
                                        (0249) ;                  ADCINC_1_wClearFlagGetData
                                        (0250) ;
                                        (0251) ;  DESCRIPTION:    Clears the fStatus and places ADC data in iResult A/D.
                                        (0252) ;                  Flag is checked after trandfer to insure valid data.
                                        (0253) ;                  available. Also clears the DATA_READY flag. 
                                        (0254) ;-----------------------------------------------------------------------------
                                        (0255) ;  ARGUMENTS:    None.
                                        (0256) ;  RETURNS:      fastcall int iResult returned in the X and A register
                                        (0257) ;  SIDE EFFECTS:
                                        (0258) ;    The A and X registers may be modified by this or future implementations
                                        (0259) ;    of this function.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;          
                                        (0263)  ADCINC_1_iClearFlagGetData:
                                        (0264) _ADCINC_1_iClearFlagGetData:
                                        (0265)  ADCINC_1_wClearFlagGetData:
                                        (0266) _ADCINC_1_wClearFlagGetData:
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0268)    ADCINC_1_iClearFlagGetData_M   
                                        (0269)    RAM_EPILOGUE RAM_USE_CLASS_4
07B3: 7F       RET                      (0270)    ret
07B4: 55 1E 00 MOV   [0x1E],0x0         
07B7: 51 1B    MOV   A,[0x1B]           
                                        (0271) .ENDSECTION
                                        (0272) 
                                        (0273) 
                                        (0274) .SECTION
                                        (0275) ;-----------------------------------------------------------------------------
                                        (0276) ;  FUNCTION NAME:  ADCINC_1_cClearFlagGetData
                                        (0277) ;                  ADCINC_1_bClearFlagGetData
                                        (0278) ;
                                        (0279) ;  DESCRIPTION:    Clears the fStatus and places ADC data in iResult A/D.
                                        (0280) ;-----------------------------------------------------------------------------
                                        (0281) ;  ARGUMENTS:    None.
                                        (0282) ;  RETURNS:      fastcall int iResult returned in the X and A register
                                        (0283) ;  SIDE EFFECTS:
                                        (0284) ;    The A and X registers may be modified by this or future implementations
                                        (0285) ;    of this function.  When necessary, it is the calling function's
                                        (0286) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0287) ;    functions.
                                        (0288) ;          
                                        (0289)  ADCINC_1_cClearFlagGetData:
                                        (0290) _ADCINC_1_cClearFlagGetData:
                                        (0291)  ADCINC_1_bClearFlagGetData:
                                        (0292) _ADCINC_1_bClearFlagGetData:
                                        (0293)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0294)    ADCINC_1_bClearFlagGetData_M     
                                        (0295)    RAM_EPILOGUE RAM_USE_CLASS_4
07B9: 7F       RET                      (0296)    ret
07BA: 58 1A    MOV   X,[0x1A]           
07BC: 51 1B    MOV   A,[0x1B]           
                                        (0297) .ENDSECTION
                                        (0298) .SECTION
                                        (0299) ;-----------------------------------------------------------------------------
                                        (0300) ;  FUNCTION NAME:  ADCINC_1_iGetData
                                        (0301) ;                  ADCINC_1_wGetData
                                        (0302) ;
                                        (0303) ;  DESCRIPTION:     Returns the data from the A/D.  Does not check if data is
                                        (0304) ;                   available.
                                        (0305) ;-----------------------------------------------------------------------------
                                        (0306) ;  ARGUMENTS:    None.
                                        (0307) ;  RETURNS:      fastcall int iResult is returned in the X,A registers
                                        (0308) ;  SIDE EFFECTS:
                                        (0309) ;    The A and X registers may be modified by this or future implementations
                                        (0310) ;    of this function.  When necessary, it is the calling function's
                                        (0311) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0312) ;    functions.
                                        (0313) ;          
                                        (0314)  ADCINC_1_iGetData:
                                        (0315) _ADCINC_1_iGetData:
                                        (0316)  ADCINC_1_wGetData:
                                        (0317) _ADCINC_1_wGetData:
                                        (0318)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0319)    ADCINC_1_wGetData_M          
                                        (0320)    RAM_EPILOGUE RAM_USE_CLASS_4
07BE: 7F       RET                      (0321)    ret
07BF: 51 1B    MOV   A,[0x1B]           
                                        (0322) .ENDSECTION
                                        (0323) .SECTION
                                        (0324) ;-----------------------------------------------------------------------------
                                        (0325) ;  FUNCTION NAME:  ADCINC_1_bGetData
                                        (0326) ;                  ADCINC_1_cGetData
                                        (0327) ;
                                        (0328) ;  DESCRIPTION:     Returns the data from the A/D.  Does not check if data is
                                        (0329) ;                   available.
                                        (0330) ;-----------------------------------------------------------------------------
                                        (0331) ;  ARGUMENTS:    None.
                                        (0332) ;  RETURNS:      fastcall CHAR cData returned in the A register
                                        (0333) ;  SIDE EFFECTS:
                                        (0334) ;    The A and X registers may be modified by this or future implementations
                                        (0335) ;    of this function.  When necessary, it is the calling function's
                                        (0336) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0337) ;    functions.
                                        (0338) ;          
                                        (0339)  ADCINC_1_bGetData:
                                        (0340) _ADCINC_1_bGetData:
                                        (0341)  ADCINC_1_cGetData:
                                        (0342) _ADCINC_1_cGetData:
                                        (0343)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0344)    ADCINC_1_cGetData_M        
                                        (0345)    RAM_EPILOGUE RAM_USE_CLASS_4
07C1: 7F       RET                      (0346)    ret
07C2: 51 1E    MOV   A,[0x1E]           
07C4: 55 1E 00 MOV   [0x1E],0x0         
                                        (0347) .ENDSECTION
                                        (0348) 
                                        (0349) 
                                        (0350) .SECTION
                                        (0351) ;-----------------------------------------------------------------------------
                                        (0352) ;  FUNCTION NAME: ADCINC_1_fClearFlag
                                        (0353) ;
                                        (0354) ;  DESCRIPTION: Clears the data ready flag.
                                        (0355) ;-----------------------------------------------------------------------------
                                        (0356) ;  ARGUMENTS:    None.
                                        (0357) ;  RETURNS:      Nothing.
                                        (0358) ;  SIDE EFFECTS: 
                                        (0359) ;    The DATA_READY flag is cleared.
                                        (0360) ;    The A and X registers may be modified by this or future implementations
                                        (0361) ;    of this function.  When necessary, it is the calling function's
                                        (0362) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0363) ;    functions.
                                        (0364) ;          
                                        (0365)  ADCINC_1_fClearFlag:
                                        (0366) _ADCINC_1_fClearFlag:
                                        (0367)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0368)    ADCINC_1_fClearFlag_M    
                                        (0369)    RAM_EPILOGUE RAM_USE_CLASS_4
07C7: 7F       RET                      (0370)    ret
07C8: 60 2E    MOV   REG[0x2E],A        
                                        (0371) .ENDSECTION
                                        (0372) 
                                        (0373) 
                                        (0374) .SECTION
                                        (0375) ;-----------------------------------------------------------------------------
                                        (0376) ;  FUNCTION NAME: ADCINC_1_WritePulseWidth
                                        (0377) ;
                                        (0378) ;  DESCRIPTION:
                                        (0379) ;     Write the 8-bit period value into the compare register (DR2).
                                        (0380) ;-----------------------------------------------------------------------------
                                        (0381) ;
                                        (0382) ;  ARGUMENTS: fastcall BYTE bPeriodValue (passed in A)
                                        (0383) ;  RETURNS:   Nothing
                                        (0384) ;  SIDE EFFECTS:
                                        (0385) ;    The A and X registers may be modified by this or future implementations
                                        (0386) ;    of this function.  When necessary, it is the calling function's
                                        (0387) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0388) ;    functions.
                                        (0389) ;
                                        (0390)  ADCINC_1_WritePulseWidth:
                                        (0391) _ADCINC_1_WritePulseWidth:
                                        (0392)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0393)    ADCINC_1_WritePulseWidth_M  
                                        (0394)    RAM_EPILOGUE RAM_USE_CLASS_1
07CA: 7F       RET                      (0395)    ret
                                        (0396) .ENDSECTION
                                        (0397) 
                                        (0398) ; End of File ADCINC_1.asm
FILE: Z:\Robo\Robor7\ROBOTT~1\ROBOTT~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // Robotti Projekti
(0003) // Robor7 @ 2014
(0004) // Kasper Kiiskinen, Henri Sinokki, Eero Holopainen, Mikko Liira, Kari Lampi
(0005) //----------------------------------------------------------------------------
(0006) 
(0007) #include <m8c.h>        // part specific constants and macros
(0008) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0009) #include<stdio.h>
(0010) #include<stdlib.h>
(0011) 
(0012) //Omat header filet
(0013) #include "MotorControl.h"
(0014) //#include "UltraControl.h"
(0015) //#include "GyroControl.h"
(0016) 
(0017) int timeT = 0, timeT2 = 0; //kello
(0018) int timeForward = 150; //.... 4m tydell vauhdilla 3.9s
(0019) int turnTime = 75; 	   //.... 90 asteen knnkseen menevaika
(0020) int timeRobotWidth = 15; //.... Robotin leveyteen menev aika ?
(0021) int trig = 0;
(0022) 
(0023) //Main Method
(0024) void main(void)
(0025) {
__UserModules_end|__text_start|_main|_main:
  ammu                 --> X+11
  turn                 --> X+9
  buffer               --> X+4
  ultraData            --> X+2
  i                    --> X+0
    07CB: 10       PUSH  X
    07CC: 4F       MOV   X,SP
    07CD: 38 0D    ADD   SP,0xD
(0026) 	//Mrittelyt
(0027) 	char buffer[5];
(0028) 	volatile int i = 0;
    07CF: 56 01 00 MOV   [X+1],0x0
    07D2: 56 00 00 MOV   [X+0],0x0
(0029) 	int turn = 0;
    07D5: 56 0A 00 MOV   [X+10],0x0
    07D8: 56 09 00 MOV   [X+9],0x0
(0030) 	int ultraData = 0;
    07DB: 56 03 00 MOV   [X+3],0x0
    07DE: 56 02 00 MOV   [X+2],0x0
(0031) 	int ammu = 1;
    07E1: 56 0C 01 MOV   [X+12],0x1
    07E4: 56 0B 00 MOV   [X+11],0x0
(0032) 	
(0033) 	//Init**************************
(0034) 	
(0035) 	//Enables Global Interrupts
(0036) 	M8C_EnableGInt; 
    07E7: 71 01    OR    F,0x1
(0037) 	
(0038) 	//Start LCD
(0039) 	LCD_Start();
    07E9: 10       PUSH  X
    07EA: 7C 05 36 LCALL _LCD_Start|LCD_Init|_LCD_Init
(0040) 	
(0041) 	//InitializeTimer
(0042) 	Timer8_Start();
    07ED: 7C 03 3E LCALL _Timer8_Start
(0043) 	Timer8_EnableInt();
    07F0: 7C 03 36 LCALL _Timer8_EnableInt
    07F3: 20       POP   X
(0044) 	
(0045) 	//Start Motor PWMs
(0046) 	InitPWM();
    07F4: 7C 09 90 LCALL _InitPWM
(0047) 	
(0048) 	PGA_SetGain(PGA_G8_00);
    07F7: 10       PUSH  X
    07F8: 50 18    MOV   A,0x18
    07FA: 7C 04 0F LCALL _PGA_SetGain
(0049) 	PGA_Start(PGA_MEDPOWER);
    07FD: 50 02    MOV   A,0x2
    07FF: 7C 04 01 LCALL PGA_SetPower|_PGA_Start|PGA_Start|_PGA_SetPower
(0050) 	
(0051) 	ADCINC_1_Start(ADCINC_1_HIGHPOWER);
    0802: 50 03    MOV   A,0x3
    0804: 7C 07 54 LCALL _ADCINC_1_Start
(0052) 	ADCINC_1_GetSamples(0);
    0807: 50 00    MOV   A,0x0
    0809: 7C 07 7E LCALL _ADCINC_1_GetSamples
    080C: 20       POP   X
    080D: 81 41    JMP   0x094F
(0053) 	
(0054) 	
(0055) 	
(0056) 	//MainLoop**********
(0057) 	//***********************
(0058) 	while(1)
(0059) 	{
(0060) 		if (trig == 1)
    080F: 3C 0A 00 CMP   [trig],0x0
    0812: B0 0B    JNZ   0x081E
    0814: 3C 0B 01 CMP   [trig+1],0x1
    0817: B0 06    JNZ   0x081E
(0061) 		{
(0062) 			UATrig_Data_ADDR |= UATrig_MASK;
    0819: 43 00 40 OR    REG[0x0],0x40
(0063) 		}
    081C: 80 04    JMP   0x0821
(0064) 		else 	
(0065) 			UATrig_Data_ADDR &= 0x00;
    081E: 62 00 00 MOV   REG[0x0],0x0
(0066) 		
(0067) 		
(0068) 		if(ADCINC_1_fIsDataAvailable() != 0)
    0821: 10       PUSH  X
    0822: 7C 07 A4 LCALL _ADCINC_1_fIsDataAvailable
    0825: 20       POP   X
    0826: 39 00    CMP   A,0x0
    0828: A0 0E    JZ    0x0837
(0069) 			ultraData = ADCINC_1_iGetData();
    082A: 10       PUSH  X
    082B: 7C 07 BA LCALL _ADCINC_1_iGetData|_ADCINC_1_wGetData|ADCINC_1_wGetData
    082E: 5A 16    MOV   [__r0],X
    0830: 20       POP   X
    0831: 54 03    MOV   [X+3],A
    0833: 51 16    MOV   A,[__r0]
    0835: 54 02    MOV   [X+2],A
(0070) 		
(0071) 		ultraData = ADCINC_1_iClearFlagGetData();
    0837: 10       PUSH  X
    0838: 7C 07 A7 LCALL _ADCINC_1_iClearFlagGetData|_ADCINC_1_wClearFlagGetData|ADCINC_1_iClearFlagGetData|ADCINC_1_wClearFlagGetData
    083B: 5A 16    MOV   [__r0],X
    083D: 20       POP   X
    083E: 54 03    MOV   [X+3],A
    0840: 51 16    MOV   A,[__r0]
    0842: 54 02    MOV   [X+2],A
(0072) 		
(0073) 		//ultraData = ADCINC_1_iClearFlagGetData();
(0074) 		
(0075) 		//Spiraali
(0076) 		if(i < 3)
    0844: 52 01    MOV   A,[X+1]
    0846: 11 03    SUB   A,0x3
    0848: 52 00    MOV   A,[X+0]
    084A: 31 80    XOR   A,0x80
    084C: 19 80    SBB   A,0x80
    084E: D0 45    JNC   0x0894
(0077) 		{
(0078) 			if(turn == 0)
    0850: 3D 09 00 CMP   [X+9],0x0
    0853: B0 13    JNZ   0x0867
    0855: 3D 0A 00 CMP   [X+10],0x0
    0858: B0 0E    JNZ   0x0867
(0079) 				MoveForward(FULL_SPEED);
    085A: 50 00    MOV   A,0x0
    085C: 08       PUSH  A
    085D: 50 C7    MOV   A,0xC7
    085F: 08       PUSH  A
    0860: 7C 09 F1 LCALL _MoveForward
    0863: 38 FE    ADD   SP,0xFE
    0865: 80 48    JMP   0x08AE
(0080) 			else 
(0081) 			{
(0082) 				if(timeT <= turnTime) //if(gyroKulma < 90)
    0867: 51 07    MOV   A,[turnTime+1]
    0869: 12 01    SUB   A,[timeT+1]
    086B: 51 00    MOV   A,[timeT]
    086D: 31 80    XOR   A,0x80
    086F: 53 0E    MOV   [__rX],A
    0871: 51 06    MOV   A,[turnTime]
    0873: 31 80    XOR   A,0x80
    0875: 1A 0E    SBB   A,[__rX]
    0877: C0 0E    JC    0x0886
(0083) 				{
(0084) 					TurnLeft(FULL_SPEED);
    0879: 50 00    MOV   A,0x0
    087B: 08       PUSH  A
    087C: 50 C7    MOV   A,0xC7
    087E: 08       PUSH  A
    087F: 7C 0D 38 LCALL _TurnLeft
    0882: 38 FE    ADD   SP,0xFE
(0085) 				}
    0884: 80 29    JMP   0x08AE
(0086) 				else
(0087) 				{ 
(0088) 					turn = 0;
    0886: 56 0A 00 MOV   [X+10],0x0
    0889: 56 09 00 MOV   [X+9],0x0
(0089) 					timeT = 0;
    088C: 55 01 00 MOV   [timeT+1],0x0
    088F: 55 00 00 MOV   [timeT],0x0
(0090) 				}
(0091) 			}
(0092) 		}
    0892: 80 1B    JMP   0x08AE
(0093) 		else if(i < 5) 
    0894: 52 01    MOV   A,[X+1]
    0896: 11 05    SUB   A,0x5
    0898: 52 00    MOV   A,[X+0]
    089A: 31 80    XOR   A,0x80
    089C: 19 80    SBB   A,0x80
    089E: D0 0F    JNC   0x08AE
(0094) 		{
(0095) 			i = 0;
    08A0: 56 01 00 MOV   [X+1],0x0
    08A3: 56 00 00 MOV   [X+0],0x0
(0096) 			timeForward -= timeRobotWidth;
    08A6: 51 09    MOV   A,[timeRobotWidth+1]
    08A8: 14 05    SUB   [timeForward+1],A
    08AA: 51 08    MOV   A,[timeRobotWidth]
    08AC: 1C 04    SBB   [timeForward],A
(0097) 		}
(0098) 		
(0099) 		//Kokokierros on menty
(0100) 		if(timeForward <= 0)
    08AE: 50 00    MOV   A,0x0
    08B0: 12 05    SUB   A,[timeForward+1]
    08B2: 51 04    MOV   A,[timeForward]
    08B4: 31 80    XOR   A,0x80
    08B6: 53 0E    MOV   [__rX],A
    08B8: 50 80    MOV   A,0x80
    08BA: 1A 0E    SBB   A,[__rX]
    08BC: C0 10    JC    0x08CD
(0101) 		{
(0102) 			i = 10;
    08BE: 56 01 0A MOV   [X+1],0xA
    08C1: 56 00 00 MOV   [X+0],0x0
(0103) 			timeForward = 0;
    08C4: 55 05 00 MOV   [timeForward+1],0x0
    08C7: 55 04 00 MOV   [timeForward],0x0
(0104) 			Stop();
    08CA: 7C 0C D3 LCALL _Stop
(0105) 		}
(0106) 		//End Spiraali
(0107) 		
(0108) 		
(0109) 		//Scan
(0110) 		/*
(0111) 			if(i == 10)
(0112) 			{
(0113) 				Skannaa keiloja.
(0114) 				while(kulma >= 360)
(0115) 				{
(0116) 					WaitForScan?
(0117) 					If(output => 0) 
(0118) 						MoveForward(199);
(0119) 					else
(0120) 						TurnLeft(199); kulma += 10;
(0121) 				}
(0122) 		
(0123) 				Jos ei lydy i = 20;
(0124) 			}
(0125) 		*/
(0126) 		
(0127) 		/*
(0128) 		if (timeT >= timeForward && turn == 0)
(0129) 		{
(0130) 			i++;
(0131) 			turn = 1;
(0132) 			timeT = 0;
(0133) 			
(0134) 			//WRITE TO LCD
(0135) 			itoa(buffer,timeForward,10);
(0136) 			LCD_Position(0,5);
(0137) 			LCD_PrString(buffer);
(0138) 			
(0139) 			itoa(buffer,i,10);
(0140) 			LCD_Position(0,0);
(0141) 			LCD_PrString(buffer);
(0142) 		}*/
(0143) 	
(0144) 		if(timeT > 100)
    08CD: 50 64    MOV   A,0x64
    08CF: 12 01    SUB   A,[timeT+1]
    08D1: 51 00    MOV   A,[timeT]
    08D3: 31 80    XOR   A,0x80
    08D5: 53 0E    MOV   [__rX],A
    08D7: 50 80    MOV   A,0x80
    08D9: 1A 0E    SBB   A,[__rX]
    08DB: D0 73    JNC   0x094F
(0145) 		{
(0146) 			itoa(buffer,ultraData,10);
    08DD: 50 00    MOV   A,0x0
    08DF: 08       PUSH  A
    08E0: 50 0A    MOV   A,0xA
    08E2: 08       PUSH  A
    08E3: 52 02    MOV   A,[X+2]
    08E5: 08       PUSH  A
    08E6: 52 03    MOV   A,[X+3]
    08E8: 08       PUSH  A
    08E9: 5A 15    MOV   [__r1],X
    08EB: 06 15 04 ADD   [__r1],0x4
    08EE: 51 16    MOV   A,[__r0]
    08F0: 08       PUSH  A
    08F1: 51 15    MOV   A,[__r1]
    08F3: 08       PUSH  A
    08F4: 7C 14 B8 LCALL _itoa
    08F7: 38 FA    ADD   SP,0xFA
(0147) 			LCD_Position(0,0);
    08F9: 10       PUSH  X
    08FA: 50 00    MOV   A,0x0
    08FC: 57 00    MOV   X,0x0
    08FE: 7C 05 A6 LCALL _LCD_Position
    0901: 20       POP   X
(0148) 			LCD_PrString(buffer);
    0902: 5A 15    MOV   [__r1],X
    0904: 06 15 04 ADD   [__r1],0x4
    0907: 10       PUSH  X
    0908: 51 16    MOV   A,[__r0]
    090A: 08       PUSH  A
    090B: 51 15    MOV   A,[__r1]
    090D: 5C       MOV   X,A
    090E: 18       POP   A
    090F: 7C 04 71 LCALL _LCD_PrString
    0912: 20       POP   X
(0149) 			
(0150) 			itoa(buffer,timeT,10);
    0913: 50 00    MOV   A,0x0
    0915: 08       PUSH  A
    0916: 50 0A    MOV   A,0xA
    0918: 08       PUSH  A
    0919: 51 00    MOV   A,[timeT]
    091B: 08       PUSH  A
    091C: 51 01    MOV   A,[timeT+1]
    091E: 08       PUSH  A
    091F: 5A 15    MOV   [__r1],X
    0921: 06 15 04 ADD   [__r1],0x4
    0924: 51 16    MOV   A,[__r0]
    0926: 08       PUSH  A
    0927: 51 15    MOV   A,[__r1]
    0929: 08       PUSH  A
    092A: 7C 14 B8 LCALL _itoa
    092D: 38 FA    ADD   SP,0xFA
(0151) 			LCD_Position(1,5);
    092F: 10       PUSH  X
    0930: 57 05    MOV   X,0x5
    0932: 50 01    MOV   A,0x1
    0934: 7C 05 A6 LCALL _LCD_Position
    0937: 20       POP   X
(0152) 			LCD_PrString(buffer);
    0938: 5A 15    MOV   [__r1],X
    093A: 06 15 04 ADD   [__r1],0x4
    093D: 10       PUSH  X
    093E: 51 16    MOV   A,[__r0]
    0940: 08       PUSH  A
    0941: 51 15    MOV   A,[__r1]
    0943: 5C       MOV   X,A
    0944: 18       POP   A
    0945: 7C 04 71 LCALL _LCD_PrString
    0948: 20       POP   X
(0153) 			
(0154) 			timeT = 0;
    0949: 55 01 00 MOV   [timeT+1],0x0
    094C: 55 00 00 MOV   [timeT],0x0
(0155) 		}
(0156) 		
(0157) 		
(0158) 	}
    094F: 8E BF    JMP   0x080F
    0951: 38 F3    ADD   SP,0xF3
    0953: 20       POP   X
    0954: 8F FF    JMP   0x0954
(0159) 
(0160) }
(0161) 
(0162) //Kutsutaan joka 0.01s = 10ms vlein.
(0163) #pragma interrupt_handler TimerInterrupt
(0164) void TimerInterrupt()
(0165) {
_TimerInterrupt:
    0956: 08       PUSH  A
(0166)   timeT++;
    0957: 76 01    INC   [timeT+1]
    0959: 0E 00 00 ADC   [timeT],0x0
(0167)   timeT2++;
    095C: 76 03    INC   [timeT2+1]
    095E: 0E 02 00 ADC   [timeT2],0x0
    0961: 18       POP   A
    0962: 7E       RETI  
(0168) }
(0169) 
(0170) #pragma iterrupt_handler TimerUAInterrupt
(0171) void TimerUAInterrupt()
(0172) {
(0173) 	if(timeT2 > 6)
_TimerUAInterrupt:
    0963: 50 06    MOV   A,0x6
    0965: 12 03    SUB   A,[timeT2+1]
    0967: 51 02    MOV   A,[timeT2]
    0969: 31 80    XOR   A,0x80
    096B: 53 0E    MOV   [__rX],A
    096D: 50 80    MOV   A,0x80
    096F: 1A 0E    SBB   A,[__rX]
    0971: D0 0D    JNC   0x097F
(0174) 	{
(0175) 		timeT2 = 0;
    0973: 55 03 00 MOV   [timeT2+1],0x0
    0976: 55 02 00 MOV   [timeT2],0x0
(0176) 		trig = 1;
    0979: 55 0B 01 MOV   [trig+1],0x1
    097C: 55 0A 00 MOV   [trig],0x0
(0177) 	}
(0178) 	
(0179) 	if (trig == 1)
    097F: 3C 0A 00 CMP   [trig],0x0
    0982: B0 0C    JNZ   0x098F
    0984: 3C 0B 01 CMP   [trig+1],0x1
    0987: B0 07    JNZ   0x098F
(0180) 	{
(0181) 		trig = 0;
    0989: 55 0B 00 MOV   [trig+1],0x0
    098C: 55 0A 00 MOV   [trig],0x0
(0182) 	}
    098F: 7F       RET   
FILE: Z:\Robo\Robor7\ROBOTT~1\ROBOTT~1\motorcontrol.c
(0001) #include <m8c.h>        // part specific constants and macros
(0002) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0003) 
(0004) //Esim!
(0005) //PRT0GS |= 0x01; Connects PORT_0_0 to GlobalOutEven 
(0006) //PRT0GS &= ~0x01; Disconnects PORT0_0 from GlobalOutEven
(0007) 
(0008) //Porttien osoitteet
(0009) const int LEFTFOW = 0x01; //Port0_0 VasenPuoli Eteenpin
(0010) const int LEFTBACK = 0x10; //Port0_4 VasenPuoli Taaksepin
(0011) 
(0012) const int RIGHTFOW = 0x02; //Port0_1 OikeaPuoli Eteenpin
(0013) const int RIGHTBACK = 0x20; //Port0_5 OikeaPuoli Taaksepin
(0014) const float OIKEUSKERROIN = 0.8f; //Kerroin vasemalle puolelle jotta robotti kulkisi suoraan
(0015) 
(0016) //Kynnist PWM Moduulit
(0017) void InitPWM()
(0018) {
(0019) 	PWM8_VASEN_Start();
_InitPWM:
    0990: 10       PUSH  X
    0991: 7C 03 84 LCALL _PWM8_VASEN_Start
(0020) 	PWM8_OIKEA_Start();
    0994: 7C 03 C7 LCALL _PWM8_OIKEA_Start
    0997: 20       POP   X
(0021) 	
(0022) 	PRT0GS &= ~LEFTBACK;
    0998: 50 01    MOV   A,0x1
    099A: 10       PUSH  X
    099B: 57 52    MOV   X,0x52
    099D: 08       PUSH  A
    099E: 28       ROMX  
    099F: 18       POP   A
    09A0: 75       INC   X
    09A1: 09 00    ADC   A,0x0
    09A3: 28       ROMX  
    09A4: 20       POP   X
    09A5: 73       CPL   A
    09A6: 53 15    MOV   [__r1],A
    09A8: 5D 02    MOV   A,REG[0x2]
    09AA: 22 15    AND   A,[__r1]
    09AC: 60 02    MOV   REG[0x2],A
(0023) 	PRT0GS &= ~RIGHTBACK;
    09AE: 50 01    MOV   A,0x1
    09B0: 10       PUSH  X
    09B1: 57 56    MOV   X,0x56
    09B3: 08       PUSH  A
    09B4: 28       ROMX  
    09B5: 18       POP   A
    09B6: 75       INC   X
    09B7: 09 00    ADC   A,0x0
    09B9: 28       ROMX  
    09BA: 20       POP   X
    09BB: 73       CPL   A
    09BC: 53 15    MOV   [__r1],A
    09BE: 5D 02    MOV   A,REG[0x2]
    09C0: 22 15    AND   A,[__r1]
    09C2: 60 02    MOV   REG[0x2],A
(0024) 	PRT0GS &= ~LEFTFOW;
    09C4: 50 01    MOV   A,0x1
    09C6: 10       PUSH  X
    09C7: 57 50    MOV   X,0x50
    09C9: 08       PUSH  A
    09CA: 28       ROMX  
    09CB: 18       POP   A
    09CC: 75       INC   X
    09CD: 09 00    ADC   A,0x0
    09CF: 28       ROMX  
    09D0: 20       POP   X
    09D1: 73       CPL   A
    09D2: 53 15    MOV   [__r1],A
    09D4: 5D 02    MOV   A,REG[0x2]
    09D6: 22 15    AND   A,[__r1]
    09D8: 60 02    MOV   REG[0x2],A
(0025) 	PRT0GS &= ~RIGHTFOW;
    09DA: 50 01    MOV   A,0x1
    09DC: 10       PUSH  X
    09DD: 57 54    MOV   X,0x54
    09DF: 08       PUSH  A
    09E0: 28       ROMX  
    09E1: 18       POP   A
    09E2: 75       INC   X
    09E3: 09 00    ADC   A,0x0
    09E5: 28       ROMX  
    09E6: 20       POP   X
    09E7: 73       CPL   A
    09E8: 53 15    MOV   [__r1],A
    09EA: 5D 02    MOV   A,REG[0x2]
    09EC: 22 15    AND   A,[__r1]
    09EE: 60 02    MOV   REG[0x2],A
    09F0: 7F       RET   
(0026) }
(0027) 
(0028) //Kulkee eteenpin arvolla..
(0029) void MoveForward(int pulse)
(0030) {			
_MoveForward:
  pulse                --> X-5
    09F1: 10       PUSH  X
    09F2: 4F       MOV   X,SP
    09F3: 38 02    ADD   SP,0x2
(0031) 	PRT0GS |= LEFTFOW;
    09F5: 50 01    MOV   A,0x1
    09F7: 10       PUSH  X
    09F8: 57 50    MOV   X,0x50
    09FA: 08       PUSH  A
    09FB: 28       ROMX  
    09FC: 18       POP   A
    09FD: 75       INC   X
    09FE: 09 00    ADC   A,0x0
    0A00: 28       ROMX  
    0A01: 53 15    MOV   [__r1],A
    0A03: 20       POP   X
    0A04: 5D 02    MOV   A,REG[0x2]
    0A06: 2A 15    OR    A,[__r1]
    0A08: 60 02    MOV   REG[0x2],A
(0032) 	PRT0GS |= RIGHTFOW;
    0A0A: 50 01    MOV   A,0x1
    0A0C: 10       PUSH  X
    0A0D: 57 54    MOV   X,0x54
    0A0F: 08       PUSH  A
    0A10: 28       ROMX  
    0A11: 18       POP   A
    0A12: 75       INC   X
    0A13: 09 00    ADC   A,0x0
    0A15: 28       ROMX  
    0A16: 53 15    MOV   [__r1],A
    0A18: 20       POP   X
    0A19: 5D 02    MOV   A,REG[0x2]
    0A1B: 2A 15    OR    A,[__r1]
    0A1D: 60 02    MOV   REG[0x2],A
(0033) 	PRT0GS &= ~LEFTBACK;
    0A1F: 50 01    MOV   A,0x1
    0A21: 10       PUSH  X
    0A22: 57 52    MOV   X,0x52
    0A24: 08       PUSH  A
    0A25: 28       ROMX  
    0A26: 18       POP   A
    0A27: 75       INC   X
    0A28: 09 00    ADC   A,0x0
    0A2A: 28       ROMX  
    0A2B: 20       POP   X
    0A2C: 73       CPL   A
    0A2D: 53 15    MOV   [__r1],A
    0A2F: 5D 02    MOV   A,REG[0x2]
    0A31: 22 15    AND   A,[__r1]
    0A33: 60 02    MOV   REG[0x2],A
(0034) 	PRT0GS &= ~RIGHTBACK;
    0A35: 50 01    MOV   A,0x1
    0A37: 10       PUSH  X
    0A38: 57 56    MOV   X,0x56
    0A3A: 08       PUSH  A
    0A3B: 28       ROMX  
    0A3C: 18       POP   A
    0A3D: 75       INC   X
    0A3E: 09 00    ADC   A,0x0
    0A40: 28       ROMX  
    0A41: 20       POP   X
    0A42: 73       CPL   A
    0A43: 53 15    MOV   [__r1],A
    0A45: 5D 02    MOV   A,REG[0x2]
    0A47: 22 15    AND   A,[__r1]
    0A49: 60 02    MOV   REG[0x2],A
(0035) 	
(0036) 	PWM8_VASEN_WritePulseWidth((BYTE)(pulse * OIKEUSKERROIN));
    0A4B: 55 15 58 MOV   [__r1],0x58
FILE: Z:\Robo\Robor7\ROBOTT~1\ROBOTT~1\motorcontrol.c
(0037) 	PWM8_OIKEA_WritePulseWidth((BYTE)pulse);
    0B57: 52 FC    MOV   A,[X-4]
    0B59: 10       PUSH  X
    0B5A: 7C 03 D2 LCALL _PWM8_OIKEA_WritePulseWidth
    0B5D: 20       POP   X
    0B5E: 38 FE    ADD   SP,0xFE
    0B60: 20       POP   X
    0B61: 7F       RET   
(0038) }
(0039) 
(0040) //Kulkee taaksepin arvolla
(0041) void MoveBackward(int pulse)
(0042) {
_MoveBackward:
  pulse                --> X-5
    0B62: 10       PUSH  X
    0B63: 4F       MOV   X,SP
    0B64: 38 02    ADD   SP,0x2
(0043) 	PRT0GS &= ~LEFTFOW;
    0B66: 50 01    MOV   A,0x1
    0B68: 10       PUSH  X
    0B69: 57 50    MOV   X,0x50
    0B6B: 08       PUSH  A
    0B6C: 28       ROMX  
    0B6D: 18       POP   A
    0B6E: 75       INC   X
    0B6F: 09 00    ADC   A,0x0
    0B71: 28       ROMX  
    0B72: 20       POP   X
    0B73: 73       CPL   A
    0B74: 53 15    MOV   [__r1],A
    0B76: 5D 02    MOV   A,REG[0x2]
    0B78: 22 15    AND   A,[__r1]
    0B7A: 60 02    MOV   REG[0x2],A
(0044) 	PRT0GS &= ~RIGHTFOW;
    0B7C: 50 01    MOV   A,0x1
    0B7E: 10       PUSH  X
    0B7F: 57 54    MOV   X,0x54
    0B81: 08       PUSH  A
    0B82: 28       ROMX  
    0B83: 18       POP   A
    0B84: 75       INC   X
    0B85: 09 00    ADC   A,0x0
    0B87: 28       ROMX  
    0B88: 20       POP   X
    0B89: 73       CPL   A
    0B8A: 53 15    MOV   [__r1],A
    0B8C: 5D 02    MOV   A,REG[0x2]
    0B8E: 22 15    AND   A,[__r1]
    0B90: 60 02    MOV   REG[0x2],A
(0045) 	PRT0GS |= LEFTBACK;
    0B92: 50 01    MOV   A,0x1
    0B94: 10       PUSH  X
    0B95: 57 52    MOV   X,0x52
    0B97: 08       PUSH  A
    0B98: 28       ROMX  
    0B99: 18       POP   A
    0B9A: 75       INC   X
    0B9B: 09 00    ADC   A,0x0
    0B9D: 28       ROMX  
    0B9E: 53 15    MOV   [__r1],A
    0BA0: 20       POP   X
    0BA1: 5D 02    MOV   A,REG[0x2]
    0BA3: 2A 15    OR    A,[__r1]
    0BA5: 60 02    MOV   REG[0x2],A
(0046) 	PRT0GS |= RIGHTBACK;
    0BA7: 50 01    MOV   A,0x1
    0BA9: 10       PUSH  X
    0BAA: 57 56    MOV   X,0x56
    0BAC: 08       PUSH  A
    0BAD: 28       ROMX  
    0BAE: 18       POP   A
    0BAF: 75       INC   X
    0BB0: 09 00    ADC   A,0x0
    0BB2: 28       ROMX  
    0BB3: 53 15    MOV   [__r1],A
    0BB5: 20       POP   X
    0BB6: 5D 02    MOV   A,REG[0x2]
    0BB8: 2A 15    OR    A,[__r1]
    0BBA: 60 02    MOV   REG[0x2],A
(0047) 	
(0048) 	PWM8_VASEN_WritePulseWidth((BYTE)(pulse * OIKEUSKERROIN));
    0BBC: 55 15 58 MOV   [__r1],0x58
FILE: Z:\Robo\Robor7\ROBOTT~1\ROBOTT~1\motorcontrol.c
(0049) 	PWM8_OIKEA_WritePulseWidth((BYTE)pulse);
    0CC8: 52 FC    MOV   A,[X-4]
    0CCA: 10       PUSH  X
    0CCB: 7C 03 D2 LCALL _PWM8_OIKEA_WritePulseWidth
    0CCE: 20       POP   X
    0CCF: 38 FE    ADD   SP,0xFE
    0CD1: 20       POP   X
    0CD2: 7F       RET   
(0050) }
(0051) 
(0052) //Pysytt Moottorit
(0053) void Stop()
(0054) {
(0055) 	PWM8_OIKEA_WritePulseWidth(0);
_Stop:
    0CD3: 10       PUSH  X
    0CD4: 50 00    MOV   A,0x0
    0CD6: 7C 03 D2 LCALL _PWM8_OIKEA_WritePulseWidth
(0056) 	PWM8_VASEN_WritePulseWidth(0);
    0CD9: 50 00    MOV   A,0x0
    0CDB: 7C 03 8F LCALL _PWM8_VASEN_WritePulseWidth
    0CDE: 20       POP   X
(0057) 	PRT0GS &= ~LEFTBACK;
    0CDF: 50 01    MOV   A,0x1
    0CE1: 10       PUSH  X
    0CE2: 57 52    MOV   X,0x52
    0CE4: 08       PUSH  A
    0CE5: 28       ROMX  
    0CE6: 18       POP   A
    0CE7: 75       INC   X
    0CE8: 09 00    ADC   A,0x0
    0CEA: 28       ROMX  
    0CEB: 20       POP   X
    0CEC: 73       CPL   A
    0CED: 53 15    MOV   [__r1],A
    0CEF: 5D 02    MOV   A,REG[0x2]
    0CF1: 22 15    AND   A,[__r1]
    0CF3: 60 02    MOV   REG[0x2],A
(0058) 	PRT0GS &= ~RIGHTBACK;
    0CF5: 50 01    MOV   A,0x1
    0CF7: 10       PUSH  X
    0CF8: 57 56    MOV   X,0x56
    0CFA: 08       PUSH  A
    0CFB: 28       ROMX  
    0CFC: 18       POP   A
    0CFD: 75       INC   X
    0CFE: 09 00    ADC   A,0x0
    0D00: 28       ROMX  
    0D01: 20       POP   X
    0D02: 73       CPL   A
    0D03: 53 15    MOV   [__r1],A
    0D05: 5D 02    MOV   A,REG[0x2]
    0D07: 22 15    AND   A,[__r1]
    0D09: 60 02    MOV   REG[0x2],A
(0059) 	PRT0GS &= ~LEFTFOW;
    0D0B: 50 01    MOV   A,0x1
    0D0D: 10       PUSH  X
    0D0E: 57 50    MOV   X,0x50
    0D10: 08       PUSH  A
    0D11: 28       ROMX  
    0D12: 18       POP   A
    0D13: 75       INC   X
    0D14: 09 00    ADC   A,0x0
    0D16: 28       ROMX  
    0D17: 20       POP   X
    0D18: 73       CPL   A
    0D19: 53 15    MOV   [__r1],A
    0D1B: 5D 02    MOV   A,REG[0x2]
    0D1D: 22 15    AND   A,[__r1]
    0D1F: 60 02    MOV   REG[0x2],A
(0060) 	PRT0GS &= ~RIGHTFOW;
    0D21: 50 01    MOV   A,0x1
    0D23: 10       PUSH  X
    0D24: 57 54    MOV   X,0x54
    0D26: 08       PUSH  A
    0D27: 28       ROMX  
    0D28: 18       POP   A
    0D29: 75       INC   X
    0D2A: 09 00    ADC   A,0x0
    0D2C: 28       ROMX  
    0D2D: 20       POP   X
    0D2E: 73       CPL   A
    0D2F: 53 15    MOV   [__r1],A
    0D31: 5D 02    MOV   A,REG[0x2]
    0D33: 22 15    AND   A,[__r1]
    0D35: 60 02    MOV   REG[0x2],A
    0D37: 7F       RET   
(0061) }
(0062) 
(0063) //Kntyy vasemmalle
(0064) void TurnLeft(int pulse)
(0065) {
_TurnLeft:
  pulse                --> X-5
    0D38: 10       PUSH  X
    0D39: 4F       MOV   X,SP
    0D3A: 38 02    ADD   SP,0x2
(0066) 	PRT0GS &= ~LEFTBACK;
    0D3C: 50 01    MOV   A,0x1
    0D3E: 10       PUSH  X
    0D3F: 57 52    MOV   X,0x52
    0D41: 08       PUSH  A
    0D42: 28       ROMX  
    0D43: 18       POP   A
    0D44: 75       INC   X
    0D45: 09 00    ADC   A,0x0
    0D47: 28       ROMX  
    0D48: 20       POP   X
    0D49: 73       CPL   A
    0D4A: 53 15    MOV   [__r1],A
    0D4C: 5D 02    MOV   A,REG[0x2]
    0D4E: 22 15    AND   A,[__r1]
    0D50: 60 02    MOV   REG[0x2],A
(0067) 	PRT0GS |= LEFTFOW;
    0D52: 50 01    MOV   A,0x1
    0D54: 10       PUSH  X
    0D55: 57 50    MOV   X,0x50
    0D57: 08       PUSH  A
    0D58: 28       ROMX  
    0D59: 18       POP   A
    0D5A: 75       INC   X
    0D5B: 09 00    ADC   A,0x0
    0D5D: 28       ROMX  
    0D5E: 53 15    MOV   [__r1],A
    0D60: 20       POP   X
    0D61: 5D 02    MOV   A,REG[0x2]
    0D63: 2A 15    OR    A,[__r1]
    0D65: 60 02    MOV   REG[0x2],A
(0068) 	PRT0GS &= ~RIGHTFOW;
    0D67: 50 01    MOV   A,0x1
    0D69: 10       PUSH  X
    0D6A: 57 54    MOV   X,0x54
    0D6C: 08       PUSH  A
    0D6D: 28       ROMX  
    0D6E: 18       POP   A
    0D6F: 75       INC   X
    0D70: 09 00    ADC   A,0x0
    0D72: 28       ROMX  
    0D73: 20       POP   X
    0D74: 73       CPL   A
    0D75: 53 15    MOV   [__r1],A
    0D77: 5D 02    MOV   A,REG[0x2]
    0D79: 22 15    AND   A,[__r1]
    0D7B: 60 02    MOV   REG[0x2],A
(0069) 	PRT0GS |= RIGHTBACK;
    0D7D: 50 01    MOV   A,0x1
    0D7F: 10       PUSH  X
    0D80: 57 56    MOV   X,0x56
    0D82: 08       PUSH  A
    0D83: 28       ROMX  
    0D84: 18       POP   A
    0D85: 75       INC   X
    0D86: 09 00    ADC   A,0x0
    0D88: 28       ROMX  
    0D89: 53 15    MOV   [__r1],A
    0D8B: 20       POP   X
    0D8C: 5D 02    MOV   A,REG[0x2]
    0D8E: 2A 15    OR    A,[__r1]
    0D90: 60 02    MOV   REG[0x2],A
(0070) 		
(0071) 	PWM8_VASEN_WritePulseWidth((BYTE)(pulse * OIKEUSKERROIN));
    0D92: 55 15 58 MOV   [__r1],0x58
FILE: Z:\Robo\Robor7\ROBOTT~1\ROBOTT~1\motorcontrol.c
(0072) 	PWM8_OIKEA_WritePulseWidth((BYTE)pulse);
    0E9E: 52 FC    MOV   A,[X-4]
    0EA0: 10       PUSH  X
    0EA1: 7C 03 D2 LCALL _PWM8_OIKEA_WritePulseWidth
    0EA4: 20       POP   X
    0EA5: 38 FE    ADD   SP,0xFE
    0EA7: 20       POP   X
    0EA8: 7F       RET   
(0073) }
(0074) 
(0075) //Kntyy oikealle
(0076) void TurnRight(int pulse)
(0077) {
_TurnRight:
  pulse                --> X-5
    0EA9: 10       PUSH  X
    0EAA: 4F       MOV   X,SP
    0EAB: 38 02    ADD   SP,0x2
(0078) 	PRT0GS |= LEFTBACK;
    0EAD: 50 01    MOV   A,0x1
    0EAF: 10       PUSH  X
    0EB0: 57 52    MOV   X,0x52
    0EB2: 08       PUSH  A
    0EB3: 28       ROMX  
    0EB4: 18       POP   A
    0EB5: 75       INC   X
    0EB6: 09 00    ADC   A,0x0
    0EB8: 28       ROMX  
    0EB9: 53 15    MOV   [__r1],A
    0EBB: 20       POP   X
    0EBC: 5D 02    MOV   A,REG[0x2]
    0EBE: 2A 15    OR    A,[__r1]
    0EC0: 60 02    MOV   REG[0x2],A
(0079) 	PRT0GS &= ~LEFTFOW;
    0EC2: 50 01    MOV   A,0x1
    0EC4: 10       PUSH  X
    0EC5: 57 50    MOV   X,0x50
    0EC7: 08       PUSH  A
    0EC8: 28       ROMX  
    0EC9: 18       POP   A
    0ECA: 75       INC   X
    0ECB: 09 00    ADC   A,0x0
    0ECD: 28       ROMX  
    0ECE: 20       POP   X
    0ECF: 73       CPL   A
    0ED0: 53 15    MOV   [__r1],A
    0ED2: 5D 02    MOV   A,REG[0x2]
    0ED4: 22 15    AND   A,[__r1]
    0ED6: 60 02    MOV   REG[0x2],A
(0080) 	PRT0GS |= RIGHTFOW;
    0ED8: 50 01    MOV   A,0x1
    0EDA: 10       PUSH  X
    0EDB: 57 54    MOV   X,0x54
    0EDD: 08       PUSH  A
    0EDE: 28       ROMX  
    0EDF: 18       POP   A
    0EE0: 75       INC   X
    0EE1: 09 00    ADC   A,0x0
    0EE3: 28       ROMX  
    0EE4: 53 15    MOV   [__r1],A
    0EE6: 20       POP   X
    0EE7: 5D 02    MOV   A,REG[0x2]
    0EE9: 2A 15    OR    A,[__r1]
    0EEB: 60 02    MOV   REG[0x2],A
(0081) 	PRT0GS &= ~RIGHTBACK;
    0EED: 50 01    MOV   A,0x1
    0EEF: 10       PUSH  X
    0EF0: 57 56    MOV   X,0x56
    0EF2: 08       PUSH  A
    0EF3: 28       ROMX  
    0EF4: 18       POP   A
    0EF5: 75       INC   X
    0EF6: 09 00    ADC   A,0x0
    0EF8: 28       ROMX  
    0EF9: 20       POP   X
    0EFA: 73       CPL   A
    0EFB: 53 15    MOV   [__r1],A
    0EFD: 5D 02    MOV   A,REG[0x2]
    0EFF: 22 15    AND   A,[__r1]
    0F01: 60 02    MOV   REG[0x2],A
(0082) 	
(0083) 	PWM8_VASEN_WritePulseWidth((BYTE)(pulse * OIKEUSKERROIN));
    0F03: 55 15 58 MOV   [__r1],0x58
FILE: Z:\Robo\Robor7\ROBOTT~1\ROBOTT~1\motorcontrol.c
(0084) 	PWM8_OIKEA_WritePulseWidth((BYTE)pulse);
    100F: 52 FC    MOV   A,[X-4]
    1011: 10       PUSH  X
    1012: 7C 03 D2 LCALL _PWM8_OIKEA_WritePulseWidth
    1015: 20       POP   X
    1016: 38 FE    ADD   SP,0xFE
    1018: 20       POP   X
    1019: 7F       RET   
(0085) }
(0086) 
(0087) //TEST RIGHTTURN
(0088) void TestTurnRight(int pulse)
(0089) {
_TestTurnRight:
  pulse                --> X-5
    101A: 10       PUSH  X
    101B: 4F       MOV   X,SP
(0090) 	PRT0GS &= ~LEFTBACK;
    101C: 50 01    MOV   A,0x1
    101E: 10       PUSH  X
    101F: 57 52    MOV   X,0x52
    1021: 08       PUSH  A
    1022: 28       ROMX  
    1023: 18       POP   A
    1024: 75       INC   X
    1025: 09 00    ADC   A,0x0
    1027: 28       ROMX  
    1028: 20       POP   X
    1029: 73       CPL   A
    102A: 53 15    MOV   [__r1],A
    102C: 5D 02    MOV   A,REG[0x2]
    102E: 22 15    AND   A,[__r1]
    1030: 60 02    MOV   REG[0x2],A
(0091) 	PRT0GS &= ~LEFTFOW;
    1032: 50 01    MOV   A,0x1
    1034: 10       PUSH  X
    1035: 57 50    MOV   X,0x50
    1037: 08       PUSH  A
    1038: 28       ROMX  
    1039: 18       POP   A
    103A: 75       INC   X
    103B: 09 00    ADC   A,0x0
    103D: 28       ROMX  
    103E: 20       POP   X
    103F: 73       CPL   A
    1040: 53 15    MOV   [__r1],A
    1042: 5D 02    MOV   A,REG[0x2]
    1044: 22 15    AND   A,[__r1]
    1046: 60 02    MOV   REG[0x2],A
(0092) 	PRT0GS |= RIGHTFOW;
    1048: 50 01    MOV   A,0x1
    104A: 10       PUSH  X
    104B: 57 54    MOV   X,0x54
    104D: 08       PUSH  A
    104E: 28       ROMX  
    104F: 18       POP   A
    1050: 75       INC   X
    1051: 09 00    ADC   A,0x0
    1053: 28       ROMX  
    1054: 53 15    MOV   [__r1],A
    1056: 20       POP   X
    1057: 5D 02    MOV   A,REG[0x2]
    1059: 2A 15    OR    A,[__r1]
    105B: 60 02    MOV   REG[0x2],A
(0093) 	PRT0GS &= ~RIGHTBACK;
    105D: 50 01    MOV   A,0x1
    105F: 10       PUSH  X
    1060: 57 56    MOV   X,0x56
    1062: 08       PUSH  A
    1063: 28       ROMX  
    1064: 18       POP   A
    1065: 75       INC   X
    1066: 09 00    ADC   A,0x0
    1068: 28       ROMX  
    1069: 20       POP   X
    106A: 73       CPL   A
    106B: 53 15    MOV   [__r1],A
    106D: 5D 02    MOV   A,REG[0x2]
    106F: 22 15    AND   A,[__r1]
    1071: 60 02    MOV   REG[0x2],A
(0094) 	
(0095) 	//PWM8_VASEN_WritePulseWidth((BYTE)(pulse * OIKEUSKERROIN));
(0096) 	PWM8_OIKEA_WritePulseWidth((BYTE)pulse);
    1073: 52 FC    MOV   A,[X-4]
    1075: 10       PUSH  X
    1076: 7C 03 D2 LCALL _PWM8_OIKEA_WritePulseWidth
    1079: 20       POP   X
    107A: 20       POP   X
    107B: 7F       RET   
