# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc include/alu.svh include/ctrl.svh include/defs.svh include/dmem.svh rtl/peripherals/ram.sv rtl/peripherals/rom.sv rtl/core/alu.sv rtl/core/control_path.sv rtl/core/counter_register.v rtl/core/register_file.v rtl/core/data_path.sv rtl/core/core.sv rtl/top.sv --exe tests/tb_system.cpp --build --trace --top Top"
S  10993608    48466  1761497099   848671740  1705136080           0 "/usr/bin/verilator_bin"
S      4942    51683  1761497099   888671428  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S       211 2533274791566239  1761505525   192433800  1761505522   826838800 "include/alu.svh"
S       327 562949954591664  1753714505   904618800  1753714505   904618800 "include/ctrl.svh"
S       351 3377699721899410  1761505867   188578900  1761505864   808765900 "include/defs.svh"
S       129 562949954594667  1753383121   204546400  1753383121   204546400 "include/dmem.svh"
T      4689 281474978082202  1761506231   492600500  1761506231   492600500 "obj_dir/VTop.cpp"
T      3225 281474978082201  1761506231   486598200  1761506231   486598200 "obj_dir/VTop.h"
T      1830 281474978082217  1761506231   592593300  1761506231   592593300 "obj_dir/VTop.mk"
T       306 281474978082200  1761506231   482597000  1761506231   482597000 "obj_dir/VTop__ConstPool_0.cpp"
T       765 281474978082198  1761506231   472606100  1761506231   472606100 "obj_dir/VTop__Syms.cpp"
T      1120 281474978082199  1761506231   477599000  1761506231   477599000 "obj_dir/VTop__Syms.h"
T       290 281474978082214  1761506231   567605100  1761506231   567605100 "obj_dir/VTop__TraceDecls__0__Slow.cpp"
T      9613 281474978082215  1761506231   575597500  1761506231   575597500 "obj_dir/VTop__Trace__0.cpp"
T     22442 281474978082213  1761506231   565595900  1761506231   565595900 "obj_dir/VTop__Trace__0__Slow.cpp"
T      1476 281474978082204  1761506231   502598700  1761506231   502598700 "obj_dir/VTop___024root.h"
T      9430 281474978082210  1761506231   537594700  1761506231   537594700 "obj_dir/VTop___024root__DepSet_h0d2e5939__0.cpp"
T      8911 281474978082208  1761506231   526594600  1761506231   526594600 "obj_dir/VTop___024root__DepSet_h0d2e5939__0__Slow.cpp"
T       958 281474978082209  1761506231   532593300  1761506231   532593300 "obj_dir/VTop___024root__DepSet_hc590b6dd__0.cpp"
T       838 281474978082207  1761506231   521596500  1761506231   521596500 "obj_dir/VTop___024root__DepSet_hc590b6dd__0__Slow.cpp"
T       613 281474978082206  1761506231   514597600  1761506231   514597600 "obj_dir/VTop___024root__Slow.cpp"
T       627 281474978082205  1761506231   507592900  1761506231   507592900 "obj_dir/VTop___024unit.h"
T       467 281474978082212  1761506231   555595800  1761506231   555595800 "obj_dir/VTop___024unit__DepSet_h1b4533a7__0__Slow.cpp"
T       613 281474978082211  1761506231   547594400  1761506231   547594400 "obj_dir/VTop___024unit__Slow.cpp"
T       684 281474978082203  1761506231   497592400  1761506231   497592400 "obj_dir/VTop__pch.h"
T      1011 1407374884924842  1761506231   597601800  1761506231   597601800 "obj_dir/VTop__ver.d"
T         0        0  1761506231   603600700  1761506231   603600700 "obj_dir/VTop__verFiles.dat"
T      1801 281474978082216  1761506231   585591800  1761506231   585591800 "obj_dir/VTop_classes.mk"
S      1183 2814749768276989  1761506076   988156900  1761506076   641523300 "rtl/core/alu.sv"
S       758 3096224744987549  1761506100   287737100  1761506099   934799500 "rtl/core/control_path.sv"
S       383 844424931302306  1754855489   197596800  1754855489   197596800 "rtl/core/core.sv"
S       255 844424931302261  1753110433    17934000  1753110433    17934000 "rtl/core/counter_register.v"
S       890 2251799814855582  1754855491   738791800  1754855491   738791800 "rtl/core/data_path.sv"
S       582 562949954591609  1753409089   603771900  1753409089   603771900 "rtl/core/register_file.v"
S       400 2814749768276705  1761496741   501787200  1761496741   501787200 "rtl/peripherals/ram.sv"
S       333 1970324838144773  1753210963   418895700  1753210963   418895700 "rtl/peripherals/rom.sv"
S       503 1970324838144940  1761505153    82156000  1761505152   735727100 "rtl/top.sv"
