// Seed: 904799521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout reg id_2;
  inout wire id_1;
  parameter id_6 = -1;
  bit id_7;
  always
    if (1) @(posedge 1) #1 id_2 <= 1;
    else id_7 = -1;
  assign id_2 = {-1, id_2, (1 * (id_1)), id_7, id_3, 1'b0};
  always id_2 <= id_1;
  assign id_5 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43
) (
    _id_1
);
  input wire _id_1;
  reg [id_1 : id_1] id_2;
  initial id_2 <= {id_2, id_2, id_2, "", 1};
  wire id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
