<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::PPCInstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">analyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abb7303094f9b99f0ca06a9eb606dcb26">analyzeCompare</a>(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;Mask, int64_t &amp;Value) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">analyzeLoopForPipelining</a>(MachineBasicBlock *LoopBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">areMemAccessesTriviallyDisjoint</a>(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8d257d0fa9886eeb4ee7c842294d4449">canInsertSelect</a>(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aedcc57df983cf17bab675fab4233ac7d">ClobbersPredicate</a>(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred, bool SkipDead) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a0e3a31dc0490f96016dc6f83eb363213">combineRLWINM</a>(MachineInstr &amp;MI, MachineInstr **ToErase=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">commuteInstructionImpl</a>(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">convertToImmediateForm</a>(MachineInstr &amp;MI, MachineInstr **KilledDef=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">CreateTargetHazardRecognizer</a>(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">CreateTargetPostRAHazardRecognizer</a>(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">decomposeMachineOperandsTargetFlags</a>(unsigned TF) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">expandPostRAPseudo</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">expandVSXMemPseudo</a>(MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8ba4f8b2e477a32a27b66aa99566eef9">finalizeInsInstrs</a>(MachineInstr &amp;Root, MachineCombinerPattern &amp;P, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">findCommutedOpIndices</a>(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">findLoopInstr</a>(MachineBasicBlock &amp;PreHeader, SmallPtrSet&lt; MachineBasicBlock *, 8 &gt; &amp;Visited) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a360d9458a82cc4a80442ad84450945e1">fixupIsDeadOrKill</a>(MachineInstr *StartMI, MachineInstr *EndMI, unsigned RegNo) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43">foldFrameOffset</a>(MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a5ec71405ff522bfe6e20245ede6aaa91">FoldImmediate</a>(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg, MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4">genAlternativeCodeSequence</a>(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aedca54ee65b84a32a3bf0c9a595e2fd9">getConstantFromConstantPool</a>(MachineInstr *I) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">getDefMIPostRA</a>(unsigned Reg, MachineInstr &amp;MI, bool &amp;SeenIntermediateUse) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">getExtendResourceLenLimit</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a50c42e50d84476f314b12fc325f97cdf">getFMAPatterns</a>(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;P, bool DoRegPressureReduce) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">getInstrLatency</a>(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">getInstSizeInBytes</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a51f8adee69da15bfd10d880d79d8fbec">getLoadOpcodeForSpill</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622">getMachineCombinerPatterns</a>(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;P, bool DoRegPressureReduce) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a0d205be357ca598799bdbca4fe40cc70">getMemOperandsWithOffsetWidth</a>(const MachineInstr &amp;LdSt, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">getMemOperandWithOffsetWidth</a>(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a2f3dc5cc960be4f46fdfc635895535a5">getNop</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">getOperandLatency</a>(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">getOperandLatency</a>(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">getRecordFormOpcode</a>(unsigned Opcode)</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">getRegNumForOperand</a>(const MCInstrDesc &amp;Desc, unsigned Reg, unsigned OpNo)</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">getSerializableBitmaskMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">getSerializableDirectMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a51043d2a1b0696b32dbf2430676658c6">getStoreOpcodeForSpill</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">hasLowDefLatency</a>(const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">insertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">insertNoop</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#af14abbf5d3082cd072fe85f6f5fe2eea">insertSelect</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">instrHasImmForm</a>(unsigned Opc, bool IsVFReg, ImmInstrInfo &amp;III, bool PostRA) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">isADDIInstrEligibleForFolding</a>(MachineInstr &amp;ADDIMI, int64_t &amp;Imm) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">isADDInstrEligibleForFolding</a>(MachineInstr &amp;ADDMI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ab8d93b0ff1b64f553c4e86fdebacff56">isAssociativeAndCommutative</a>(const MachineInstr &amp;Inst, bool Invert) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">isBDNZ</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ab666db2c9fa0785e9298602f26d609f6">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">isImmInstrEligibleForFolding</a>(MachineInstr &amp;MI, unsigned &amp;BaseReg, unsigned &amp;XFormOpcode, int64_t &amp;OffsetOfImmInstr, ImmInstrInfo &amp;III) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a9f4c857aeef82cc00528864a88944fbb">isLoadFromConstantPool</a>(MachineInstr *I) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">isNoTOCCallInstr</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">isPredicated</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a1e3341c8d3c4f7b14e456fa4dfc4445f">isPrefixed</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">isProfitableToDupForIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a>(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a6332c4b345ad95924b0958ccea46b994">isProfitableToIfCvt</a>(MachineBasicBlock &amp;TMBB, unsigned NumT, unsigned ExtraT, MachineBasicBlock &amp;FMBB, unsigned NumF, unsigned ExtraF, BranchProbability Probability) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">isProfitableToUnpredicate</a>(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a0f34e95d290dc051294ec47023d90ca7">isReallyTriviallyReMaterializable</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">isSameClassPhysRegCopy</a>(unsigned Opcode)</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a082a8593849ab4e2d9d2b0019de167c3">isSchedulingBoundary</a>(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a6526c2922e2d306e7d0ab7c584f9781c">isSExt32To64</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ad5cc934c55e1ea5f64d3493dcbc3b758">isSignExtended</a>(const unsigned Reg, const MachineRegisterInfo *MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">isSignOrZeroExtended</a>(const unsigned Reg, const unsigned BinOpDepth, const MachineRegisterInfo *MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">isTOCSaveMI</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">isValidToBeChangedReg</a>(MachineInstr *ADDMI, unsigned Index, MachineInstr *&amp;ADDIMI, int64_t &amp;OffsetAddi, int64_t OffsetImm) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(unsigned Reg)</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a>(unsigned Reg)</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">isXFormMemOp</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7640b7b696150d562dad41bf6dfd8d02">isZeroExtended</a>(const unsigned Reg, const MachineRegisterInfo *MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a85b747171da3a092e7f5efcf8d7dd15c">isZExt32To64</a>(unsigned Opcode) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abb74390d58054b92bc0a5373d7cfc61f">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a4f5aa6feffe52b80166f0d252cf354cb">loadRegFromStackSlotNoUpd</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a844ba3afb5257d4a9f567d42c54c95cb">materializeImmPostRA</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register Reg, int64_t Imm) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a16eb84143cfa149db94e8b4b4b2a8629">onlyFoldImmediate</a>(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aeae69b1baee541f55a44aaf2804dc007">optimizeCmpPostRA</a>(MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8118d9f62c345028220579c9d1ca4061">optimizeCompareInstr</a>(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t Mask, int64_t Value, const MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">PPCInstrInfo</a>(PPCSubtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">PredicateInstruction</a>(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">removeBranch</a>(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(MachineInstr &amp;MI, unsigned OpNo, int64_t Imm) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">replaceInstrWithLI</a>(MachineInstr &amp;MI, const LoadImmediateInfo &amp;LII) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">reverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">setSpecialOperandAttr</a>(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a5ba3b017daa74f71ed92c7783f1eb3a8">setSpecialOperandAttr</a>(MachineInstr &amp;MI, uint16_t Flags) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a4d4ad131135377f00881005a7a0163ba">shouldClusterMemOps</a>(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, unsigned NumLoads, unsigned NumBytes) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#acba682e84de176f762ddc4d774819cae">shouldReduceRegisterPressure</a>(const MachineBasicBlock *MBB, const RegisterClassInfo *RegClassInfo) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a4b960847db9b452e5be6bbc411fbb8f2">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a97de15cd29255b90b2ce510e967340bf">storeRegToStackSlotNoUpd</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">SubsumesPredicate</a>(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">updatedRC</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">useMachineCombiner</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:40:23 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
