INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:32:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.765ns period=5.530ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.765ns period=5.530ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.530ns  (clk rise@5.530ns - clk rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 2.160ns (39.805%)  route 3.266ns (60.195%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.013 - 5.530 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2350, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X30Y48         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[17]/Q
                         net (fo=1, routed)           0.436     1.142    mulf0/operator/sigProdExt_c2[17]
    SLICE_X30Y48         LUT6 (Prop_lut6_I3_O)        0.119     1.261 r  mulf0/operator/newY_c1[4]_i_7/O
                         net (fo=1, routed)           0.327     1.588    mulf0/operator/newY_c1[4]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.043     1.631 r  mulf0/operator/newY_c1[4]_i_5/O
                         net (fo=1, routed)           0.000     1.631    mulf0/operator/RoundingAdder/S[0]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.882 r  mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.882    mulf0/operator/RoundingAdder/newY_c1_reg[4]_i_4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.931 r  mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.001     1.932    mulf0/operator/RoundingAdder/newY_c1_reg[8]_i_4_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.981 r  mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.981    mulf0/operator/RoundingAdder/newY_c1_reg[12]_i_4_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.030 r  mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.030    mulf0/operator/RoundingAdder/newY_c1_reg[16]_i_4_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.079 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.079    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_4_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.128 r  mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.128    mulf0/operator/RoundingAdder/expX_c1_reg[0]_i_2_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.273 r  mulf0/operator/RoundingAdder/expX_c1_reg[4]_i_2/O[3]
                         net (fo=6, routed)           0.353     2.626    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X28Y54         LUT4 (Prop_lut4_I1_O)        0.120     2.746 r  mulf0/operator/RoundingAdder/newY_c1[22]_i_16/O
                         net (fo=1, routed)           0.094     2.840    mulf0/operator/RoundingAdder/newY_c1[22]_i_16_n_0
    SLICE_X28Y54         LUT5 (Prop_lut5_I4_O)        0.043     2.883 r  mulf0/operator/RoundingAdder/newY_c1[22]_i_11/O
                         net (fo=34, routed)          0.469     3.352    mulf0/operator/RoundingAdder/newY_c1[22]_i_11_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.043     3.395 f  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_18/O
                         net (fo=1, routed)           0.450     3.844    mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_18_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I3_O)        0.043     3.887 r  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_15/O
                         net (fo=1, routed)           0.088     3.975    mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_15_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.043     4.018 f  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_4/O
                         net (fo=1, routed)           0.241     4.259    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
    SLICE_X28Y55         LUT6 (Prop_lut6_I4_O)        0.043     4.302 r  mulf0/operator/RoundingAdder/sXsYExnXY_c1[2]_i_2__0/O
                         net (fo=4, routed)           0.327     4.629    buffer7/control/excExpFracY_c0[22]
    SLICE_X27Y55         LUT5 (Prop_lut5_I2_O)        0.043     4.672 r  buffer7/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.672    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.859 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.859    addf0/operator/ltOp_carry__2_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.986 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.215     5.201    buffer7/control/CO[0]
    SLICE_X26Y56         LUT2 (Prop_lut2_I0_O)        0.130     5.331 r  buffer7/control/i__carry_i_1/O
                         net (fo=1, routed)           0.266     5.597    addf0/operator/expDiff_c1_reg[3]_0[3]
    SLICE_X28Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.781 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.781    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.934 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.934    addf0/operator/expDiff_c0[5]
    SLICE_X28Y57         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.530     5.530 r  
                                                      0.000     5.530 r  clk (IN)
                         net (fo=2350, unset)         0.483     6.013    addf0/operator/clk
    SLICE_X28Y57         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.013    
                         clock uncertainty           -0.035     5.977    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)        0.048     6.025    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                  0.091    




