// Seed: 4034305007
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = |0;
  assign id_3[$display] = id_4;
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  initial begin : LABEL_0
    id_3  = id_9;
    id_11 = id_10;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1[1] = id_4 && 1 && id_3[""] && 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1
  );
endmodule
