
LAB2_EX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c38  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002d44  08002d44  00012d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d68  08002d68  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08002d68  08002d68  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d68  08002d68  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d68  08002d68  00012d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d6c  08002d6c  00012d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08002d70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  20000030  08002da0  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  08002da0  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   000087a5  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001624  00000000  00000000  000287fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000998  00000000  00000000  00029e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008e0  00000000  00000000  0002a7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016372  00000000  00000000  0002b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000989c  00000000  00000000  00041412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000822f5  00000000  00000000  0004acae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ccfa3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002758  00000000  00000000  000ccff8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d2c 	.word	0x08002d2c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08002d2c 	.word	0x08002d2c

0800014c <updateLEDMatrix>:
/* USER CODE BEGIN 0 */

const int MAX_LED_MATRIX = 8;
int index_led_matrix = 0;
uint8_t matrix_buffer[8] = {0x00 , 0xFC , 0xFE , 0x33 , 0x33 , 0xFE , 0xFC , 0x00 };
void updateLEDMatrix (int index ){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b07      	cmp	r3, #7
 8000158:	f200 8550 	bhi.w	8000bfc <updateLEDMatrix+0xab0>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <updateLEDMatrix+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000185 	.word	0x08000185
 8000168:	080002d1 	.word	0x080002d1
 800016c:	08000429 	.word	0x08000429
 8000170:	08000573 	.word	0x08000573
 8000174:	080006c9 	.word	0x080006c9
 8000178:	08000813 	.word	0x08000813
 800017c:	08000969 	.word	0x08000969
 8000180:	08000ab3 	.word	0x08000ab3
	switch ( index ){
		case 0:
			  HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 0);
 8000184:	2200      	movs	r2, #0
 8000186:	2104      	movs	r1, #4
 8000188:	48a4      	ldr	r0, [pc, #656]	; (800041c <updateLEDMatrix+0x2d0>)
 800018a:	f001 fdad 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 800018e:	2201      	movs	r2, #1
 8000190:	2108      	movs	r1, #8
 8000192:	48a2      	ldr	r0, [pc, #648]	; (800041c <updateLEDMatrix+0x2d0>)
 8000194:	f001 fda8 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000198:	2201      	movs	r2, #1
 800019a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800019e:	489f      	ldr	r0, [pc, #636]	; (800041c <updateLEDMatrix+0x2d0>)
 80001a0:	f001 fda2 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 80001a4:	2201      	movs	r2, #1
 80001a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001aa:	489c      	ldr	r0, [pc, #624]	; (800041c <updateLEDMatrix+0x2d0>)
 80001ac:	f001 fd9c 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 80001b0:	2201      	movs	r2, #1
 80001b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001b6:	4899      	ldr	r0, [pc, #612]	; (800041c <updateLEDMatrix+0x2d0>)
 80001b8:	f001 fd96 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 80001bc:	2201      	movs	r2, #1
 80001be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001c2:	4896      	ldr	r0, [pc, #600]	; (800041c <updateLEDMatrix+0x2d0>)
 80001c4:	f001 fd90 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 80001c8:	2201      	movs	r2, #1
 80001ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001ce:	4893      	ldr	r0, [pc, #588]	; (800041c <updateLEDMatrix+0x2d0>)
 80001d0:	f001 fd8a 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 80001d4:	2201      	movs	r2, #1
 80001d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001da:	4890      	ldr	r0, [pc, #576]	; (800041c <updateLEDMatrix+0x2d0>)
 80001dc:	f001 fd84 	bl	8001ce8 <HAL_GPIO_WritePin>

			  HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, !(matrix_buffer[0] & 0x01));
 80001e0:	4b8f      	ldr	r3, [pc, #572]	; (8000420 <updateLEDMatrix+0x2d4>)
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	f003 0301 	and.w	r3, r3, #1
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	bf0c      	ite	eq
 80001ec:	2301      	moveq	r3, #1
 80001ee:	2300      	movne	r3, #0
 80001f0:	b2db      	uxtb	r3, r3
 80001f2:	461a      	mov	r2, r3
 80001f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001f8:	488a      	ldr	r0, [pc, #552]	; (8000424 <updateLEDMatrix+0x2d8>)
 80001fa:	f001 fd75 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, !(matrix_buffer[0] & 0x02));
 80001fe:	4b88      	ldr	r3, [pc, #544]	; (8000420 <updateLEDMatrix+0x2d4>)
 8000200:	781b      	ldrb	r3, [r3, #0]
 8000202:	f003 0302 	and.w	r3, r3, #2
 8000206:	2b00      	cmp	r3, #0
 8000208:	bf0c      	ite	eq
 800020a:	2301      	moveq	r3, #1
 800020c:	2300      	movne	r3, #0
 800020e:	b2db      	uxtb	r3, r3
 8000210:	461a      	mov	r2, r3
 8000212:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000216:	4883      	ldr	r0, [pc, #524]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000218:	f001 fd66 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, !(matrix_buffer[0] & 0x04));
 800021c:	4b80      	ldr	r3, [pc, #512]	; (8000420 <updateLEDMatrix+0x2d4>)
 800021e:	781b      	ldrb	r3, [r3, #0]
 8000220:	f003 0304 	and.w	r3, r3, #4
 8000224:	2b00      	cmp	r3, #0
 8000226:	bf0c      	ite	eq
 8000228:	2301      	moveq	r3, #1
 800022a:	2300      	movne	r3, #0
 800022c:	b2db      	uxtb	r3, r3
 800022e:	461a      	mov	r2, r3
 8000230:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000234:	487b      	ldr	r0, [pc, #492]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000236:	f001 fd57 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, !(matrix_buffer[0] & 0x08));
 800023a:	4b79      	ldr	r3, [pc, #484]	; (8000420 <updateLEDMatrix+0x2d4>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	f003 0308 	and.w	r3, r3, #8
 8000242:	2b00      	cmp	r3, #0
 8000244:	bf0c      	ite	eq
 8000246:	2301      	moveq	r3, #1
 8000248:	2300      	movne	r3, #0
 800024a:	b2db      	uxtb	r3, r3
 800024c:	461a      	mov	r2, r3
 800024e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000252:	4874      	ldr	r0, [pc, #464]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000254:	f001 fd48 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, !(matrix_buffer[0] & 0x10));
 8000258:	4b71      	ldr	r3, [pc, #452]	; (8000420 <updateLEDMatrix+0x2d4>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	f003 0310 	and.w	r3, r3, #16
 8000260:	2b00      	cmp	r3, #0
 8000262:	bf0c      	ite	eq
 8000264:	2301      	moveq	r3, #1
 8000266:	2300      	movne	r3, #0
 8000268:	b2db      	uxtb	r3, r3
 800026a:	461a      	mov	r2, r3
 800026c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000270:	486c      	ldr	r0, [pc, #432]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000272:	f001 fd39 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, !(matrix_buffer[0] & 0x20));
 8000276:	4b6a      	ldr	r3, [pc, #424]	; (8000420 <updateLEDMatrix+0x2d4>)
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	f003 0320 	and.w	r3, r3, #32
 800027e:	2b00      	cmp	r3, #0
 8000280:	bf0c      	ite	eq
 8000282:	2301      	moveq	r3, #1
 8000284:	2300      	movne	r3, #0
 8000286:	b2db      	uxtb	r3, r3
 8000288:	461a      	mov	r2, r3
 800028a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800028e:	4865      	ldr	r0, [pc, #404]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000290:	f001 fd2a 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, !(matrix_buffer[0] & 0x40));
 8000294:	4b62      	ldr	r3, [pc, #392]	; (8000420 <updateLEDMatrix+0x2d4>)
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800029c:	2b00      	cmp	r3, #0
 800029e:	bf0c      	ite	eq
 80002a0:	2301      	moveq	r3, #1
 80002a2:	2300      	movne	r3, #0
 80002a4:	b2db      	uxtb	r3, r3
 80002a6:	461a      	mov	r2, r3
 80002a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002ac:	485d      	ldr	r0, [pc, #372]	; (8000424 <updateLEDMatrix+0x2d8>)
 80002ae:	f001 fd1b 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, !(matrix_buffer[0] & 0x80));
 80002b2:	4b5b      	ldr	r3, [pc, #364]	; (8000420 <updateLEDMatrix+0x2d4>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	b25b      	sxtb	r3, r3
 80002b8:	43db      	mvns	r3, r3
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	09db      	lsrs	r3, r3, #7
 80002be:	b2db      	uxtb	r3, r3
 80002c0:	461a      	mov	r2, r3
 80002c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002c6:	4857      	ldr	r0, [pc, #348]	; (8000424 <updateLEDMatrix+0x2d8>)
 80002c8:	f001 fd0e 	bl	8001ce8 <HAL_GPIO_WritePin>
			break ;
 80002cc:	f000 bc97 	b.w	8000bfe <updateLEDMatrix+0xab2>
		case 1:
			  HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 80002d0:	2201      	movs	r2, #1
 80002d2:	2104      	movs	r1, #4
 80002d4:	4851      	ldr	r0, [pc, #324]	; (800041c <updateLEDMatrix+0x2d0>)
 80002d6:	f001 fd07 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 0);
 80002da:	2200      	movs	r2, #0
 80002dc:	2108      	movs	r1, #8
 80002de:	484f      	ldr	r0, [pc, #316]	; (800041c <updateLEDMatrix+0x2d0>)
 80002e0:	f001 fd02 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 80002e4:	2201      	movs	r2, #1
 80002e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002ea:	484c      	ldr	r0, [pc, #304]	; (800041c <updateLEDMatrix+0x2d0>)
 80002ec:	f001 fcfc 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 80002f0:	2201      	movs	r2, #1
 80002f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002f6:	4849      	ldr	r0, [pc, #292]	; (800041c <updateLEDMatrix+0x2d0>)
 80002f8:	f001 fcf6 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 80002fc:	2201      	movs	r2, #1
 80002fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000302:	4846      	ldr	r0, [pc, #280]	; (800041c <updateLEDMatrix+0x2d0>)
 8000304:	f001 fcf0 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000308:	2201      	movs	r2, #1
 800030a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800030e:	4843      	ldr	r0, [pc, #268]	; (800041c <updateLEDMatrix+0x2d0>)
 8000310:	f001 fcea 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 8000314:	2201      	movs	r2, #1
 8000316:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800031a:	4840      	ldr	r0, [pc, #256]	; (800041c <updateLEDMatrix+0x2d0>)
 800031c:	f001 fce4 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000320:	2201      	movs	r2, #1
 8000322:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000326:	483d      	ldr	r0, [pc, #244]	; (800041c <updateLEDMatrix+0x2d0>)
 8000328:	f001 fcde 	bl	8001ce8 <HAL_GPIO_WritePin>

			  HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, !(matrix_buffer[1] & 0x01));
 800032c:	4b3c      	ldr	r3, [pc, #240]	; (8000420 <updateLEDMatrix+0x2d4>)
 800032e:	785b      	ldrb	r3, [r3, #1]
 8000330:	f003 0301 	and.w	r3, r3, #1
 8000334:	2b00      	cmp	r3, #0
 8000336:	bf0c      	ite	eq
 8000338:	2301      	moveq	r3, #1
 800033a:	2300      	movne	r3, #0
 800033c:	b2db      	uxtb	r3, r3
 800033e:	461a      	mov	r2, r3
 8000340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000344:	4837      	ldr	r0, [pc, #220]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000346:	f001 fccf 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, !(matrix_buffer[1] & 0x02));
 800034a:	4b35      	ldr	r3, [pc, #212]	; (8000420 <updateLEDMatrix+0x2d4>)
 800034c:	785b      	ldrb	r3, [r3, #1]
 800034e:	f003 0302 	and.w	r3, r3, #2
 8000352:	2b00      	cmp	r3, #0
 8000354:	bf0c      	ite	eq
 8000356:	2301      	moveq	r3, #1
 8000358:	2300      	movne	r3, #0
 800035a:	b2db      	uxtb	r3, r3
 800035c:	461a      	mov	r2, r3
 800035e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000362:	4830      	ldr	r0, [pc, #192]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000364:	f001 fcc0 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, !(matrix_buffer[1] & 0x04));
 8000368:	4b2d      	ldr	r3, [pc, #180]	; (8000420 <updateLEDMatrix+0x2d4>)
 800036a:	785b      	ldrb	r3, [r3, #1]
 800036c:	f003 0304 	and.w	r3, r3, #4
 8000370:	2b00      	cmp	r3, #0
 8000372:	bf0c      	ite	eq
 8000374:	2301      	moveq	r3, #1
 8000376:	2300      	movne	r3, #0
 8000378:	b2db      	uxtb	r3, r3
 800037a:	461a      	mov	r2, r3
 800037c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000380:	4828      	ldr	r0, [pc, #160]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000382:	f001 fcb1 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, !(matrix_buffer[1] & 0x08));
 8000386:	4b26      	ldr	r3, [pc, #152]	; (8000420 <updateLEDMatrix+0x2d4>)
 8000388:	785b      	ldrb	r3, [r3, #1]
 800038a:	f003 0308 	and.w	r3, r3, #8
 800038e:	2b00      	cmp	r3, #0
 8000390:	bf0c      	ite	eq
 8000392:	2301      	moveq	r3, #1
 8000394:	2300      	movne	r3, #0
 8000396:	b2db      	uxtb	r3, r3
 8000398:	461a      	mov	r2, r3
 800039a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800039e:	4821      	ldr	r0, [pc, #132]	; (8000424 <updateLEDMatrix+0x2d8>)
 80003a0:	f001 fca2 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, !(matrix_buffer[1] & 0x10));
 80003a4:	4b1e      	ldr	r3, [pc, #120]	; (8000420 <updateLEDMatrix+0x2d4>)
 80003a6:	785b      	ldrb	r3, [r3, #1]
 80003a8:	f003 0310 	and.w	r3, r3, #16
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	bf0c      	ite	eq
 80003b0:	2301      	moveq	r3, #1
 80003b2:	2300      	movne	r3, #0
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	461a      	mov	r2, r3
 80003b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003bc:	4819      	ldr	r0, [pc, #100]	; (8000424 <updateLEDMatrix+0x2d8>)
 80003be:	f001 fc93 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, !(matrix_buffer[1] & 0x20));
 80003c2:	4b17      	ldr	r3, [pc, #92]	; (8000420 <updateLEDMatrix+0x2d4>)
 80003c4:	785b      	ldrb	r3, [r3, #1]
 80003c6:	f003 0320 	and.w	r3, r3, #32
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	bf0c      	ite	eq
 80003ce:	2301      	moveq	r3, #1
 80003d0:	2300      	movne	r3, #0
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	461a      	mov	r2, r3
 80003d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003da:	4812      	ldr	r0, [pc, #72]	; (8000424 <updateLEDMatrix+0x2d8>)
 80003dc:	f001 fc84 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, !(matrix_buffer[1] & 0x40));
 80003e0:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <updateLEDMatrix+0x2d4>)
 80003e2:	785b      	ldrb	r3, [r3, #1]
 80003e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	bf0c      	ite	eq
 80003ec:	2301      	moveq	r3, #1
 80003ee:	2300      	movne	r3, #0
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	461a      	mov	r2, r3
 80003f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003f8:	480a      	ldr	r0, [pc, #40]	; (8000424 <updateLEDMatrix+0x2d8>)
 80003fa:	f001 fc75 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, !(matrix_buffer[1] & 0x80));
 80003fe:	4b08      	ldr	r3, [pc, #32]	; (8000420 <updateLEDMatrix+0x2d4>)
 8000400:	785b      	ldrb	r3, [r3, #1]
 8000402:	b25b      	sxtb	r3, r3
 8000404:	43db      	mvns	r3, r3
 8000406:	b2db      	uxtb	r3, r3
 8000408:	09db      	lsrs	r3, r3, #7
 800040a:	b2db      	uxtb	r3, r3
 800040c:	461a      	mov	r2, r3
 800040e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000412:	4804      	ldr	r0, [pc, #16]	; (8000424 <updateLEDMatrix+0x2d8>)
 8000414:	f001 fc68 	bl	8001ce8 <HAL_GPIO_WritePin>
			break ;
 8000418:	e3f1      	b.n	8000bfe <updateLEDMatrix+0xab2>
 800041a:	bf00      	nop
 800041c:	40010800 	.word	0x40010800
 8000420:	20000000 	.word	0x20000000
 8000424:	40010c00 	.word	0x40010c00
		case 2:
			  HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000428:	2201      	movs	r2, #1
 800042a:	2104      	movs	r1, #4
 800042c:	48a3      	ldr	r0, [pc, #652]	; (80006bc <updateLEDMatrix+0x570>)
 800042e:	f001 fc5b 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000432:	2201      	movs	r2, #1
 8000434:	2108      	movs	r1, #8
 8000436:	48a1      	ldr	r0, [pc, #644]	; (80006bc <updateLEDMatrix+0x570>)
 8000438:	f001 fc56 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 0);
 800043c:	2200      	movs	r2, #0
 800043e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000442:	489e      	ldr	r0, [pc, #632]	; (80006bc <updateLEDMatrix+0x570>)
 8000444:	f001 fc50 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000448:	2201      	movs	r2, #1
 800044a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800044e:	489b      	ldr	r0, [pc, #620]	; (80006bc <updateLEDMatrix+0x570>)
 8000450:	f001 fc4a 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 8000454:	2201      	movs	r2, #1
 8000456:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800045a:	4898      	ldr	r0, [pc, #608]	; (80006bc <updateLEDMatrix+0x570>)
 800045c:	f001 fc44 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000460:	2201      	movs	r2, #1
 8000462:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000466:	4895      	ldr	r0, [pc, #596]	; (80006bc <updateLEDMatrix+0x570>)
 8000468:	f001 fc3e 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 800046c:	2201      	movs	r2, #1
 800046e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000472:	4892      	ldr	r0, [pc, #584]	; (80006bc <updateLEDMatrix+0x570>)
 8000474:	f001 fc38 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000478:	2201      	movs	r2, #1
 800047a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800047e:	488f      	ldr	r0, [pc, #572]	; (80006bc <updateLEDMatrix+0x570>)
 8000480:	f001 fc32 	bl	8001ce8 <HAL_GPIO_WritePin>

			  HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, !(matrix_buffer[2] & 0x01));
 8000484:	4b8e      	ldr	r3, [pc, #568]	; (80006c0 <updateLEDMatrix+0x574>)
 8000486:	789b      	ldrb	r3, [r3, #2]
 8000488:	f003 0301 	and.w	r3, r3, #1
 800048c:	2b00      	cmp	r3, #0
 800048e:	bf0c      	ite	eq
 8000490:	2301      	moveq	r3, #1
 8000492:	2300      	movne	r3, #0
 8000494:	b2db      	uxtb	r3, r3
 8000496:	461a      	mov	r2, r3
 8000498:	f44f 7180 	mov.w	r1, #256	; 0x100
 800049c:	4889      	ldr	r0, [pc, #548]	; (80006c4 <updateLEDMatrix+0x578>)
 800049e:	f001 fc23 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, !(matrix_buffer[2] & 0x02));
 80004a2:	4b87      	ldr	r3, [pc, #540]	; (80006c0 <updateLEDMatrix+0x574>)
 80004a4:	789b      	ldrb	r3, [r3, #2]
 80004a6:	f003 0302 	and.w	r3, r3, #2
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	bf0c      	ite	eq
 80004ae:	2301      	moveq	r3, #1
 80004b0:	2300      	movne	r3, #0
 80004b2:	b2db      	uxtb	r3, r3
 80004b4:	461a      	mov	r2, r3
 80004b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004ba:	4882      	ldr	r0, [pc, #520]	; (80006c4 <updateLEDMatrix+0x578>)
 80004bc:	f001 fc14 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, !(matrix_buffer[2] & 0x04));
 80004c0:	4b7f      	ldr	r3, [pc, #508]	; (80006c0 <updateLEDMatrix+0x574>)
 80004c2:	789b      	ldrb	r3, [r3, #2]
 80004c4:	f003 0304 	and.w	r3, r3, #4
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	bf0c      	ite	eq
 80004cc:	2301      	moveq	r3, #1
 80004ce:	2300      	movne	r3, #0
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	461a      	mov	r2, r3
 80004d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004d8:	487a      	ldr	r0, [pc, #488]	; (80006c4 <updateLEDMatrix+0x578>)
 80004da:	f001 fc05 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, !(matrix_buffer[2] & 0x08));
 80004de:	4b78      	ldr	r3, [pc, #480]	; (80006c0 <updateLEDMatrix+0x574>)
 80004e0:	789b      	ldrb	r3, [r3, #2]
 80004e2:	f003 0308 	and.w	r3, r3, #8
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	bf0c      	ite	eq
 80004ea:	2301      	moveq	r3, #1
 80004ec:	2300      	movne	r3, #0
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	461a      	mov	r2, r3
 80004f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004f6:	4873      	ldr	r0, [pc, #460]	; (80006c4 <updateLEDMatrix+0x578>)
 80004f8:	f001 fbf6 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, !(matrix_buffer[2] & 0x10));
 80004fc:	4b70      	ldr	r3, [pc, #448]	; (80006c0 <updateLEDMatrix+0x574>)
 80004fe:	789b      	ldrb	r3, [r3, #2]
 8000500:	f003 0310 	and.w	r3, r3, #16
 8000504:	2b00      	cmp	r3, #0
 8000506:	bf0c      	ite	eq
 8000508:	2301      	moveq	r3, #1
 800050a:	2300      	movne	r3, #0
 800050c:	b2db      	uxtb	r3, r3
 800050e:	461a      	mov	r2, r3
 8000510:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000514:	486b      	ldr	r0, [pc, #428]	; (80006c4 <updateLEDMatrix+0x578>)
 8000516:	f001 fbe7 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, !(matrix_buffer[2] & 0x20));
 800051a:	4b69      	ldr	r3, [pc, #420]	; (80006c0 <updateLEDMatrix+0x574>)
 800051c:	789b      	ldrb	r3, [r3, #2]
 800051e:	f003 0320 	and.w	r3, r3, #32
 8000522:	2b00      	cmp	r3, #0
 8000524:	bf0c      	ite	eq
 8000526:	2301      	moveq	r3, #1
 8000528:	2300      	movne	r3, #0
 800052a:	b2db      	uxtb	r3, r3
 800052c:	461a      	mov	r2, r3
 800052e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000532:	4864      	ldr	r0, [pc, #400]	; (80006c4 <updateLEDMatrix+0x578>)
 8000534:	f001 fbd8 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, !(matrix_buffer[2] & 0x40));
 8000538:	4b61      	ldr	r3, [pc, #388]	; (80006c0 <updateLEDMatrix+0x574>)
 800053a:	789b      	ldrb	r3, [r3, #2]
 800053c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000540:	2b00      	cmp	r3, #0
 8000542:	bf0c      	ite	eq
 8000544:	2301      	moveq	r3, #1
 8000546:	2300      	movne	r3, #0
 8000548:	b2db      	uxtb	r3, r3
 800054a:	461a      	mov	r2, r3
 800054c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000550:	485c      	ldr	r0, [pc, #368]	; (80006c4 <updateLEDMatrix+0x578>)
 8000552:	f001 fbc9 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, !(matrix_buffer[2] & 0x80));
 8000556:	4b5a      	ldr	r3, [pc, #360]	; (80006c0 <updateLEDMatrix+0x574>)
 8000558:	789b      	ldrb	r3, [r3, #2]
 800055a:	b25b      	sxtb	r3, r3
 800055c:	43db      	mvns	r3, r3
 800055e:	b2db      	uxtb	r3, r3
 8000560:	09db      	lsrs	r3, r3, #7
 8000562:	b2db      	uxtb	r3, r3
 8000564:	461a      	mov	r2, r3
 8000566:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800056a:	4856      	ldr	r0, [pc, #344]	; (80006c4 <updateLEDMatrix+0x578>)
 800056c:	f001 fbbc 	bl	8001ce8 <HAL_GPIO_WritePin>
			break ;
 8000570:	e345      	b.n	8000bfe <updateLEDMatrix+0xab2>
		case 3:
			  HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000572:	2201      	movs	r2, #1
 8000574:	2104      	movs	r1, #4
 8000576:	4851      	ldr	r0, [pc, #324]	; (80006bc <updateLEDMatrix+0x570>)
 8000578:	f001 fbb6 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	2108      	movs	r1, #8
 8000580:	484e      	ldr	r0, [pc, #312]	; (80006bc <updateLEDMatrix+0x570>)
 8000582:	f001 fbb1 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800058c:	484b      	ldr	r0, [pc, #300]	; (80006bc <updateLEDMatrix+0x570>)
 800058e:	f001 fbab 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 0);
 8000592:	2200      	movs	r2, #0
 8000594:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000598:	4848      	ldr	r0, [pc, #288]	; (80006bc <updateLEDMatrix+0x570>)
 800059a:	f001 fba5 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 800059e:	2201      	movs	r2, #1
 80005a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005a4:	4845      	ldr	r0, [pc, #276]	; (80006bc <updateLEDMatrix+0x570>)
 80005a6:	f001 fb9f 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 80005aa:	2201      	movs	r2, #1
 80005ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005b0:	4842      	ldr	r0, [pc, #264]	; (80006bc <updateLEDMatrix+0x570>)
 80005b2:	f001 fb99 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 80005b6:	2201      	movs	r2, #1
 80005b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005bc:	483f      	ldr	r0, [pc, #252]	; (80006bc <updateLEDMatrix+0x570>)
 80005be:	f001 fb93 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 80005c2:	2201      	movs	r2, #1
 80005c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005c8:	483c      	ldr	r0, [pc, #240]	; (80006bc <updateLEDMatrix+0x570>)
 80005ca:	f001 fb8d 	bl	8001ce8 <HAL_GPIO_WritePin>

			  HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, !(matrix_buffer[3] & 0x01));
 80005ce:	4b3c      	ldr	r3, [pc, #240]	; (80006c0 <updateLEDMatrix+0x574>)
 80005d0:	78db      	ldrb	r3, [r3, #3]
 80005d2:	f003 0301 	and.w	r3, r3, #1
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	bf0c      	ite	eq
 80005da:	2301      	moveq	r3, #1
 80005dc:	2300      	movne	r3, #0
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	461a      	mov	r2, r3
 80005e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005e6:	4837      	ldr	r0, [pc, #220]	; (80006c4 <updateLEDMatrix+0x578>)
 80005e8:	f001 fb7e 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, !(matrix_buffer[3] & 0x02));
 80005ec:	4b34      	ldr	r3, [pc, #208]	; (80006c0 <updateLEDMatrix+0x574>)
 80005ee:	78db      	ldrb	r3, [r3, #3]
 80005f0:	f003 0302 	and.w	r3, r3, #2
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	bf0c      	ite	eq
 80005f8:	2301      	moveq	r3, #1
 80005fa:	2300      	movne	r3, #0
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	461a      	mov	r2, r3
 8000600:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000604:	482f      	ldr	r0, [pc, #188]	; (80006c4 <updateLEDMatrix+0x578>)
 8000606:	f001 fb6f 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, !(matrix_buffer[3] & 0x04));
 800060a:	4b2d      	ldr	r3, [pc, #180]	; (80006c0 <updateLEDMatrix+0x574>)
 800060c:	78db      	ldrb	r3, [r3, #3]
 800060e:	f003 0304 	and.w	r3, r3, #4
 8000612:	2b00      	cmp	r3, #0
 8000614:	bf0c      	ite	eq
 8000616:	2301      	moveq	r3, #1
 8000618:	2300      	movne	r3, #0
 800061a:	b2db      	uxtb	r3, r3
 800061c:	461a      	mov	r2, r3
 800061e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000622:	4828      	ldr	r0, [pc, #160]	; (80006c4 <updateLEDMatrix+0x578>)
 8000624:	f001 fb60 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, !(matrix_buffer[3] & 0x08));
 8000628:	4b25      	ldr	r3, [pc, #148]	; (80006c0 <updateLEDMatrix+0x574>)
 800062a:	78db      	ldrb	r3, [r3, #3]
 800062c:	f003 0308 	and.w	r3, r3, #8
 8000630:	2b00      	cmp	r3, #0
 8000632:	bf0c      	ite	eq
 8000634:	2301      	moveq	r3, #1
 8000636:	2300      	movne	r3, #0
 8000638:	b2db      	uxtb	r3, r3
 800063a:	461a      	mov	r2, r3
 800063c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000640:	4820      	ldr	r0, [pc, #128]	; (80006c4 <updateLEDMatrix+0x578>)
 8000642:	f001 fb51 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, !(matrix_buffer[3] & 0x10));
 8000646:	4b1e      	ldr	r3, [pc, #120]	; (80006c0 <updateLEDMatrix+0x574>)
 8000648:	78db      	ldrb	r3, [r3, #3]
 800064a:	f003 0310 	and.w	r3, r3, #16
 800064e:	2b00      	cmp	r3, #0
 8000650:	bf0c      	ite	eq
 8000652:	2301      	moveq	r3, #1
 8000654:	2300      	movne	r3, #0
 8000656:	b2db      	uxtb	r3, r3
 8000658:	461a      	mov	r2, r3
 800065a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800065e:	4819      	ldr	r0, [pc, #100]	; (80006c4 <updateLEDMatrix+0x578>)
 8000660:	f001 fb42 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, !(matrix_buffer[3] & 0x20));
 8000664:	4b16      	ldr	r3, [pc, #88]	; (80006c0 <updateLEDMatrix+0x574>)
 8000666:	78db      	ldrb	r3, [r3, #3]
 8000668:	f003 0320 	and.w	r3, r3, #32
 800066c:	2b00      	cmp	r3, #0
 800066e:	bf0c      	ite	eq
 8000670:	2301      	moveq	r3, #1
 8000672:	2300      	movne	r3, #0
 8000674:	b2db      	uxtb	r3, r3
 8000676:	461a      	mov	r2, r3
 8000678:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800067c:	4811      	ldr	r0, [pc, #68]	; (80006c4 <updateLEDMatrix+0x578>)
 800067e:	f001 fb33 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, !(matrix_buffer[3] & 0x40));
 8000682:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <updateLEDMatrix+0x574>)
 8000684:	78db      	ldrb	r3, [r3, #3]
 8000686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800068a:	2b00      	cmp	r3, #0
 800068c:	bf0c      	ite	eq
 800068e:	2301      	moveq	r3, #1
 8000690:	2300      	movne	r3, #0
 8000692:	b2db      	uxtb	r3, r3
 8000694:	461a      	mov	r2, r3
 8000696:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800069a:	480a      	ldr	r0, [pc, #40]	; (80006c4 <updateLEDMatrix+0x578>)
 800069c:	f001 fb24 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, !(matrix_buffer[3] & 0x80));
 80006a0:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <updateLEDMatrix+0x574>)
 80006a2:	78db      	ldrb	r3, [r3, #3]
 80006a4:	b25b      	sxtb	r3, r3
 80006a6:	43db      	mvns	r3, r3
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	09db      	lsrs	r3, r3, #7
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	461a      	mov	r2, r3
 80006b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006b4:	4803      	ldr	r0, [pc, #12]	; (80006c4 <updateLEDMatrix+0x578>)
 80006b6:	f001 fb17 	bl	8001ce8 <HAL_GPIO_WritePin>
			break ;
 80006ba:	e2a0      	b.n	8000bfe <updateLEDMatrix+0xab2>
 80006bc:	40010800 	.word	0x40010800
 80006c0:	20000000 	.word	0x20000000
 80006c4:	40010c00 	.word	0x40010c00
		case 4:
			  HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2104      	movs	r1, #4
 80006cc:	48a3      	ldr	r0, [pc, #652]	; (800095c <updateLEDMatrix+0x810>)
 80006ce:	f001 fb0b 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 80006d2:	2201      	movs	r2, #1
 80006d4:	2108      	movs	r1, #8
 80006d6:	48a1      	ldr	r0, [pc, #644]	; (800095c <updateLEDMatrix+0x810>)
 80006d8:	f001 fb06 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e2:	489e      	ldr	r0, [pc, #632]	; (800095c <updateLEDMatrix+0x810>)
 80006e4:	f001 fb00 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 80006e8:	2201      	movs	r2, #1
 80006ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ee:	489b      	ldr	r0, [pc, #620]	; (800095c <updateLEDMatrix+0x810>)
 80006f0:	f001 fafa 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 0);
 80006f4:	2200      	movs	r2, #0
 80006f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006fa:	4898      	ldr	r0, [pc, #608]	; (800095c <updateLEDMatrix+0x810>)
 80006fc:	f001 faf4 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000700:	2201      	movs	r2, #1
 8000702:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000706:	4895      	ldr	r0, [pc, #596]	; (800095c <updateLEDMatrix+0x810>)
 8000708:	f001 faee 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 800070c:	2201      	movs	r2, #1
 800070e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000712:	4892      	ldr	r0, [pc, #584]	; (800095c <updateLEDMatrix+0x810>)
 8000714:	f001 fae8 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000718:	2201      	movs	r2, #1
 800071a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800071e:	488f      	ldr	r0, [pc, #572]	; (800095c <updateLEDMatrix+0x810>)
 8000720:	f001 fae2 	bl	8001ce8 <HAL_GPIO_WritePin>

			  HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, !(matrix_buffer[4] & 0x01));
 8000724:	4b8e      	ldr	r3, [pc, #568]	; (8000960 <updateLEDMatrix+0x814>)
 8000726:	791b      	ldrb	r3, [r3, #4]
 8000728:	f003 0301 	and.w	r3, r3, #1
 800072c:	2b00      	cmp	r3, #0
 800072e:	bf0c      	ite	eq
 8000730:	2301      	moveq	r3, #1
 8000732:	2300      	movne	r3, #0
 8000734:	b2db      	uxtb	r3, r3
 8000736:	461a      	mov	r2, r3
 8000738:	f44f 7180 	mov.w	r1, #256	; 0x100
 800073c:	4889      	ldr	r0, [pc, #548]	; (8000964 <updateLEDMatrix+0x818>)
 800073e:	f001 fad3 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, !(matrix_buffer[4] & 0x02));
 8000742:	4b87      	ldr	r3, [pc, #540]	; (8000960 <updateLEDMatrix+0x814>)
 8000744:	791b      	ldrb	r3, [r3, #4]
 8000746:	f003 0302 	and.w	r3, r3, #2
 800074a:	2b00      	cmp	r3, #0
 800074c:	bf0c      	ite	eq
 800074e:	2301      	moveq	r3, #1
 8000750:	2300      	movne	r3, #0
 8000752:	b2db      	uxtb	r3, r3
 8000754:	461a      	mov	r2, r3
 8000756:	f44f 7100 	mov.w	r1, #512	; 0x200
 800075a:	4882      	ldr	r0, [pc, #520]	; (8000964 <updateLEDMatrix+0x818>)
 800075c:	f001 fac4 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, !(matrix_buffer[4] & 0x04));
 8000760:	4b7f      	ldr	r3, [pc, #508]	; (8000960 <updateLEDMatrix+0x814>)
 8000762:	791b      	ldrb	r3, [r3, #4]
 8000764:	f003 0304 	and.w	r3, r3, #4
 8000768:	2b00      	cmp	r3, #0
 800076a:	bf0c      	ite	eq
 800076c:	2301      	moveq	r3, #1
 800076e:	2300      	movne	r3, #0
 8000770:	b2db      	uxtb	r3, r3
 8000772:	461a      	mov	r2, r3
 8000774:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000778:	487a      	ldr	r0, [pc, #488]	; (8000964 <updateLEDMatrix+0x818>)
 800077a:	f001 fab5 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, !(matrix_buffer[4] & 0x08));
 800077e:	4b78      	ldr	r3, [pc, #480]	; (8000960 <updateLEDMatrix+0x814>)
 8000780:	791b      	ldrb	r3, [r3, #4]
 8000782:	f003 0308 	and.w	r3, r3, #8
 8000786:	2b00      	cmp	r3, #0
 8000788:	bf0c      	ite	eq
 800078a:	2301      	moveq	r3, #1
 800078c:	2300      	movne	r3, #0
 800078e:	b2db      	uxtb	r3, r3
 8000790:	461a      	mov	r2, r3
 8000792:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000796:	4873      	ldr	r0, [pc, #460]	; (8000964 <updateLEDMatrix+0x818>)
 8000798:	f001 faa6 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, !(matrix_buffer[4] & 0x10));
 800079c:	4b70      	ldr	r3, [pc, #448]	; (8000960 <updateLEDMatrix+0x814>)
 800079e:	791b      	ldrb	r3, [r3, #4]
 80007a0:	f003 0310 	and.w	r3, r3, #16
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	bf0c      	ite	eq
 80007a8:	2301      	moveq	r3, #1
 80007aa:	2300      	movne	r3, #0
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	461a      	mov	r2, r3
 80007b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b4:	486b      	ldr	r0, [pc, #428]	; (8000964 <updateLEDMatrix+0x818>)
 80007b6:	f001 fa97 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, !(matrix_buffer[4] & 0x20));
 80007ba:	4b69      	ldr	r3, [pc, #420]	; (8000960 <updateLEDMatrix+0x814>)
 80007bc:	791b      	ldrb	r3, [r3, #4]
 80007be:	f003 0320 	and.w	r3, r3, #32
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	bf0c      	ite	eq
 80007c6:	2301      	moveq	r3, #1
 80007c8:	2300      	movne	r3, #0
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	461a      	mov	r2, r3
 80007ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d2:	4864      	ldr	r0, [pc, #400]	; (8000964 <updateLEDMatrix+0x818>)
 80007d4:	f001 fa88 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, !(matrix_buffer[4] & 0x40));
 80007d8:	4b61      	ldr	r3, [pc, #388]	; (8000960 <updateLEDMatrix+0x814>)
 80007da:	791b      	ldrb	r3, [r3, #4]
 80007dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	bf0c      	ite	eq
 80007e4:	2301      	moveq	r3, #1
 80007e6:	2300      	movne	r3, #0
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	461a      	mov	r2, r3
 80007ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007f0:	485c      	ldr	r0, [pc, #368]	; (8000964 <updateLEDMatrix+0x818>)
 80007f2:	f001 fa79 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, !(matrix_buffer[4] & 0x80));
 80007f6:	4b5a      	ldr	r3, [pc, #360]	; (8000960 <updateLEDMatrix+0x814>)
 80007f8:	791b      	ldrb	r3, [r3, #4]
 80007fa:	b25b      	sxtb	r3, r3
 80007fc:	43db      	mvns	r3, r3
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	09db      	lsrs	r3, r3, #7
 8000802:	b2db      	uxtb	r3, r3
 8000804:	461a      	mov	r2, r3
 8000806:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800080a:	4856      	ldr	r0, [pc, #344]	; (8000964 <updateLEDMatrix+0x818>)
 800080c:	f001 fa6c 	bl	8001ce8 <HAL_GPIO_WritePin>
			break ;
 8000810:	e1f5      	b.n	8000bfe <updateLEDMatrix+0xab2>
		case 5:
			  HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000812:	2201      	movs	r2, #1
 8000814:	2104      	movs	r1, #4
 8000816:	4851      	ldr	r0, [pc, #324]	; (800095c <updateLEDMatrix+0x810>)
 8000818:	f001 fa66 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 800081c:	2201      	movs	r2, #1
 800081e:	2108      	movs	r1, #8
 8000820:	484e      	ldr	r0, [pc, #312]	; (800095c <updateLEDMatrix+0x810>)
 8000822:	f001 fa61 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000826:	2201      	movs	r2, #1
 8000828:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800082c:	484b      	ldr	r0, [pc, #300]	; (800095c <updateLEDMatrix+0x810>)
 800082e:	f001 fa5b 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000832:	2201      	movs	r2, #1
 8000834:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000838:	4848      	ldr	r0, [pc, #288]	; (800095c <updateLEDMatrix+0x810>)
 800083a:	f001 fa55 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 800083e:	2201      	movs	r2, #1
 8000840:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000844:	4845      	ldr	r0, [pc, #276]	; (800095c <updateLEDMatrix+0x810>)
 8000846:	f001 fa4f 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000850:	4842      	ldr	r0, [pc, #264]	; (800095c <updateLEDMatrix+0x810>)
 8000852:	f001 fa49 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 8000856:	2201      	movs	r2, #1
 8000858:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800085c:	483f      	ldr	r0, [pc, #252]	; (800095c <updateLEDMatrix+0x810>)
 800085e:	f001 fa43 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 8000862:	2201      	movs	r2, #1
 8000864:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000868:	483c      	ldr	r0, [pc, #240]	; (800095c <updateLEDMatrix+0x810>)
 800086a:	f001 fa3d 	bl	8001ce8 <HAL_GPIO_WritePin>

			  HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, !(matrix_buffer[5] & 0x01));
 800086e:	4b3c      	ldr	r3, [pc, #240]	; (8000960 <updateLEDMatrix+0x814>)
 8000870:	795b      	ldrb	r3, [r3, #5]
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	2b00      	cmp	r3, #0
 8000878:	bf0c      	ite	eq
 800087a:	2301      	moveq	r3, #1
 800087c:	2300      	movne	r3, #0
 800087e:	b2db      	uxtb	r3, r3
 8000880:	461a      	mov	r2, r3
 8000882:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000886:	4837      	ldr	r0, [pc, #220]	; (8000964 <updateLEDMatrix+0x818>)
 8000888:	f001 fa2e 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, !(matrix_buffer[5] & 0x02));
 800088c:	4b34      	ldr	r3, [pc, #208]	; (8000960 <updateLEDMatrix+0x814>)
 800088e:	795b      	ldrb	r3, [r3, #5]
 8000890:	f003 0302 	and.w	r3, r3, #2
 8000894:	2b00      	cmp	r3, #0
 8000896:	bf0c      	ite	eq
 8000898:	2301      	moveq	r3, #1
 800089a:	2300      	movne	r3, #0
 800089c:	b2db      	uxtb	r3, r3
 800089e:	461a      	mov	r2, r3
 80008a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a4:	482f      	ldr	r0, [pc, #188]	; (8000964 <updateLEDMatrix+0x818>)
 80008a6:	f001 fa1f 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, !(matrix_buffer[5] & 0x04));
 80008aa:	4b2d      	ldr	r3, [pc, #180]	; (8000960 <updateLEDMatrix+0x814>)
 80008ac:	795b      	ldrb	r3, [r3, #5]
 80008ae:	f003 0304 	and.w	r3, r3, #4
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	bf0c      	ite	eq
 80008b6:	2301      	moveq	r3, #1
 80008b8:	2300      	movne	r3, #0
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	461a      	mov	r2, r3
 80008be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008c2:	4828      	ldr	r0, [pc, #160]	; (8000964 <updateLEDMatrix+0x818>)
 80008c4:	f001 fa10 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, !(matrix_buffer[5] & 0x08));
 80008c8:	4b25      	ldr	r3, [pc, #148]	; (8000960 <updateLEDMatrix+0x814>)
 80008ca:	795b      	ldrb	r3, [r3, #5]
 80008cc:	f003 0308 	and.w	r3, r3, #8
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	bf0c      	ite	eq
 80008d4:	2301      	moveq	r3, #1
 80008d6:	2300      	movne	r3, #0
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	461a      	mov	r2, r3
 80008dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008e0:	4820      	ldr	r0, [pc, #128]	; (8000964 <updateLEDMatrix+0x818>)
 80008e2:	f001 fa01 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, !(matrix_buffer[5] & 0x10));
 80008e6:	4b1e      	ldr	r3, [pc, #120]	; (8000960 <updateLEDMatrix+0x814>)
 80008e8:	795b      	ldrb	r3, [r3, #5]
 80008ea:	f003 0310 	and.w	r3, r3, #16
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	bf0c      	ite	eq
 80008f2:	2301      	moveq	r3, #1
 80008f4:	2300      	movne	r3, #0
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	461a      	mov	r2, r3
 80008fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008fe:	4819      	ldr	r0, [pc, #100]	; (8000964 <updateLEDMatrix+0x818>)
 8000900:	f001 f9f2 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, !(matrix_buffer[5] & 0x20));
 8000904:	4b16      	ldr	r3, [pc, #88]	; (8000960 <updateLEDMatrix+0x814>)
 8000906:	795b      	ldrb	r3, [r3, #5]
 8000908:	f003 0320 	and.w	r3, r3, #32
 800090c:	2b00      	cmp	r3, #0
 800090e:	bf0c      	ite	eq
 8000910:	2301      	moveq	r3, #1
 8000912:	2300      	movne	r3, #0
 8000914:	b2db      	uxtb	r3, r3
 8000916:	461a      	mov	r2, r3
 8000918:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800091c:	4811      	ldr	r0, [pc, #68]	; (8000964 <updateLEDMatrix+0x818>)
 800091e:	f001 f9e3 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, !(matrix_buffer[5] & 0x40));
 8000922:	4b0f      	ldr	r3, [pc, #60]	; (8000960 <updateLEDMatrix+0x814>)
 8000924:	795b      	ldrb	r3, [r3, #5]
 8000926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800092a:	2b00      	cmp	r3, #0
 800092c:	bf0c      	ite	eq
 800092e:	2301      	moveq	r3, #1
 8000930:	2300      	movne	r3, #0
 8000932:	b2db      	uxtb	r3, r3
 8000934:	461a      	mov	r2, r3
 8000936:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800093a:	480a      	ldr	r0, [pc, #40]	; (8000964 <updateLEDMatrix+0x818>)
 800093c:	f001 f9d4 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, !(matrix_buffer[5] & 0x80));
 8000940:	4b07      	ldr	r3, [pc, #28]	; (8000960 <updateLEDMatrix+0x814>)
 8000942:	795b      	ldrb	r3, [r3, #5]
 8000944:	b25b      	sxtb	r3, r3
 8000946:	43db      	mvns	r3, r3
 8000948:	b2db      	uxtb	r3, r3
 800094a:	09db      	lsrs	r3, r3, #7
 800094c:	b2db      	uxtb	r3, r3
 800094e:	461a      	mov	r2, r3
 8000950:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000954:	4803      	ldr	r0, [pc, #12]	; (8000964 <updateLEDMatrix+0x818>)
 8000956:	f001 f9c7 	bl	8001ce8 <HAL_GPIO_WritePin>
			break ;
 800095a:	e150      	b.n	8000bfe <updateLEDMatrix+0xab2>
 800095c:	40010800 	.word	0x40010800
 8000960:	20000000 	.word	0x20000000
 8000964:	40010c00 	.word	0x40010c00
		case 6:
			  HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000968:	2201      	movs	r2, #1
 800096a:	2104      	movs	r1, #4
 800096c:	48a6      	ldr	r0, [pc, #664]	; (8000c08 <updateLEDMatrix+0xabc>)
 800096e:	f001 f9bb 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000972:	2201      	movs	r2, #1
 8000974:	2108      	movs	r1, #8
 8000976:	48a4      	ldr	r0, [pc, #656]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000978:	f001 f9b6 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 800097c:	2201      	movs	r2, #1
 800097e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000982:	48a1      	ldr	r0, [pc, #644]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000984:	f001 f9b0 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800098e:	489e      	ldr	r0, [pc, #632]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000990:	f001 f9aa 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 8000994:	2201      	movs	r2, #1
 8000996:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800099a:	489b      	ldr	r0, [pc, #620]	; (8000c08 <updateLEDMatrix+0xabc>)
 800099c:	f001 f9a4 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 80009a0:	2201      	movs	r2, #1
 80009a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009a6:	4898      	ldr	r0, [pc, #608]	; (8000c08 <updateLEDMatrix+0xabc>)
 80009a8:	f001 f99e 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 0);
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b2:	4895      	ldr	r0, [pc, #596]	; (8000c08 <updateLEDMatrix+0xabc>)
 80009b4:	f001 f998 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 1);
 80009b8:	2201      	movs	r2, #1
 80009ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009be:	4892      	ldr	r0, [pc, #584]	; (8000c08 <updateLEDMatrix+0xabc>)
 80009c0:	f001 f992 	bl	8001ce8 <HAL_GPIO_WritePin>

			  HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, !(matrix_buffer[6] & 0x01));
 80009c4:	4b91      	ldr	r3, [pc, #580]	; (8000c0c <updateLEDMatrix+0xac0>)
 80009c6:	799b      	ldrb	r3, [r3, #6]
 80009c8:	f003 0301 	and.w	r3, r3, #1
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	bf0c      	ite	eq
 80009d0:	2301      	moveq	r3, #1
 80009d2:	2300      	movne	r3, #0
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	461a      	mov	r2, r3
 80009d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009dc:	488c      	ldr	r0, [pc, #560]	; (8000c10 <updateLEDMatrix+0xac4>)
 80009de:	f001 f983 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, !(matrix_buffer[6] & 0x02));
 80009e2:	4b8a      	ldr	r3, [pc, #552]	; (8000c0c <updateLEDMatrix+0xac0>)
 80009e4:	799b      	ldrb	r3, [r3, #6]
 80009e6:	f003 0302 	and.w	r3, r3, #2
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	bf0c      	ite	eq
 80009ee:	2301      	moveq	r3, #1
 80009f0:	2300      	movne	r3, #0
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	461a      	mov	r2, r3
 80009f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009fa:	4885      	ldr	r0, [pc, #532]	; (8000c10 <updateLEDMatrix+0xac4>)
 80009fc:	f001 f974 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, !(matrix_buffer[6] & 0x04));
 8000a00:	4b82      	ldr	r3, [pc, #520]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000a02:	799b      	ldrb	r3, [r3, #6]
 8000a04:	f003 0304 	and.w	r3, r3, #4
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	bf0c      	ite	eq
 8000a0c:	2301      	moveq	r3, #1
 8000a0e:	2300      	movne	r3, #0
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	461a      	mov	r2, r3
 8000a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a18:	487d      	ldr	r0, [pc, #500]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000a1a:	f001 f965 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, !(matrix_buffer[6] & 0x08));
 8000a1e:	4b7b      	ldr	r3, [pc, #492]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000a20:	799b      	ldrb	r3, [r3, #6]
 8000a22:	f003 0308 	and.w	r3, r3, #8
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	bf0c      	ite	eq
 8000a2a:	2301      	moveq	r3, #1
 8000a2c:	2300      	movne	r3, #0
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	461a      	mov	r2, r3
 8000a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a36:	4876      	ldr	r0, [pc, #472]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000a38:	f001 f956 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, !(matrix_buffer[6] & 0x10));
 8000a3c:	4b73      	ldr	r3, [pc, #460]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000a3e:	799b      	ldrb	r3, [r3, #6]
 8000a40:	f003 0310 	and.w	r3, r3, #16
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	bf0c      	ite	eq
 8000a48:	2301      	moveq	r3, #1
 8000a4a:	2300      	movne	r3, #0
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	461a      	mov	r2, r3
 8000a50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a54:	486e      	ldr	r0, [pc, #440]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000a56:	f001 f947 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, !(matrix_buffer[6] & 0x20));
 8000a5a:	4b6c      	ldr	r3, [pc, #432]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000a5c:	799b      	ldrb	r3, [r3, #6]
 8000a5e:	f003 0320 	and.w	r3, r3, #32
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	bf0c      	ite	eq
 8000a66:	2301      	moveq	r3, #1
 8000a68:	2300      	movne	r3, #0
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a72:	4867      	ldr	r0, [pc, #412]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000a74:	f001 f938 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, !(matrix_buffer[6] & 0x40));
 8000a78:	4b64      	ldr	r3, [pc, #400]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000a7a:	799b      	ldrb	r3, [r3, #6]
 8000a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	bf0c      	ite	eq
 8000a84:	2301      	moveq	r3, #1
 8000a86:	2300      	movne	r3, #0
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a90:	485f      	ldr	r0, [pc, #380]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000a92:	f001 f929 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, !(matrix_buffer[6] & 0x80));
 8000a96:	4b5d      	ldr	r3, [pc, #372]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000a98:	799b      	ldrb	r3, [r3, #6]
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	09db      	lsrs	r3, r3, #7
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000aaa:	4859      	ldr	r0, [pc, #356]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000aac:	f001 f91c 	bl	8001ce8 <HAL_GPIO_WritePin>
			break ;
 8000ab0:	e0a5      	b.n	8000bfe <updateLEDMatrix+0xab2>
		case 7:
			  HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, 1);
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	2104      	movs	r1, #4
 8000ab6:	4854      	ldr	r0, [pc, #336]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000ab8:	f001 f916 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, 1);
 8000abc:	2201      	movs	r2, #1
 8000abe:	2108      	movs	r1, #8
 8000ac0:	4851      	ldr	r0, [pc, #324]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000ac2:	f001 f911 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, 1);
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000acc:	484e      	ldr	r0, [pc, #312]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000ace:	f001 f90b 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, 1);
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ad8:	484b      	ldr	r0, [pc, #300]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000ada:	f001 f905 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, 1);
 8000ade:	2201      	movs	r2, #1
 8000ae0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ae4:	4848      	ldr	r0, [pc, #288]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000ae6:	f001 f8ff 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, 1);
 8000aea:	2201      	movs	r2, #1
 8000aec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000af0:	4845      	ldr	r0, [pc, #276]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000af2:	f001 f8f9 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, 1);
 8000af6:	2201      	movs	r2, #1
 8000af8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000afc:	4842      	ldr	r0, [pc, #264]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000afe:	f001 f8f3 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, 0);
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b08:	483f      	ldr	r0, [pc, #252]	; (8000c08 <updateLEDMatrix+0xabc>)
 8000b0a:	f001 f8ed 	bl	8001ce8 <HAL_GPIO_WritePin>

			  HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, !(matrix_buffer[7] & 0x01));
 8000b0e:	4b3f      	ldr	r3, [pc, #252]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000b10:	79db      	ldrb	r3, [r3, #7]
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	bf0c      	ite	eq
 8000b1a:	2301      	moveq	r3, #1
 8000b1c:	2300      	movne	r3, #0
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	461a      	mov	r2, r3
 8000b22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b26:	483a      	ldr	r0, [pc, #232]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000b28:	f001 f8de 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, !(matrix_buffer[7] & 0x02));
 8000b2c:	4b37      	ldr	r3, [pc, #220]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000b2e:	79db      	ldrb	r3, [r3, #7]
 8000b30:	f003 0302 	and.w	r3, r3, #2
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	bf0c      	ite	eq
 8000b38:	2301      	moveq	r3, #1
 8000b3a:	2300      	movne	r3, #0
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	461a      	mov	r2, r3
 8000b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b44:	4832      	ldr	r0, [pc, #200]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000b46:	f001 f8cf 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, !(matrix_buffer[7] & 0x04));
 8000b4a:	4b30      	ldr	r3, [pc, #192]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000b4c:	79db      	ldrb	r3, [r3, #7]
 8000b4e:	f003 0304 	and.w	r3, r3, #4
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	bf0c      	ite	eq
 8000b56:	2301      	moveq	r3, #1
 8000b58:	2300      	movne	r3, #0
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b62:	482b      	ldr	r0, [pc, #172]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000b64:	f001 f8c0 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, !(matrix_buffer[7] & 0x08));
 8000b68:	4b28      	ldr	r3, [pc, #160]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000b6a:	79db      	ldrb	r3, [r3, #7]
 8000b6c:	f003 0308 	and.w	r3, r3, #8
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	bf0c      	ite	eq
 8000b74:	2301      	moveq	r3, #1
 8000b76:	2300      	movne	r3, #0
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b80:	4823      	ldr	r0, [pc, #140]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000b82:	f001 f8b1 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, !(matrix_buffer[7] & 0x10));
 8000b86:	4b21      	ldr	r3, [pc, #132]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000b88:	79db      	ldrb	r3, [r3, #7]
 8000b8a:	f003 0310 	and.w	r3, r3, #16
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	bf0c      	ite	eq
 8000b92:	2301      	moveq	r3, #1
 8000b94:	2300      	movne	r3, #0
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	461a      	mov	r2, r3
 8000b9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b9e:	481c      	ldr	r0, [pc, #112]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000ba0:	f001 f8a2 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, !(matrix_buffer[7] & 0x20));
 8000ba4:	4b19      	ldr	r3, [pc, #100]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000ba6:	79db      	ldrb	r3, [r3, #7]
 8000ba8:	f003 0320 	and.w	r3, r3, #32
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	bf0c      	ite	eq
 8000bb0:	2301      	moveq	r3, #1
 8000bb2:	2300      	movne	r3, #0
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bbc:	4814      	ldr	r0, [pc, #80]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000bbe:	f001 f893 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, !(matrix_buffer[7] & 0x40));
 8000bc2:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000bc4:	79db      	ldrb	r3, [r3, #7]
 8000bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	bf0c      	ite	eq
 8000bce:	2301      	moveq	r3, #1
 8000bd0:	2300      	movne	r3, #0
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bda:	480d      	ldr	r0, [pc, #52]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000bdc:	f001 f884 	bl	8001ce8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, !(matrix_buffer[7] & 0x80));
 8000be0:	4b0a      	ldr	r3, [pc, #40]	; (8000c0c <updateLEDMatrix+0xac0>)
 8000be2:	79db      	ldrb	r3, [r3, #7]
 8000be4:	b25b      	sxtb	r3, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	09db      	lsrs	r3, r3, #7
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	461a      	mov	r2, r3
 8000bf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bf4:	4806      	ldr	r0, [pc, #24]	; (8000c10 <updateLEDMatrix+0xac4>)
 8000bf6:	f001 f877 	bl	8001ce8 <HAL_GPIO_WritePin>
			break ;
 8000bfa:	e000      	b.n	8000bfe <updateLEDMatrix+0xab2>
		default :
			break ;
 8000bfc:	bf00      	nop
	}
}
 8000bfe:	bf00      	nop
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40010800 	.word	0x40010800
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	40010c00 	.word	0x40010c00

08000c14 <updateMatrixBuffer>:
// update matrix buffer
void updateMatrixBuffer()
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
	uint8_t temp = matrix_buffer[0];
 8000c1a:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	71fb      	strb	r3, [r7, #7]
	matrix_buffer[0] = matrix_buffer[1];
 8000c20:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c22:	785a      	ldrb	r2, [r3, #1]
 8000c24:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c26:	701a      	strb	r2, [r3, #0]
	matrix_buffer[1] = matrix_buffer[2];
 8000c28:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c2a:	789a      	ldrb	r2, [r3, #2]
 8000c2c:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c2e:	705a      	strb	r2, [r3, #1]
	matrix_buffer[2] = matrix_buffer[3];
 8000c30:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c32:	78da      	ldrb	r2, [r3, #3]
 8000c34:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c36:	709a      	strb	r2, [r3, #2]
	matrix_buffer[3] = matrix_buffer[4];
 8000c38:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c3a:	791a      	ldrb	r2, [r3, #4]
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c3e:	70da      	strb	r2, [r3, #3]
	matrix_buffer[4] = matrix_buffer[5];
 8000c40:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c42:	795a      	ldrb	r2, [r3, #5]
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c46:	711a      	strb	r2, [r3, #4]
	matrix_buffer[5] = matrix_buffer[6];
 8000c48:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c4a:	799a      	ldrb	r2, [r3, #6]
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c4e:	715a      	strb	r2, [r3, #5]
	matrix_buffer[6] = matrix_buffer[7];
 8000c50:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c52:	79da      	ldrb	r2, [r3, #7]
 8000c54:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c56:	719a      	strb	r2, [r3, #6]
	matrix_buffer[7] = temp;
 8000c58:	4a03      	ldr	r2, [pc, #12]	; (8000c68 <updateMatrixBuffer+0x54>)
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	71d3      	strb	r3, [r2, #7]
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr
 8000c68:	20000000 	.word	0x20000000

08000c6c <display7SEG>:
// display 7 SEG
void display7SEG(int num)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	  if(num == 0)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d122      	bne.n	8000cc0 <display7SEG+0x54>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 0);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	48bd      	ldr	r0, [pc, #756]	; (8000f74 <display7SEG+0x308>)
 8000c80:	f001 f832 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 0);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2102      	movs	r1, #2
 8000c88:	48ba      	ldr	r0, [pc, #744]	; (8000f74 <display7SEG+0x308>)
 8000c8a:	f001 f82d 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	2104      	movs	r1, #4
 8000c92:	48b8      	ldr	r0, [pc, #736]	; (8000f74 <display7SEG+0x308>)
 8000c94:	f001 f828 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 0);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2108      	movs	r1, #8
 8000c9c:	48b5      	ldr	r0, [pc, #724]	; (8000f74 <display7SEG+0x308>)
 8000c9e:	f001 f823 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 0);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2110      	movs	r1, #16
 8000ca6:	48b3      	ldr	r0, [pc, #716]	; (8000f74 <display7SEG+0x308>)
 8000ca8:	f001 f81e 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 0);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2120      	movs	r1, #32
 8000cb0:	48b0      	ldr	r0, [pc, #704]	; (8000f74 <display7SEG+0x308>)
 8000cb2:	f001 f819 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 1);
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2140      	movs	r1, #64	; 0x40
 8000cba:	48ae      	ldr	r0, [pc, #696]	; (8000f74 <display7SEG+0x308>)
 8000cbc:	f001 f814 	bl	8001ce8 <HAL_GPIO_WritePin>

	  }
	  if(num == 1)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d122      	bne.n	8000d0c <display7SEG+0xa0>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 1);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	2101      	movs	r1, #1
 8000cca:	48aa      	ldr	r0, [pc, #680]	; (8000f74 <display7SEG+0x308>)
 8000ccc:	f001 f80c 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 0);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2102      	movs	r1, #2
 8000cd4:	48a7      	ldr	r0, [pc, #668]	; (8000f74 <display7SEG+0x308>)
 8000cd6:	f001 f807 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2104      	movs	r1, #4
 8000cde:	48a5      	ldr	r0, [pc, #660]	; (8000f74 <display7SEG+0x308>)
 8000ce0:	f001 f802 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 1);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2108      	movs	r1, #8
 8000ce8:	48a2      	ldr	r0, [pc, #648]	; (8000f74 <display7SEG+0x308>)
 8000cea:	f000 fffd 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 1);
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2110      	movs	r1, #16
 8000cf2:	48a0      	ldr	r0, [pc, #640]	; (8000f74 <display7SEG+0x308>)
 8000cf4:	f000 fff8 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 1);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2120      	movs	r1, #32
 8000cfc:	489d      	ldr	r0, [pc, #628]	; (8000f74 <display7SEG+0x308>)
 8000cfe:	f000 fff3 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 1);
 8000d02:	2201      	movs	r2, #1
 8000d04:	2140      	movs	r1, #64	; 0x40
 8000d06:	489b      	ldr	r0, [pc, #620]	; (8000f74 <display7SEG+0x308>)
 8000d08:	f000 ffee 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
	  if(num == 2)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d122      	bne.n	8000d58 <display7SEG+0xec>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2101      	movs	r1, #1
 8000d16:	4897      	ldr	r0, [pc, #604]	; (8000f74 <display7SEG+0x308>)
 8000d18:	f000 ffe6 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 0);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2102      	movs	r1, #2
 8000d20:	4894      	ldr	r0, [pc, #592]	; (8000f74 <display7SEG+0x308>)
 8000d22:	f000 ffe1 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 1);
 8000d26:	2201      	movs	r2, #1
 8000d28:	2104      	movs	r1, #4
 8000d2a:	4892      	ldr	r0, [pc, #584]	; (8000f74 <display7SEG+0x308>)
 8000d2c:	f000 ffdc 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 0);
 8000d30:	2200      	movs	r2, #0
 8000d32:	2108      	movs	r1, #8
 8000d34:	488f      	ldr	r0, [pc, #572]	; (8000f74 <display7SEG+0x308>)
 8000d36:	f000 ffd7 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 0);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2110      	movs	r1, #16
 8000d3e:	488d      	ldr	r0, [pc, #564]	; (8000f74 <display7SEG+0x308>)
 8000d40:	f000 ffd2 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 1);
 8000d44:	2201      	movs	r2, #1
 8000d46:	2120      	movs	r1, #32
 8000d48:	488a      	ldr	r0, [pc, #552]	; (8000f74 <display7SEG+0x308>)
 8000d4a:	f000 ffcd 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 0);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2140      	movs	r1, #64	; 0x40
 8000d52:	4888      	ldr	r0, [pc, #544]	; (8000f74 <display7SEG+0x308>)
 8000d54:	f000 ffc8 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
	  if(num == 3)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2b03      	cmp	r3, #3
 8000d5c:	d122      	bne.n	8000da4 <display7SEG+0x138>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 0);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2101      	movs	r1, #1
 8000d62:	4884      	ldr	r0, [pc, #528]	; (8000f74 <display7SEG+0x308>)
 8000d64:	f000 ffc0 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 0);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2102      	movs	r1, #2
 8000d6c:	4881      	ldr	r0, [pc, #516]	; (8000f74 <display7SEG+0x308>)
 8000d6e:	f000 ffbb 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2104      	movs	r1, #4
 8000d76:	487f      	ldr	r0, [pc, #508]	; (8000f74 <display7SEG+0x308>)
 8000d78:	f000 ffb6 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2108      	movs	r1, #8
 8000d80:	487c      	ldr	r0, [pc, #496]	; (8000f74 <display7SEG+0x308>)
 8000d82:	f000 ffb1 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 1);
 8000d86:	2201      	movs	r2, #1
 8000d88:	2110      	movs	r1, #16
 8000d8a:	487a      	ldr	r0, [pc, #488]	; (8000f74 <display7SEG+0x308>)
 8000d8c:	f000 ffac 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 1);
 8000d90:	2201      	movs	r2, #1
 8000d92:	2120      	movs	r1, #32
 8000d94:	4877      	ldr	r0, [pc, #476]	; (8000f74 <display7SEG+0x308>)
 8000d96:	f000 ffa7 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2140      	movs	r1, #64	; 0x40
 8000d9e:	4875      	ldr	r0, [pc, #468]	; (8000f74 <display7SEG+0x308>)
 8000da0:	f000 ffa2 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
	  if(num == 4)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b04      	cmp	r3, #4
 8000da8:	d122      	bne.n	8000df0 <display7SEG+0x184>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 1);
 8000daa:	2201      	movs	r2, #1
 8000dac:	2101      	movs	r1, #1
 8000dae:	4871      	ldr	r0, [pc, #452]	; (8000f74 <display7SEG+0x308>)
 8000db0:	f000 ff9a 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 0);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2102      	movs	r1, #2
 8000db8:	486e      	ldr	r0, [pc, #440]	; (8000f74 <display7SEG+0x308>)
 8000dba:	f000 ff95 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2104      	movs	r1, #4
 8000dc2:	486c      	ldr	r0, [pc, #432]	; (8000f74 <display7SEG+0x308>)
 8000dc4:	f000 ff90 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 1);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2108      	movs	r1, #8
 8000dcc:	4869      	ldr	r0, [pc, #420]	; (8000f74 <display7SEG+0x308>)
 8000dce:	f000 ff8b 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 1);
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	2110      	movs	r1, #16
 8000dd6:	4867      	ldr	r0, [pc, #412]	; (8000f74 <display7SEG+0x308>)
 8000dd8:	f000 ff86 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 0);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2120      	movs	r1, #32
 8000de0:	4864      	ldr	r0, [pc, #400]	; (8000f74 <display7SEG+0x308>)
 8000de2:	f000 ff81 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2140      	movs	r1, #64	; 0x40
 8000dea:	4862      	ldr	r0, [pc, #392]	; (8000f74 <display7SEG+0x308>)
 8000dec:	f000 ff7c 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
	  if(num == 5)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2b05      	cmp	r3, #5
 8000df4:	d122      	bne.n	8000e3c <display7SEG+0x1d0>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2101      	movs	r1, #1
 8000dfa:	485e      	ldr	r0, [pc, #376]	; (8000f74 <display7SEG+0x308>)
 8000dfc:	f000 ff74 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 1);
 8000e00:	2201      	movs	r2, #1
 8000e02:	2102      	movs	r1, #2
 8000e04:	485b      	ldr	r0, [pc, #364]	; (8000f74 <display7SEG+0x308>)
 8000e06:	f000 ff6f 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2104      	movs	r1, #4
 8000e0e:	4859      	ldr	r0, [pc, #356]	; (8000f74 <display7SEG+0x308>)
 8000e10:	f000 ff6a 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 0);
 8000e14:	2200      	movs	r2, #0
 8000e16:	2108      	movs	r1, #8
 8000e18:	4856      	ldr	r0, [pc, #344]	; (8000f74 <display7SEG+0x308>)
 8000e1a:	f000 ff65 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 1);
 8000e1e:	2201      	movs	r2, #1
 8000e20:	2110      	movs	r1, #16
 8000e22:	4854      	ldr	r0, [pc, #336]	; (8000f74 <display7SEG+0x308>)
 8000e24:	f000 ff60 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 0);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2120      	movs	r1, #32
 8000e2c:	4851      	ldr	r0, [pc, #324]	; (8000f74 <display7SEG+0x308>)
 8000e2e:	f000 ff5b 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2140      	movs	r1, #64	; 0x40
 8000e36:	484f      	ldr	r0, [pc, #316]	; (8000f74 <display7SEG+0x308>)
 8000e38:	f000 ff56 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
	  if(num == 6)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b06      	cmp	r3, #6
 8000e40:	d122      	bne.n	8000e88 <display7SEG+0x21c>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 0);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2101      	movs	r1, #1
 8000e46:	484b      	ldr	r0, [pc, #300]	; (8000f74 <display7SEG+0x308>)
 8000e48:	f000 ff4e 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 1);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	2102      	movs	r1, #2
 8000e50:	4848      	ldr	r0, [pc, #288]	; (8000f74 <display7SEG+0x308>)
 8000e52:	f000 ff49 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2104      	movs	r1, #4
 8000e5a:	4846      	ldr	r0, [pc, #280]	; (8000f74 <display7SEG+0x308>)
 8000e5c:	f000 ff44 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 0);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2108      	movs	r1, #8
 8000e64:	4843      	ldr	r0, [pc, #268]	; (8000f74 <display7SEG+0x308>)
 8000e66:	f000 ff3f 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2110      	movs	r1, #16
 8000e6e:	4841      	ldr	r0, [pc, #260]	; (8000f74 <display7SEG+0x308>)
 8000e70:	f000 ff3a 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 0);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2120      	movs	r1, #32
 8000e78:	483e      	ldr	r0, [pc, #248]	; (8000f74 <display7SEG+0x308>)
 8000e7a:	f000 ff35 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 0);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2140      	movs	r1, #64	; 0x40
 8000e82:	483c      	ldr	r0, [pc, #240]	; (8000f74 <display7SEG+0x308>)
 8000e84:	f000 ff30 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
	  if(num == 7)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2b07      	cmp	r3, #7
 8000e8c:	d122      	bne.n	8000ed4 <display7SEG+0x268>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2101      	movs	r1, #1
 8000e92:	4838      	ldr	r0, [pc, #224]	; (8000f74 <display7SEG+0x308>)
 8000e94:	f000 ff28 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 0);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2102      	movs	r1, #2
 8000e9c:	4835      	ldr	r0, [pc, #212]	; (8000f74 <display7SEG+0x308>)
 8000e9e:	f000 ff23 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2104      	movs	r1, #4
 8000ea6:	4833      	ldr	r0, [pc, #204]	; (8000f74 <display7SEG+0x308>)
 8000ea8:	f000 ff1e 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 1);
 8000eac:	2201      	movs	r2, #1
 8000eae:	2108      	movs	r1, #8
 8000eb0:	4830      	ldr	r0, [pc, #192]	; (8000f74 <display7SEG+0x308>)
 8000eb2:	f000 ff19 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 1);
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	2110      	movs	r1, #16
 8000eba:	482e      	ldr	r0, [pc, #184]	; (8000f74 <display7SEG+0x308>)
 8000ebc:	f000 ff14 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 1);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2120      	movs	r1, #32
 8000ec4:	482b      	ldr	r0, [pc, #172]	; (8000f74 <display7SEG+0x308>)
 8000ec6:	f000 ff0f 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 1);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	2140      	movs	r1, #64	; 0x40
 8000ece:	4829      	ldr	r0, [pc, #164]	; (8000f74 <display7SEG+0x308>)
 8000ed0:	f000 ff0a 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
	  if(num == 8)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b08      	cmp	r3, #8
 8000ed8:	d122      	bne.n	8000f20 <display7SEG+0x2b4>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2101      	movs	r1, #1
 8000ede:	4825      	ldr	r0, [pc, #148]	; (8000f74 <display7SEG+0x308>)
 8000ee0:	f000 ff02 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 0);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2102      	movs	r1, #2
 8000ee8:	4822      	ldr	r0, [pc, #136]	; (8000f74 <display7SEG+0x308>)
 8000eea:	f000 fefd 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2104      	movs	r1, #4
 8000ef2:	4820      	ldr	r0, [pc, #128]	; (8000f74 <display7SEG+0x308>)
 8000ef4:	f000 fef8 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 0);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2108      	movs	r1, #8
 8000efc:	481d      	ldr	r0, [pc, #116]	; (8000f74 <display7SEG+0x308>)
 8000efe:	f000 fef3 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 0);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2110      	movs	r1, #16
 8000f06:	481b      	ldr	r0, [pc, #108]	; (8000f74 <display7SEG+0x308>)
 8000f08:	f000 feee 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2120      	movs	r1, #32
 8000f10:	4818      	ldr	r0, [pc, #96]	; (8000f74 <display7SEG+0x308>)
 8000f12:	f000 fee9 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2140      	movs	r1, #64	; 0x40
 8000f1a:	4816      	ldr	r0, [pc, #88]	; (8000f74 <display7SEG+0x308>)
 8000f1c:	f000 fee4 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
	  if(num == 9)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b09      	cmp	r3, #9
 8000f24:	d122      	bne.n	8000f6c <display7SEG+0x300>
	  {
		  HAL_GPIO_WritePin(SEGMENT_A_GPIO_Port, SEGMENT_A_Pin, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2101      	movs	r1, #1
 8000f2a:	4812      	ldr	r0, [pc, #72]	; (8000f74 <display7SEG+0x308>)
 8000f2c:	f000 fedc 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_B_GPIO_Port, SEGMENT_B_Pin, 0);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2102      	movs	r1, #2
 8000f34:	480f      	ldr	r0, [pc, #60]	; (8000f74 <display7SEG+0x308>)
 8000f36:	f000 fed7 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_C_GPIO_Port, SEGMENT_C_Pin, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2104      	movs	r1, #4
 8000f3e:	480d      	ldr	r0, [pc, #52]	; (8000f74 <display7SEG+0x308>)
 8000f40:	f000 fed2 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_D_GPIO_Port, SEGMENT_D_Pin, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2108      	movs	r1, #8
 8000f48:	480a      	ldr	r0, [pc, #40]	; (8000f74 <display7SEG+0x308>)
 8000f4a:	f000 fecd 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_E_GPIO_Port, SEGMENT_E_Pin, 1);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2110      	movs	r1, #16
 8000f52:	4808      	ldr	r0, [pc, #32]	; (8000f74 <display7SEG+0x308>)
 8000f54:	f000 fec8 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_F_GPIO_Port, SEGMENT_F_Pin, 0);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2120      	movs	r1, #32
 8000f5c:	4805      	ldr	r0, [pc, #20]	; (8000f74 <display7SEG+0x308>)
 8000f5e:	f000 fec3 	bl	8001ce8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEGMENT_G_GPIO_Port, SEGMENT_G_Pin, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2140      	movs	r1, #64	; 0x40
 8000f66:	4803      	ldr	r0, [pc, #12]	; (8000f74 <display7SEG+0x308>)
 8000f68:	f000 febe 	bl	8001ce8 <HAL_GPIO_WritePin>
	  }
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40010c00 	.word	0x40010c00

08000f78 <update7SEG>:

const int MAX_LED = 4;
int led_buffer [4] = {1, 0, 2, 8};
int hour = 15, minute = 8, second = 50;
void update7SEG ( int index ){
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2b03      	cmp	r3, #3
 8000f84:	d87a      	bhi.n	800107c <update7SEG+0x104>
 8000f86:	a201      	add	r2, pc, #4	; (adr r2, 8000f8c <update7SEG+0x14>)
 8000f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f8c:	08000f9d 	.word	0x08000f9d
 8000f90:	08000fd5 	.word	0x08000fd5
 8000f94:	0800100d 	.word	0x0800100d
 8000f98:	08001045 	.word	0x08001045
	switch ( index ){
	case 0:
		// Display the first 7 SEG with led_buffer [0]
	  	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2140      	movs	r1, #64	; 0x40
 8000fa0:	4839      	ldr	r0, [pc, #228]	; (8001088 <update7SEG+0x110>)
 8000fa2:	f000 fea1 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	2180      	movs	r1, #128	; 0x80
 8000faa:	4837      	ldr	r0, [pc, #220]	; (8001088 <update7SEG+0x110>)
 8000fac:	f000 fe9c 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb6:	4834      	ldr	r0, [pc, #208]	; (8001088 <update7SEG+0x110>)
 8000fb8:	f000 fe96 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fc2:	4831      	ldr	r0, [pc, #196]	; (8001088 <update7SEG+0x110>)
 8000fc4:	f000 fe90 	bl	8001ce8 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 8000fc8:	4b30      	ldr	r3, [pc, #192]	; (800108c <update7SEG+0x114>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fe4d 	bl	8000c6c <display7SEG>
		break ;
 8000fd2:	e054      	b.n	800107e <update7SEG+0x106>
	case 1:
		// Display the second 7 SEG with led_buffer [1]
	  	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2140      	movs	r1, #64	; 0x40
 8000fd8:	482b      	ldr	r0, [pc, #172]	; (8001088 <update7SEG+0x110>)
 8000fda:	f000 fe85 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2180      	movs	r1, #128	; 0x80
 8000fe2:	4829      	ldr	r0, [pc, #164]	; (8001088 <update7SEG+0x110>)
 8000fe4:	f000 fe80 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fee:	4826      	ldr	r0, [pc, #152]	; (8001088 <update7SEG+0x110>)
 8000ff0:	f000 fe7a 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ffa:	4823      	ldr	r0, [pc, #140]	; (8001088 <update7SEG+0x110>)
 8000ffc:	f000 fe74 	bl	8001ce8 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 8001000:	4b22      	ldr	r3, [pc, #136]	; (800108c <update7SEG+0x114>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fe31 	bl	8000c6c <display7SEG>
		break ;
 800100a:	e038      	b.n	800107e <update7SEG+0x106>
	case 2:
		// Display the third 7 SEG with led_buffer [2]
	  	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 800100c:	2201      	movs	r2, #1
 800100e:	2140      	movs	r1, #64	; 0x40
 8001010:	481d      	ldr	r0, [pc, #116]	; (8001088 <update7SEG+0x110>)
 8001012:	f000 fe69 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8001016:	2201      	movs	r2, #1
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	481b      	ldr	r0, [pc, #108]	; (8001088 <update7SEG+0x110>)
 800101c:	f000 fe64 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001026:	4818      	ldr	r0, [pc, #96]	; (8001088 <update7SEG+0x110>)
 8001028:	f000 fe5e 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 800102c:	2201      	movs	r2, #1
 800102e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001032:	4815      	ldr	r0, [pc, #84]	; (8001088 <update7SEG+0x110>)
 8001034:	f000 fe58 	bl	8001ce8 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <update7SEG+0x114>)
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fe15 	bl	8000c6c <display7SEG>
		break ;
 8001042:	e01c      	b.n	800107e <update7SEG+0x106>
	case 3:
		// Display the forth 7 SEG with led_buffer [3]
	  	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8001044:	2201      	movs	r2, #1
 8001046:	2140      	movs	r1, #64	; 0x40
 8001048:	480f      	ldr	r0, [pc, #60]	; (8001088 <update7SEG+0x110>)
 800104a:	f000 fe4d 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 800104e:	2201      	movs	r2, #1
 8001050:	2180      	movs	r1, #128	; 0x80
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <update7SEG+0x110>)
 8001054:	f000 fe48 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8001058:	2201      	movs	r2, #1
 800105a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800105e:	480a      	ldr	r0, [pc, #40]	; (8001088 <update7SEG+0x110>)
 8001060:	f000 fe42 	bl	8001ce8 <HAL_GPIO_WritePin>
	  	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8001064:	2200      	movs	r2, #0
 8001066:	f44f 7100 	mov.w	r1, #512	; 0x200
 800106a:	4807      	ldr	r0, [pc, #28]	; (8001088 <update7SEG+0x110>)
 800106c:	f000 fe3c 	bl	8001ce8 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <update7SEG+0x114>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fdf9 	bl	8000c6c <display7SEG>
		break ;
 800107a:	e000      	b.n	800107e <update7SEG+0x106>
	default :
		break ;
 800107c:	bf00      	nop
	}
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40010800 	.word	0x40010800
 800108c:	20000008 	.word	0x20000008

08001090 <updateClockBuffer>:

// update clock
void updateClockBuffer ()
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	led_buffer[0] = hour / 10;
 8001094:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <updateClockBuffer+0x70>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a1a      	ldr	r2, [pc, #104]	; (8001104 <updateClockBuffer+0x74>)
 800109a:	fb82 1203 	smull	r1, r2, r2, r3
 800109e:	1092      	asrs	r2, r2, #2
 80010a0:	17db      	asrs	r3, r3, #31
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	4a18      	ldr	r2, [pc, #96]	; (8001108 <updateClockBuffer+0x78>)
 80010a6:	6013      	str	r3, [r2, #0]
	led_buffer[1] = hour % 10;
 80010a8:	4b15      	ldr	r3, [pc, #84]	; (8001100 <updateClockBuffer+0x70>)
 80010aa:	6819      	ldr	r1, [r3, #0]
 80010ac:	4b15      	ldr	r3, [pc, #84]	; (8001104 <updateClockBuffer+0x74>)
 80010ae:	fb83 2301 	smull	r2, r3, r3, r1
 80010b2:	109a      	asrs	r2, r3, #2
 80010b4:	17cb      	asrs	r3, r1, #31
 80010b6:	1ad2      	subs	r2, r2, r3
 80010b8:	4613      	mov	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	1aca      	subs	r2, r1, r3
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <updateClockBuffer+0x78>)
 80010c4:	605a      	str	r2, [r3, #4]
	led_buffer[2] = minute / 10;
 80010c6:	4b11      	ldr	r3, [pc, #68]	; (800110c <updateClockBuffer+0x7c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a0e      	ldr	r2, [pc, #56]	; (8001104 <updateClockBuffer+0x74>)
 80010cc:	fb82 1203 	smull	r1, r2, r2, r3
 80010d0:	1092      	asrs	r2, r2, #2
 80010d2:	17db      	asrs	r3, r3, #31
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	4a0c      	ldr	r2, [pc, #48]	; (8001108 <updateClockBuffer+0x78>)
 80010d8:	6093      	str	r3, [r2, #8]
	led_buffer[3] = minute % 10;
 80010da:	4b0c      	ldr	r3, [pc, #48]	; (800110c <updateClockBuffer+0x7c>)
 80010dc:	6819      	ldr	r1, [r3, #0]
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <updateClockBuffer+0x74>)
 80010e0:	fb83 2301 	smull	r2, r3, r3, r1
 80010e4:	109a      	asrs	r2, r3, #2
 80010e6:	17cb      	asrs	r3, r1, #31
 80010e8:	1ad2      	subs	r2, r2, r3
 80010ea:	4613      	mov	r3, r2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	4413      	add	r3, r2
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	1aca      	subs	r2, r1, r3
 80010f4:	4b04      	ldr	r3, [pc, #16]	; (8001108 <updateClockBuffer+0x78>)
 80010f6:	60da      	str	r2, [r3, #12]
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr
 8001100:	20000018 	.word	0x20000018
 8001104:	66666667 	.word	0x66666667
 8001108:	20000008 	.word	0x20000008
 800110c:	2000001c 	.word	0x2000001c

08001110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int index_led = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800111a:	f000 fafb 	bl	8001714 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800111e:	f000 f8b1 	bl	8001284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001122:	f000 f937 	bl	8001394 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001126:	f000 f8e9 	bl	80012fc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800112a:	484c      	ldr	r0, [pc, #304]	; (800125c <main+0x14c>)
 800112c:	f001 fa3a 	bl	80025a4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setTimer1(100);
 8001130:	2064      	movs	r0, #100	; 0x64
 8001132:	f000 f995 	bl	8001460 <setTimer1>
  setTimer2(25);
 8001136:	2019      	movs	r0, #25
 8001138:	f000 f9a6 	bl	8001488 <setTimer2>
  setTimer3(10);
 800113c:	200a      	movs	r0, #10
 800113e:	f000 f9b7 	bl	80014b0 <setTimer3>
  setTimer4(80);
 8001142:	2050      	movs	r0, #80	; 0x50
 8001144:	f000 f9c8 	bl	80014d8 <setTimer4>
  updateClockBuffer ();
 8001148:	f7ff ffa2 	bl	8001090 <updateClockBuffer>
  while (1)
  {
	  if (timer1_flag == 1)
 800114c:	4b44      	ldr	r3, [pc, #272]	; (8001260 <main+0x150>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d130      	bne.n	80011b6 <main+0xa6>
	  {
		  setTimer1(100);
 8001154:	2064      	movs	r0, #100	; 0x64
 8001156:	f000 f983 	bl	8001460 <setTimer1>
		  //TO DO
		  HAL_GPIO_TogglePin(DOT_GPIO_Port, DOT_Pin);
 800115a:	2110      	movs	r1, #16
 800115c:	4841      	ldr	r0, [pc, #260]	; (8001264 <main+0x154>)
 800115e:	f000 fddb 	bl	8001d18 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001162:	2120      	movs	r1, #32
 8001164:	483f      	ldr	r0, [pc, #252]	; (8001264 <main+0x154>)
 8001166:	f000 fdd7 	bl	8001d18 <HAL_GPIO_TogglePin>

		  // update time
		  second++;
 800116a:	4b3f      	ldr	r3, [pc, #252]	; (8001268 <main+0x158>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	3301      	adds	r3, #1
 8001170:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <main+0x158>)
 8001172:	6013      	str	r3, [r2, #0]
		  if ( second >= 60)
 8001174:	4b3c      	ldr	r3, [pc, #240]	; (8001268 <main+0x158>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b3b      	cmp	r3, #59	; 0x3b
 800117a:	dd07      	ble.n	800118c <main+0x7c>
		  {
			  second = 0;
 800117c:	4b3a      	ldr	r3, [pc, #232]	; (8001268 <main+0x158>)
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
		  	  minute++;
 8001182:	4b3a      	ldr	r3, [pc, #232]	; (800126c <main+0x15c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	3301      	adds	r3, #1
 8001188:	4a38      	ldr	r2, [pc, #224]	; (800126c <main+0x15c>)
 800118a:	6013      	str	r3, [r2, #0]
		  }
		  if( minute >= 60)
 800118c:	4b37      	ldr	r3, [pc, #220]	; (800126c <main+0x15c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2b3b      	cmp	r3, #59	; 0x3b
 8001192:	dd07      	ble.n	80011a4 <main+0x94>
		  {
			  minute = 0;
 8001194:	4b35      	ldr	r3, [pc, #212]	; (800126c <main+0x15c>)
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
		  	  hour++;
 800119a:	4b35      	ldr	r3, [pc, #212]	; (8001270 <main+0x160>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	3301      	adds	r3, #1
 80011a0:	4a33      	ldr	r2, [pc, #204]	; (8001270 <main+0x160>)
 80011a2:	6013      	str	r3, [r2, #0]
		  }
		  if( hour >=24)
 80011a4:	4b32      	ldr	r3, [pc, #200]	; (8001270 <main+0x160>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b17      	cmp	r3, #23
 80011aa:	dd02      	ble.n	80011b2 <main+0xa2>
		  {
			  hour = 0;
 80011ac:	4b30      	ldr	r3, [pc, #192]	; (8001270 <main+0x160>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
		  }
		  updateClockBuffer ();
 80011b2:	f7ff ff6d 	bl	8001090 <updateClockBuffer>


	  }
	  if (timer2_flag == 1)
 80011b6:	4b2f      	ldr	r3, [pc, #188]	; (8001274 <main+0x164>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d12a      	bne.n	8001214 <main+0x104>
	  {
		  setTimer2(25);
 80011be:	2019      	movs	r0, #25
 80011c0:	f000 f962 	bl	8001488 <setTimer2>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d81a      	bhi.n	8001200 <main+0xf0>
 80011ca:	a201      	add	r2, pc, #4	; (adr r2, 80011d0 <main+0xc0>)
 80011cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d0:	080011e1 	.word	0x080011e1
 80011d4:	080011e9 	.word	0x080011e9
 80011d8:	080011f1 	.word	0x080011f1
 80011dc:	080011f9 	.word	0x080011f9
		  switch (index_led)
		 		  {
		 		  	case 0:
		 		  		update7SEG(index_led);
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff fec9 	bl	8000f78 <update7SEG>
		 		  		break;
 80011e6:	e00c      	b.n	8001202 <main+0xf2>
		 		  	case 1:
		 		  		update7SEG(index_led);
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff fec5 	bl	8000f78 <update7SEG>
		 		  		break;
 80011ee:	e008      	b.n	8001202 <main+0xf2>
		 		  	case 2:
		 		  		update7SEG(index_led);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff fec1 	bl	8000f78 <update7SEG>
		 		  		break;
 80011f6:	e004      	b.n	8001202 <main+0xf2>
		 		  	case 3:
		 		  		update7SEG(index_led);
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff febd 	bl	8000f78 <update7SEG>
		 		  		break;
 80011fe:	e000      	b.n	8001202 <main+0xf2>
		 		  	default:
		 		  		break;
 8001200:	bf00      	nop

		 		  }
		  index_led++;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3301      	adds	r3, #1
 8001206:	607b      	str	r3, [r7, #4]
		  if (index_led >= MAX_LED) index_led = 0;
 8001208:	2204      	movs	r2, #4
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4293      	cmp	r3, r2
 800120e:	db01      	blt.n	8001214 <main+0x104>
 8001210:	2300      	movs	r3, #0
 8001212:	607b      	str	r3, [r7, #4]
	  	  }
	  if (timer3_flag == 1)
 8001214:	4b18      	ldr	r3, [pc, #96]	; (8001278 <main+0x168>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d114      	bne.n	8001246 <main+0x136>
	  {
		  setTimer3(10);
 800121c:	200a      	movs	r0, #10
 800121e:	f000 f947 	bl	80014b0 <setTimer3>
		  updateLEDMatrix(index_led_matrix);
 8001222:	4b16      	ldr	r3, [pc, #88]	; (800127c <main+0x16c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f7fe ff90 	bl	800014c <updateLEDMatrix>
		  index_led_matrix++;
 800122c:	4b13      	ldr	r3, [pc, #76]	; (800127c <main+0x16c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	3301      	adds	r3, #1
 8001232:	4a12      	ldr	r2, [pc, #72]	; (800127c <main+0x16c>)
 8001234:	6013      	str	r3, [r2, #0]
		  if (index_led_matrix >= MAX_LED_MATRIX) index_led_matrix = 0;
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <main+0x16c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2208      	movs	r2, #8
 800123c:	4293      	cmp	r3, r2
 800123e:	db02      	blt.n	8001246 <main+0x136>
 8001240:	4b0e      	ldr	r3, [pc, #56]	; (800127c <main+0x16c>)
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
	  }
	  if (timer4_flag == 1)
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <main+0x170>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2b01      	cmp	r3, #1
 800124c:	f47f af7e 	bne.w	800114c <main+0x3c>
	  {
		  setTimer4(80);
 8001250:	2050      	movs	r0, #80	; 0x50
 8001252:	f000 f941 	bl	80014d8 <setTimer4>
		  updateMatrixBuffer();
 8001256:	f7ff fcdd 	bl	8000c14 <updateMatrixBuffer>
	  if (timer1_flag == 1)
 800125a:	e777      	b.n	800114c <main+0x3c>
 800125c:	20000070 	.word	0x20000070
 8001260:	20000054 	.word	0x20000054
 8001264:	40010800 	.word	0x40010800
 8001268:	20000020 	.word	0x20000020
 800126c:	2000001c 	.word	0x2000001c
 8001270:	20000018 	.word	0x20000018
 8001274:	2000005c 	.word	0x2000005c
 8001278:	20000064 	.word	0x20000064
 800127c:	2000004c 	.word	0x2000004c
 8001280:	2000006c 	.word	0x2000006c

08001284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b090      	sub	sp, #64	; 0x40
 8001288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128a:	f107 0318 	add.w	r3, r7, #24
 800128e:	2228      	movs	r2, #40	; 0x28
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f001 fd42 	bl	8002d1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012a6:	2302      	movs	r3, #2
 80012a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012aa:	2301      	movs	r3, #1
 80012ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ae:	2310      	movs	r3, #16
 80012b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012b2:	2300      	movs	r3, #0
 80012b4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b6:	f107 0318 	add.w	r3, r7, #24
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 fd46 	bl	8001d4c <HAL_RCC_OscConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0x46>
  {
    Error_Handler();
 80012c6:	f000 f8c5 	bl	8001454 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ca:	230f      	movs	r3, #15
 80012cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 ffb2 	bl	800224c <HAL_RCC_ClockConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80012ee:	f000 f8b1 	bl	8001454 <Error_Handler>
  }
}
 80012f2:	bf00      	nop
 80012f4:	3740      	adds	r7, #64	; 0x40
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
	...

080012fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001302:	f107 0308 	add.w	r3, r7, #8
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001310:	463b      	mov	r3, r7
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001318:	4b1d      	ldr	r3, [pc, #116]	; (8001390 <MX_TIM2_Init+0x94>)
 800131a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800131e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001320:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <MX_TIM2_Init+0x94>)
 8001322:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001326:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001328:	4b19      	ldr	r3, [pc, #100]	; (8001390 <MX_TIM2_Init+0x94>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800132e:	4b18      	ldr	r3, [pc, #96]	; (8001390 <MX_TIM2_Init+0x94>)
 8001330:	2209      	movs	r2, #9
 8001332:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001334:	4b16      	ldr	r3, [pc, #88]	; (8001390 <MX_TIM2_Init+0x94>)
 8001336:	2200      	movs	r2, #0
 8001338:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133a:	4b15      	ldr	r3, [pc, #84]	; (8001390 <MX_TIM2_Init+0x94>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001340:	4813      	ldr	r0, [pc, #76]	; (8001390 <MX_TIM2_Init+0x94>)
 8001342:	f001 f8df 	bl	8002504 <HAL_TIM_Base_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800134c:	f000 f882 	bl	8001454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001350:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001354:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001356:	f107 0308 	add.w	r3, r7, #8
 800135a:	4619      	mov	r1, r3
 800135c:	480c      	ldr	r0, [pc, #48]	; (8001390 <MX_TIM2_Init+0x94>)
 800135e:	f001 fa75 	bl	800284c <HAL_TIM_ConfigClockSource>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001368:	f000 f874 	bl	8001454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136c:	2300      	movs	r3, #0
 800136e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001370:	2300      	movs	r3, #0
 8001372:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001374:	463b      	mov	r3, r7
 8001376:	4619      	mov	r1, r3
 8001378:	4805      	ldr	r0, [pc, #20]	; (8001390 <MX_TIM2_Init+0x94>)
 800137a:	f001 fc41 	bl	8002c00 <HAL_TIMEx_MasterConfigSynchronization>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001384:	f000 f866 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001388:	bf00      	nop
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000070 	.word	0x20000070

08001394 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139a:	f107 0308 	add.w	r3, r7, #8
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a8:	4b22      	ldr	r3, [pc, #136]	; (8001434 <MX_GPIO_Init+0xa0>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	4a21      	ldr	r2, [pc, #132]	; (8001434 <MX_GPIO_Init+0xa0>)
 80013ae:	f043 0304 	orr.w	r3, r3, #4
 80013b2:	6193      	str	r3, [r2, #24]
 80013b4:	4b1f      	ldr	r3, [pc, #124]	; (8001434 <MX_GPIO_Init+0xa0>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c0:	4b1c      	ldr	r3, [pc, #112]	; (8001434 <MX_GPIO_Init+0xa0>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a1b      	ldr	r2, [pc, #108]	; (8001434 <MX_GPIO_Init+0xa0>)
 80013c6:	f043 0308 	orr.w	r3, r3, #8
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b19      	ldr	r3, [pc, #100]	; (8001434 <MX_GPIO_Init+0xa0>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	603b      	str	r3, [r7, #0]
 80013d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ENM0_Pin|ENM1_Pin|DOT_Pin|LED_RED_Pin
 80013d8:	2200      	movs	r2, #0
 80013da:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 80013de:	4816      	ldr	r0, [pc, #88]	; (8001438 <MX_GPIO_Init+0xa4>)
 80013e0:	f000 fc82 	bl	8001ce8 <HAL_GPIO_WritePin>
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
                          |ENM2_Pin|ENM3_Pin|ENM4_Pin|ENM5_Pin
                          |ENM6_Pin|ENM7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEGMENT_A_Pin|SEGMENT_B_Pin|SEGMENT_C_Pin|ROW2_Pin
 80013e4:	2200      	movs	r2, #0
 80013e6:	f64f 717f 	movw	r1, #65407	; 0xff7f
 80013ea:	4814      	ldr	r0, [pc, #80]	; (800143c <MX_GPIO_Init+0xa8>)
 80013ec:	f000 fc7c 	bl	8001ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENM0_Pin ENM1_Pin DOT_Pin LED_RED_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           ENM2_Pin ENM3_Pin ENM4_Pin ENM5_Pin
                           ENM6_Pin ENM7_Pin */
  GPIO_InitStruct.Pin = ENM0_Pin|ENM1_Pin|DOT_Pin|LED_RED_Pin
 80013f0:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80013f4:	60bb      	str	r3, [r7, #8]
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
                          |ENM2_Pin|ENM3_Pin|ENM4_Pin|ENM5_Pin
                          |ENM6_Pin|ENM7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f6:	2301      	movs	r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fe:	2302      	movs	r3, #2
 8001400:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001402:	f107 0308 	add.w	r3, r7, #8
 8001406:	4619      	mov	r1, r3
 8001408:	480b      	ldr	r0, [pc, #44]	; (8001438 <MX_GPIO_Init+0xa4>)
 800140a:	f000 faf3 	bl	80019f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEGMENT_A_Pin SEGMENT_B_Pin SEGMENT_C_Pin ROW2_Pin
                           ROW3_Pin ROW4_Pin ROW5_Pin ROW6_Pin
                           ROW7_Pin SEGMENT_D_Pin SEGMENT_E_Pin SEGMENT_F_Pin
                           SEGMENT_G_Pin ROW0_Pin ROW1_Pin */
  GPIO_InitStruct.Pin = SEGMENT_A_Pin|SEGMENT_B_Pin|SEGMENT_C_Pin|ROW2_Pin
 800140e:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8001412:	60bb      	str	r3, [r7, #8]
                          |ROW3_Pin|ROW4_Pin|ROW5_Pin|ROW6_Pin
                          |ROW7_Pin|SEGMENT_D_Pin|SEGMENT_E_Pin|SEGMENT_F_Pin
                          |SEGMENT_G_Pin|ROW0_Pin|ROW1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001414:	2301      	movs	r3, #1
 8001416:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141c:	2302      	movs	r3, #2
 800141e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001420:	f107 0308 	add.w	r3, r7, #8
 8001424:	4619      	mov	r1, r3
 8001426:	4805      	ldr	r0, [pc, #20]	; (800143c <MX_GPIO_Init+0xa8>)
 8001428:	f000 fae4 	bl	80019f4 <HAL_GPIO_Init>

}
 800142c:	bf00      	nop
 800142e:	3718      	adds	r7, #24
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40021000 	.word	0x40021000
 8001438:	40010800 	.word	0x40010800
 800143c:	40010c00 	.word	0x40010c00

08001440 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	timerRun();
 8001448:	f000 f85a 	bl	8001500 <timerRun>
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001458:	b672      	cpsid	i
}
 800145a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800145c:	e7fe      	b.n	800145c <Error_Handler+0x8>
	...

08001460 <setTimer1>:

int timer4_counter = 0;
int timer4_flag = 0;

void setTimer1(int duration)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8001468:	4a05      	ldr	r2, [pc, #20]	; (8001480 <setTimer1+0x20>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800146e:	4b05      	ldr	r3, [pc, #20]	; (8001484 <setTimer1+0x24>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	20000050 	.word	0x20000050
 8001484:	20000054 	.word	0x20000054

08001488 <setTimer2>:

void setTimer2(int duration)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 8001490:	4a05      	ldr	r2, [pc, #20]	; (80014a8 <setTimer2+0x20>)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001496:	4b05      	ldr	r3, [pc, #20]	; (80014ac <setTimer2+0x24>)
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	20000058 	.word	0x20000058
 80014ac:	2000005c 	.word	0x2000005c

080014b0 <setTimer3>:

void setTimer3(int duration)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 80014b8:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <setTimer3+0x20>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80014be:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <setTimer3+0x24>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	20000060 	.word	0x20000060
 80014d4:	20000064 	.word	0x20000064

080014d8 <setTimer4>:

void setTimer4(int duration)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	timer4_counter = duration;
 80014e0:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <setTimer4+0x20>)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <setTimer4+0x24>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000068 	.word	0x20000068
 80014fc:	2000006c 	.word	0x2000006c

08001500 <timerRun>:
void timerRun()
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
	if (timer1_counter > 0)
 8001504:	4b21      	ldr	r3, [pc, #132]	; (800158c <timerRun+0x8c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	dd0b      	ble.n	8001524 <timerRun+0x24>
	{
		timer1_counter--;
 800150c:	4b1f      	ldr	r3, [pc, #124]	; (800158c <timerRun+0x8c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	3b01      	subs	r3, #1
 8001512:	4a1e      	ldr	r2, [pc, #120]	; (800158c <timerRun+0x8c>)
 8001514:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0)
 8001516:	4b1d      	ldr	r3, [pc, #116]	; (800158c <timerRun+0x8c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	dc02      	bgt.n	8001524 <timerRun+0x24>
		{
			timer1_flag = 1;
 800151e:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <timerRun+0x90>)
 8001520:	2201      	movs	r2, #1
 8001522:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer2_counter > 0)
 8001524:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <timerRun+0x94>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	dd0b      	ble.n	8001544 <timerRun+0x44>
	{
		timer2_counter--;
 800152c:	4b19      	ldr	r3, [pc, #100]	; (8001594 <timerRun+0x94>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	3b01      	subs	r3, #1
 8001532:	4a18      	ldr	r2, [pc, #96]	; (8001594 <timerRun+0x94>)
 8001534:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0)
 8001536:	4b17      	ldr	r3, [pc, #92]	; (8001594 <timerRun+0x94>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	dc02      	bgt.n	8001544 <timerRun+0x44>
		{
			timer2_flag = 1;
 800153e:	4b16      	ldr	r3, [pc, #88]	; (8001598 <timerRun+0x98>)
 8001540:	2201      	movs	r2, #1
 8001542:	601a      	str	r2, [r3, #0]
		}
	}

	if (timer3_counter > 0)
 8001544:	4b15      	ldr	r3, [pc, #84]	; (800159c <timerRun+0x9c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	dd0b      	ble.n	8001564 <timerRun+0x64>
	{
		timer3_counter--;
 800154c:	4b13      	ldr	r3, [pc, #76]	; (800159c <timerRun+0x9c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	3b01      	subs	r3, #1
 8001552:	4a12      	ldr	r2, [pc, #72]	; (800159c <timerRun+0x9c>)
 8001554:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0)
 8001556:	4b11      	ldr	r3, [pc, #68]	; (800159c <timerRun+0x9c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	dc02      	bgt.n	8001564 <timerRun+0x64>
		{
			timer3_flag = 1;
 800155e:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <timerRun+0xa0>)
 8001560:	2201      	movs	r2, #1
 8001562:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0)
 8001564:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <timerRun+0xa4>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	dd0b      	ble.n	8001584 <timerRun+0x84>
	{
		timer4_counter--;
 800156c:	4b0d      	ldr	r3, [pc, #52]	; (80015a4 <timerRun+0xa4>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	3b01      	subs	r3, #1
 8001572:	4a0c      	ldr	r2, [pc, #48]	; (80015a4 <timerRun+0xa4>)
 8001574:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0)
 8001576:	4b0b      	ldr	r3, [pc, #44]	; (80015a4 <timerRun+0xa4>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	dc02      	bgt.n	8001584 <timerRun+0x84>
		{
			timer4_flag = 1;
 800157e:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <timerRun+0xa8>)
 8001580:	2201      	movs	r2, #1
 8001582:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	20000050 	.word	0x20000050
 8001590:	20000054 	.word	0x20000054
 8001594:	20000058 	.word	0x20000058
 8001598:	2000005c 	.word	0x2000005c
 800159c:	20000060 	.word	0x20000060
 80015a0:	20000064 	.word	0x20000064
 80015a4:	20000068 	.word	0x20000068
 80015a8:	2000006c 	.word	0x2000006c

080015ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015b2:	4b15      	ldr	r3, [pc, #84]	; (8001608 <HAL_MspInit+0x5c>)
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	4a14      	ldr	r2, [pc, #80]	; (8001608 <HAL_MspInit+0x5c>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6193      	str	r3, [r2, #24]
 80015be:	4b12      	ldr	r3, [pc, #72]	; (8001608 <HAL_MspInit+0x5c>)
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ca:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <HAL_MspInit+0x5c>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	4a0e      	ldr	r2, [pc, #56]	; (8001608 <HAL_MspInit+0x5c>)
 80015d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015d4:	61d3      	str	r3, [r2, #28]
 80015d6:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <HAL_MspInit+0x5c>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80015e2:	4b0a      	ldr	r3, [pc, #40]	; (800160c <HAL_MspInit+0x60>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	4a04      	ldr	r2, [pc, #16]	; (800160c <HAL_MspInit+0x60>)
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015fe:	bf00      	nop
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	40021000 	.word	0x40021000
 800160c:	40010000 	.word	0x40010000

08001610 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001620:	d113      	bne.n	800164a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001622:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <HAL_TIM_Base_MspInit+0x44>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	4a0b      	ldr	r2, [pc, #44]	; (8001654 <HAL_TIM_Base_MspInit+0x44>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	61d3      	str	r3, [r2, #28]
 800162e:	4b09      	ldr	r3, [pc, #36]	; (8001654 <HAL_TIM_Base_MspInit+0x44>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	201c      	movs	r0, #28
 8001640:	f000 f9a1 	bl	8001986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001644:	201c      	movs	r0, #28
 8001646:	f000 f9ba 	bl	80019be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800164a:	bf00      	nop
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40021000 	.word	0x40021000

08001658 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800165c:	e7fe      	b.n	800165c <NMI_Handler+0x4>

0800165e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001662:	e7fe      	b.n	8001662 <HardFault_Handler+0x4>

08001664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001668:	e7fe      	b.n	8001668 <MemManage_Handler+0x4>

0800166a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800166a:	b480      	push	{r7}
 800166c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800166e:	e7fe      	b.n	800166e <BusFault_Handler+0x4>

08001670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001674:	e7fe      	b.n	8001674 <UsageFault_Handler+0x4>

08001676 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr

08001682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr

0800168e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr

0800169a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800169e:	f000 f87f 	bl	80017a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <TIM2_IRQHandler+0x10>)
 80016ae:	f000 ffc5 	bl	800263c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000070 	.word	0x20000070

080016bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016c8:	f7ff fff8 	bl	80016bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016cc:	480b      	ldr	r0, [pc, #44]	; (80016fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016ce:	490c      	ldr	r1, [pc, #48]	; (8001700 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016d0:	4a0c      	ldr	r2, [pc, #48]	; (8001704 <LoopFillZerobss+0x16>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016d4:	e002      	b.n	80016dc <LoopCopyDataInit>

080016d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016da:	3304      	adds	r3, #4

080016dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e0:	d3f9      	bcc.n	80016d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016e2:	4a09      	ldr	r2, [pc, #36]	; (8001708 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016e4:	4c09      	ldr	r4, [pc, #36]	; (800170c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016e8:	e001      	b.n	80016ee <LoopFillZerobss>

080016ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ec:	3204      	adds	r2, #4

080016ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f0:	d3fb      	bcc.n	80016ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016f2:	f001 faef 	bl	8002cd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016f6:	f7ff fd0b 	bl	8001110 <main>
  bx lr
 80016fa:	4770      	bx	lr
  ldr r0, =_sdata
 80016fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001700:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001704:	08002d70 	.word	0x08002d70
  ldr r2, =_sbss
 8001708:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 800170c:	200000bc 	.word	0x200000bc

08001710 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001710:	e7fe      	b.n	8001710 <ADC1_2_IRQHandler>
	...

08001714 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001718:	4b08      	ldr	r3, [pc, #32]	; (800173c <HAL_Init+0x28>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a07      	ldr	r2, [pc, #28]	; (800173c <HAL_Init+0x28>)
 800171e:	f043 0310 	orr.w	r3, r3, #16
 8001722:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001724:	2003      	movs	r0, #3
 8001726:	f000 f923 	bl	8001970 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800172a:	200f      	movs	r0, #15
 800172c:	f000 f808 	bl	8001740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001730:	f7ff ff3c 	bl	80015ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40022000 	.word	0x40022000

08001740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001748:	4b12      	ldr	r3, [pc, #72]	; (8001794 <HAL_InitTick+0x54>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <HAL_InitTick+0x58>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	4619      	mov	r1, r3
 8001752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001756:	fbb3 f3f1 	udiv	r3, r3, r1
 800175a:	fbb2 f3f3 	udiv	r3, r2, r3
 800175e:	4618      	mov	r0, r3
 8001760:	f000 f93b 	bl	80019da <HAL_SYSTICK_Config>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e00e      	b.n	800178c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2b0f      	cmp	r3, #15
 8001772:	d80a      	bhi.n	800178a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001774:	2200      	movs	r2, #0
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	f04f 30ff 	mov.w	r0, #4294967295
 800177c:	f000 f903 	bl	8001986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001780:	4a06      	ldr	r2, [pc, #24]	; (800179c <HAL_InitTick+0x5c>)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001786:	2300      	movs	r3, #0
 8001788:	e000      	b.n	800178c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
}
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000024 	.word	0x20000024
 8001798:	2000002c 	.word	0x2000002c
 800179c:	20000028 	.word	0x20000028

080017a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a4:	4b05      	ldr	r3, [pc, #20]	; (80017bc <HAL_IncTick+0x1c>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <HAL_IncTick+0x20>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	4a03      	ldr	r2, [pc, #12]	; (80017c0 <HAL_IncTick+0x20>)
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	2000002c 	.word	0x2000002c
 80017c0:	200000b8 	.word	0x200000b8

080017c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return uwTick;
 80017c8:	4b02      	ldr	r3, [pc, #8]	; (80017d4 <HAL_GetTick+0x10>)
 80017ca:	681b      	ldr	r3, [r3, #0]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	200000b8 	.word	0x200000b8

080017d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <__NVIC_SetPriorityGrouping+0x44>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f4:	4013      	ands	r3, r2
 80017f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800180a:	4a04      	ldr	r2, [pc, #16]	; (800181c <__NVIC_SetPriorityGrouping+0x44>)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	60d3      	str	r3, [r2, #12]
}
 8001810:	bf00      	nop
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001824:	4b04      	ldr	r3, [pc, #16]	; (8001838 <__NVIC_GetPriorityGrouping+0x18>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	f003 0307 	and.w	r3, r3, #7
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184a:	2b00      	cmp	r3, #0
 800184c:	db0b      	blt.n	8001866 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	f003 021f 	and.w	r2, r3, #31
 8001854:	4906      	ldr	r1, [pc, #24]	; (8001870 <__NVIC_EnableIRQ+0x34>)
 8001856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185a:	095b      	lsrs	r3, r3, #5
 800185c:	2001      	movs	r0, #1
 800185e:	fa00 f202 	lsl.w	r2, r0, r2
 8001862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	e000e100 	.word	0xe000e100

08001874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001884:	2b00      	cmp	r3, #0
 8001886:	db0a      	blt.n	800189e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	b2da      	uxtb	r2, r3
 800188c:	490c      	ldr	r1, [pc, #48]	; (80018c0 <__NVIC_SetPriority+0x4c>)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	0112      	lsls	r2, r2, #4
 8001894:	b2d2      	uxtb	r2, r2
 8001896:	440b      	add	r3, r1
 8001898:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800189c:	e00a      	b.n	80018b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4908      	ldr	r1, [pc, #32]	; (80018c4 <__NVIC_SetPriority+0x50>)
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	f003 030f 	and.w	r3, r3, #15
 80018aa:	3b04      	subs	r3, #4
 80018ac:	0112      	lsls	r2, r2, #4
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	440b      	add	r3, r1
 80018b2:	761a      	strb	r2, [r3, #24]
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	e000e100 	.word	0xe000e100
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b089      	sub	sp, #36	; 0x24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	f1c3 0307 	rsb	r3, r3, #7
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	bf28      	it	cs
 80018e6:	2304      	movcs	r3, #4
 80018e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	3304      	adds	r3, #4
 80018ee:	2b06      	cmp	r3, #6
 80018f0:	d902      	bls.n	80018f8 <NVIC_EncodePriority+0x30>
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3b03      	subs	r3, #3
 80018f6:	e000      	b.n	80018fa <NVIC_EncodePriority+0x32>
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43da      	mvns	r2, r3
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	401a      	ands	r2, r3
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001910:	f04f 31ff 	mov.w	r1, #4294967295
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	fa01 f303 	lsl.w	r3, r1, r3
 800191a:	43d9      	mvns	r1, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001920:	4313      	orrs	r3, r2
         );
}
 8001922:	4618      	mov	r0, r3
 8001924:	3724      	adds	r7, #36	; 0x24
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr

0800192c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3b01      	subs	r3, #1
 8001938:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800193c:	d301      	bcc.n	8001942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800193e:	2301      	movs	r3, #1
 8001940:	e00f      	b.n	8001962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001942:	4a0a      	ldr	r2, [pc, #40]	; (800196c <SysTick_Config+0x40>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3b01      	subs	r3, #1
 8001948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800194a:	210f      	movs	r1, #15
 800194c:	f04f 30ff 	mov.w	r0, #4294967295
 8001950:	f7ff ff90 	bl	8001874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001954:	4b05      	ldr	r3, [pc, #20]	; (800196c <SysTick_Config+0x40>)
 8001956:	2200      	movs	r2, #0
 8001958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800195a:	4b04      	ldr	r3, [pc, #16]	; (800196c <SysTick_Config+0x40>)
 800195c:	2207      	movs	r2, #7
 800195e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	e000e010 	.word	0xe000e010

08001970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff ff2d 	bl	80017d8 <__NVIC_SetPriorityGrouping>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001986:	b580      	push	{r7, lr}
 8001988:	b086      	sub	sp, #24
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	60b9      	str	r1, [r7, #8]
 8001990:	607a      	str	r2, [r7, #4]
 8001992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001998:	f7ff ff42 	bl	8001820 <__NVIC_GetPriorityGrouping>
 800199c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	68b9      	ldr	r1, [r7, #8]
 80019a2:	6978      	ldr	r0, [r7, #20]
 80019a4:	f7ff ff90 	bl	80018c8 <NVIC_EncodePriority>
 80019a8:	4602      	mov	r2, r0
 80019aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ae:	4611      	mov	r1, r2
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff ff5f 	bl	8001874 <__NVIC_SetPriority>
}
 80019b6:	bf00      	nop
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	4603      	mov	r3, r0
 80019c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff ff35 	bl	800183c <__NVIC_EnableIRQ>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff ffa2 	bl	800192c <SysTick_Config>
 80019e8:	4603      	mov	r3, r0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b08b      	sub	sp, #44	; 0x2c
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019fe:	2300      	movs	r3, #0
 8001a00:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a02:	2300      	movs	r3, #0
 8001a04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a06:	e148      	b.n	8001c9a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	69fa      	ldr	r2, [r7, #28]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	f040 8137 	bne.w	8001c94 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	4aa3      	ldr	r2, [pc, #652]	; (8001cb8 <HAL_GPIO_Init+0x2c4>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d05e      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a30:	4aa1      	ldr	r2, [pc, #644]	; (8001cb8 <HAL_GPIO_Init+0x2c4>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d875      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a36:	4aa1      	ldr	r2, [pc, #644]	; (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d058      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a3c:	4a9f      	ldr	r2, [pc, #636]	; (8001cbc <HAL_GPIO_Init+0x2c8>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d86f      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a42:	4a9f      	ldr	r2, [pc, #636]	; (8001cc0 <HAL_GPIO_Init+0x2cc>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d052      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a48:	4a9d      	ldr	r2, [pc, #628]	; (8001cc0 <HAL_GPIO_Init+0x2cc>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d869      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a4e:	4a9d      	ldr	r2, [pc, #628]	; (8001cc4 <HAL_GPIO_Init+0x2d0>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d04c      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a54:	4a9b      	ldr	r2, [pc, #620]	; (8001cc4 <HAL_GPIO_Init+0x2d0>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d863      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a5a:	4a9b      	ldr	r2, [pc, #620]	; (8001cc8 <HAL_GPIO_Init+0x2d4>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d046      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
 8001a60:	4a99      	ldr	r2, [pc, #612]	; (8001cc8 <HAL_GPIO_Init+0x2d4>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d85d      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a66:	2b12      	cmp	r3, #18
 8001a68:	d82a      	bhi.n	8001ac0 <HAL_GPIO_Init+0xcc>
 8001a6a:	2b12      	cmp	r3, #18
 8001a6c:	d859      	bhi.n	8001b22 <HAL_GPIO_Init+0x12e>
 8001a6e:	a201      	add	r2, pc, #4	; (adr r2, 8001a74 <HAL_GPIO_Init+0x80>)
 8001a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a74:	08001aef 	.word	0x08001aef
 8001a78:	08001ac9 	.word	0x08001ac9
 8001a7c:	08001adb 	.word	0x08001adb
 8001a80:	08001b1d 	.word	0x08001b1d
 8001a84:	08001b23 	.word	0x08001b23
 8001a88:	08001b23 	.word	0x08001b23
 8001a8c:	08001b23 	.word	0x08001b23
 8001a90:	08001b23 	.word	0x08001b23
 8001a94:	08001b23 	.word	0x08001b23
 8001a98:	08001b23 	.word	0x08001b23
 8001a9c:	08001b23 	.word	0x08001b23
 8001aa0:	08001b23 	.word	0x08001b23
 8001aa4:	08001b23 	.word	0x08001b23
 8001aa8:	08001b23 	.word	0x08001b23
 8001aac:	08001b23 	.word	0x08001b23
 8001ab0:	08001b23 	.word	0x08001b23
 8001ab4:	08001b23 	.word	0x08001b23
 8001ab8:	08001ad1 	.word	0x08001ad1
 8001abc:	08001ae5 	.word	0x08001ae5
 8001ac0:	4a82      	ldr	r2, [pc, #520]	; (8001ccc <HAL_GPIO_Init+0x2d8>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d013      	beq.n	8001aee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ac6:	e02c      	b.n	8001b22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	623b      	str	r3, [r7, #32]
          break;
 8001ace:	e029      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	623b      	str	r3, [r7, #32]
          break;
 8001ad8:	e024      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	3308      	adds	r3, #8
 8001ae0:	623b      	str	r3, [r7, #32]
          break;
 8001ae2:	e01f      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	330c      	adds	r3, #12
 8001aea:	623b      	str	r3, [r7, #32]
          break;
 8001aec:	e01a      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d102      	bne.n	8001afc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001af6:	2304      	movs	r3, #4
 8001af8:	623b      	str	r3, [r7, #32]
          break;
 8001afa:	e013      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d105      	bne.n	8001b10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b04:	2308      	movs	r3, #8
 8001b06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	69fa      	ldr	r2, [r7, #28]
 8001b0c:	611a      	str	r2, [r3, #16]
          break;
 8001b0e:	e009      	b.n	8001b24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b10:	2308      	movs	r3, #8
 8001b12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	69fa      	ldr	r2, [r7, #28]
 8001b18:	615a      	str	r2, [r3, #20]
          break;
 8001b1a:	e003      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	623b      	str	r3, [r7, #32]
          break;
 8001b20:	e000      	b.n	8001b24 <HAL_GPIO_Init+0x130>
          break;
 8001b22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	2bff      	cmp	r3, #255	; 0xff
 8001b28:	d801      	bhi.n	8001b2e <HAL_GPIO_Init+0x13a>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	e001      	b.n	8001b32 <HAL_GPIO_Init+0x13e>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	3304      	adds	r3, #4
 8001b32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	2bff      	cmp	r3, #255	; 0xff
 8001b38:	d802      	bhi.n	8001b40 <HAL_GPIO_Init+0x14c>
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	e002      	b.n	8001b46 <HAL_GPIO_Init+0x152>
 8001b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b42:	3b08      	subs	r3, #8
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	210f      	movs	r1, #15
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	fa01 f303 	lsl.w	r3, r1, r3
 8001b54:	43db      	mvns	r3, r3
 8001b56:	401a      	ands	r2, r3
 8001b58:	6a39      	ldr	r1, [r7, #32]
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b60:	431a      	orrs	r2, r3
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f000 8090 	beq.w	8001c94 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b74:	4b56      	ldr	r3, [pc, #344]	; (8001cd0 <HAL_GPIO_Init+0x2dc>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	4a55      	ldr	r2, [pc, #340]	; (8001cd0 <HAL_GPIO_Init+0x2dc>)
 8001b7a:	f043 0301 	orr.w	r3, r3, #1
 8001b7e:	6193      	str	r3, [r2, #24]
 8001b80:	4b53      	ldr	r3, [pc, #332]	; (8001cd0 <HAL_GPIO_Init+0x2dc>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	60bb      	str	r3, [r7, #8]
 8001b8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b8c:	4a51      	ldr	r2, [pc, #324]	; (8001cd4 <HAL_GPIO_Init+0x2e0>)
 8001b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b90:	089b      	lsrs	r3, r3, #2
 8001b92:	3302      	adds	r3, #2
 8001b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	f003 0303 	and.w	r3, r3, #3
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	220f      	movs	r2, #15
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	4013      	ands	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a49      	ldr	r2, [pc, #292]	; (8001cd8 <HAL_GPIO_Init+0x2e4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d00d      	beq.n	8001bd4 <HAL_GPIO_Init+0x1e0>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a48      	ldr	r2, [pc, #288]	; (8001cdc <HAL_GPIO_Init+0x2e8>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d007      	beq.n	8001bd0 <HAL_GPIO_Init+0x1dc>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a47      	ldr	r2, [pc, #284]	; (8001ce0 <HAL_GPIO_Init+0x2ec>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d101      	bne.n	8001bcc <HAL_GPIO_Init+0x1d8>
 8001bc8:	2302      	movs	r3, #2
 8001bca:	e004      	b.n	8001bd6 <HAL_GPIO_Init+0x1e2>
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e002      	b.n	8001bd6 <HAL_GPIO_Init+0x1e2>
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e000      	b.n	8001bd6 <HAL_GPIO_Init+0x1e2>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bd8:	f002 0203 	and.w	r2, r2, #3
 8001bdc:	0092      	lsls	r2, r2, #2
 8001bde:	4093      	lsls	r3, r2
 8001be0:	68fa      	ldr	r2, [r7, #12]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001be6:	493b      	ldr	r1, [pc, #236]	; (8001cd4 <HAL_GPIO_Init+0x2e0>)
 8001be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bea:	089b      	lsrs	r3, r3, #2
 8001bec:	3302      	adds	r3, #2
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d006      	beq.n	8001c0e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c00:	4b38      	ldr	r3, [pc, #224]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	4937      	ldr	r1, [pc, #220]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	608b      	str	r3, [r1, #8]
 8001c0c:	e006      	b.n	8001c1c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c0e:	4b35      	ldr	r3, [pc, #212]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c10:	689a      	ldr	r2, [r3, #8]
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	4933      	ldr	r1, [pc, #204]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c18:	4013      	ands	r3, r2
 8001c1a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d006      	beq.n	8001c36 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c28:	4b2e      	ldr	r3, [pc, #184]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	492d      	ldr	r1, [pc, #180]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	60cb      	str	r3, [r1, #12]
 8001c34:	e006      	b.n	8001c44 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c36:	4b2b      	ldr	r3, [pc, #172]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	4929      	ldr	r1, [pc, #164]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d006      	beq.n	8001c5e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c50:	4b24      	ldr	r3, [pc, #144]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	4923      	ldr	r1, [pc, #140]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	604b      	str	r3, [r1, #4]
 8001c5c:	e006      	b.n	8001c6c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c5e:	4b21      	ldr	r3, [pc, #132]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	43db      	mvns	r3, r3
 8001c66:	491f      	ldr	r1, [pc, #124]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d006      	beq.n	8001c86 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c78:	4b1a      	ldr	r3, [pc, #104]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4919      	ldr	r1, [pc, #100]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	600b      	str	r3, [r1, #0]
 8001c84:	e006      	b.n	8001c94 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c86:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	4915      	ldr	r1, [pc, #84]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001c90:	4013      	ands	r3, r2
 8001c92:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c96:	3301      	adds	r3, #1
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	f47f aeaf 	bne.w	8001a08 <HAL_GPIO_Init+0x14>
  }
}
 8001caa:	bf00      	nop
 8001cac:	bf00      	nop
 8001cae:	372c      	adds	r7, #44	; 0x2c
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bc80      	pop	{r7}
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	10320000 	.word	0x10320000
 8001cbc:	10310000 	.word	0x10310000
 8001cc0:	10220000 	.word	0x10220000
 8001cc4:	10210000 	.word	0x10210000
 8001cc8:	10120000 	.word	0x10120000
 8001ccc:	10110000 	.word	0x10110000
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	40010000 	.word	0x40010000
 8001cd8:	40010800 	.word	0x40010800
 8001cdc:	40010c00 	.word	0x40010c00
 8001ce0:	40011000 	.word	0x40011000
 8001ce4:	40010400 	.word	0x40010400

08001ce8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	807b      	strh	r3, [r7, #2]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cf8:	787b      	ldrb	r3, [r7, #1]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cfe:	887a      	ldrh	r2, [r7, #2]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d04:	e003      	b.n	8001d0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d06:	887b      	ldrh	r3, [r7, #2]
 8001d08:	041a      	lsls	r2, r3, #16
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	611a      	str	r2, [r3, #16]
}
 8001d0e:	bf00      	nop
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr

08001d18 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d2a:	887a      	ldrh	r2, [r7, #2]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	041a      	lsls	r2, r3, #16
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	43d9      	mvns	r1, r3
 8001d36:	887b      	ldrh	r3, [r7, #2]
 8001d38:	400b      	ands	r3, r1
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	611a      	str	r2, [r3, #16]
}
 8001d40:	bf00      	nop
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr
	...

08001d4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e26c      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 8087 	beq.w	8001e7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d6c:	4b92      	ldr	r3, [pc, #584]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 030c 	and.w	r3, r3, #12
 8001d74:	2b04      	cmp	r3, #4
 8001d76:	d00c      	beq.n	8001d92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d78:	4b8f      	ldr	r3, [pc, #572]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d112      	bne.n	8001daa <HAL_RCC_OscConfig+0x5e>
 8001d84:	4b8c      	ldr	r3, [pc, #560]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d90:	d10b      	bne.n	8001daa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d92:	4b89      	ldr	r3, [pc, #548]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d06c      	beq.n	8001e78 <HAL_RCC_OscConfig+0x12c>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d168      	bne.n	8001e78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e246      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001db2:	d106      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x76>
 8001db4:	4b80      	ldr	r3, [pc, #512]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a7f      	ldr	r2, [pc, #508]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	e02e      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10c      	bne.n	8001de4 <HAL_RCC_OscConfig+0x98>
 8001dca:	4b7b      	ldr	r3, [pc, #492]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a7a      	ldr	r2, [pc, #488]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	4b78      	ldr	r3, [pc, #480]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a77      	ldr	r2, [pc, #476]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001ddc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001de0:	6013      	str	r3, [r2, #0]
 8001de2:	e01d      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dec:	d10c      	bne.n	8001e08 <HAL_RCC_OscConfig+0xbc>
 8001dee:	4b72      	ldr	r3, [pc, #456]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a71      	ldr	r2, [pc, #452]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	4b6f      	ldr	r3, [pc, #444]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a6e      	ldr	r2, [pc, #440]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	e00b      	b.n	8001e20 <HAL_RCC_OscConfig+0xd4>
 8001e08:	4b6b      	ldr	r3, [pc, #428]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a6a      	ldr	r2, [pc, #424]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4b68      	ldr	r3, [pc, #416]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a67      	ldr	r2, [pc, #412]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d013      	beq.n	8001e50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e28:	f7ff fccc 	bl	80017c4 <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e30:	f7ff fcc8 	bl	80017c4 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b64      	cmp	r3, #100	; 0x64
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e1fa      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e42:	4b5d      	ldr	r3, [pc, #372]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d0f0      	beq.n	8001e30 <HAL_RCC_OscConfig+0xe4>
 8001e4e:	e014      	b.n	8001e7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e50:	f7ff fcb8 	bl	80017c4 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e58:	f7ff fcb4 	bl	80017c4 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b64      	cmp	r3, #100	; 0x64
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e1e6      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e6a:	4b53      	ldr	r3, [pc, #332]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x10c>
 8001e76:	e000      	b.n	8001e7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d063      	beq.n	8001f4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e86:	4b4c      	ldr	r3, [pc, #304]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f003 030c 	and.w	r3, r3, #12
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d00b      	beq.n	8001eaa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e92:	4b49      	ldr	r3, [pc, #292]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 030c 	and.w	r3, r3, #12
 8001e9a:	2b08      	cmp	r3, #8
 8001e9c:	d11c      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x18c>
 8001e9e:	4b46      	ldr	r3, [pc, #280]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d116      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eaa:	4b43      	ldr	r3, [pc, #268]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d005      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x176>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d001      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e1ba      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec2:	4b3d      	ldr	r3, [pc, #244]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	4939      	ldr	r1, [pc, #228]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed6:	e03a      	b.n	8001f4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d020      	beq.n	8001f22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ee0:	4b36      	ldr	r3, [pc, #216]	; (8001fbc <HAL_RCC_OscConfig+0x270>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee6:	f7ff fc6d 	bl	80017c4 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eec:	e008      	b.n	8001f00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eee:	f7ff fc69 	bl	80017c4 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e19b      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f00:	4b2d      	ldr	r3, [pc, #180]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0f0      	beq.n	8001eee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f0c:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	695b      	ldr	r3, [r3, #20]
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	4927      	ldr	r1, [pc, #156]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	600b      	str	r3, [r1, #0]
 8001f20:	e015      	b.n	8001f4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f22:	4b26      	ldr	r3, [pc, #152]	; (8001fbc <HAL_RCC_OscConfig+0x270>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f28:	f7ff fc4c 	bl	80017c4 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f30:	f7ff fc48 	bl	80017c4 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e17a      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f42:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1f0      	bne.n	8001f30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0308 	and.w	r3, r3, #8
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d03a      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d019      	beq.n	8001f96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f62:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <HAL_RCC_OscConfig+0x274>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f68:	f7ff fc2c 	bl	80017c4 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f70:	f7ff fc28 	bl	80017c4 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e15a      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f82:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d0f0      	beq.n	8001f70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f8e:	2001      	movs	r0, #1
 8001f90:	f000 fa9a 	bl	80024c8 <RCC_Delay>
 8001f94:	e01c      	b.n	8001fd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f96:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <HAL_RCC_OscConfig+0x274>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f9c:	f7ff fc12 	bl	80017c4 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fa2:	e00f      	b.n	8001fc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fa4:	f7ff fc0e 	bl	80017c4 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d908      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e140      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	42420000 	.word	0x42420000
 8001fc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fc4:	4b9e      	ldr	r3, [pc, #632]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1e9      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f000 80a6 	beq.w	800212a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fe2:	4b97      	ldr	r3, [pc, #604]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10d      	bne.n	800200a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fee:	4b94      	ldr	r3, [pc, #592]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	4a93      	ldr	r2, [pc, #588]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8001ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ff8:	61d3      	str	r3, [r2, #28]
 8001ffa:	4b91      	ldr	r3, [pc, #580]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002002:	60bb      	str	r3, [r7, #8]
 8002004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002006:	2301      	movs	r3, #1
 8002008:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200a:	4b8e      	ldr	r3, [pc, #568]	; (8002244 <HAL_RCC_OscConfig+0x4f8>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002012:	2b00      	cmp	r3, #0
 8002014:	d118      	bne.n	8002048 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002016:	4b8b      	ldr	r3, [pc, #556]	; (8002244 <HAL_RCC_OscConfig+0x4f8>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a8a      	ldr	r2, [pc, #552]	; (8002244 <HAL_RCC_OscConfig+0x4f8>)
 800201c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002022:	f7ff fbcf 	bl	80017c4 <HAL_GetTick>
 8002026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002028:	e008      	b.n	800203c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800202a:	f7ff fbcb 	bl	80017c4 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b64      	cmp	r3, #100	; 0x64
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e0fd      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203c:	4b81      	ldr	r3, [pc, #516]	; (8002244 <HAL_RCC_OscConfig+0x4f8>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002044:	2b00      	cmp	r3, #0
 8002046:	d0f0      	beq.n	800202a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d106      	bne.n	800205e <HAL_RCC_OscConfig+0x312>
 8002050:	4b7b      	ldr	r3, [pc, #492]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	4a7a      	ldr	r2, [pc, #488]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	6213      	str	r3, [r2, #32]
 800205c:	e02d      	b.n	80020ba <HAL_RCC_OscConfig+0x36e>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10c      	bne.n	8002080 <HAL_RCC_OscConfig+0x334>
 8002066:	4b76      	ldr	r3, [pc, #472]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	4a75      	ldr	r2, [pc, #468]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 800206c:	f023 0301 	bic.w	r3, r3, #1
 8002070:	6213      	str	r3, [r2, #32]
 8002072:	4b73      	ldr	r3, [pc, #460]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002074:	6a1b      	ldr	r3, [r3, #32]
 8002076:	4a72      	ldr	r2, [pc, #456]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002078:	f023 0304 	bic.w	r3, r3, #4
 800207c:	6213      	str	r3, [r2, #32]
 800207e:	e01c      	b.n	80020ba <HAL_RCC_OscConfig+0x36e>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	2b05      	cmp	r3, #5
 8002086:	d10c      	bne.n	80020a2 <HAL_RCC_OscConfig+0x356>
 8002088:	4b6d      	ldr	r3, [pc, #436]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	4a6c      	ldr	r2, [pc, #432]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 800208e:	f043 0304 	orr.w	r3, r3, #4
 8002092:	6213      	str	r3, [r2, #32]
 8002094:	4b6a      	ldr	r3, [pc, #424]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	4a69      	ldr	r2, [pc, #420]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	6213      	str	r3, [r2, #32]
 80020a0:	e00b      	b.n	80020ba <HAL_RCC_OscConfig+0x36e>
 80020a2:	4b67      	ldr	r3, [pc, #412]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 80020a4:	6a1b      	ldr	r3, [r3, #32]
 80020a6:	4a66      	ldr	r2, [pc, #408]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 80020a8:	f023 0301 	bic.w	r3, r3, #1
 80020ac:	6213      	str	r3, [r2, #32]
 80020ae:	4b64      	ldr	r3, [pc, #400]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	4a63      	ldr	r2, [pc, #396]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 80020b4:	f023 0304 	bic.w	r3, r3, #4
 80020b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d015      	beq.n	80020ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c2:	f7ff fb7f 	bl	80017c4 <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c8:	e00a      	b.n	80020e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ca:	f7ff fb7b 	bl	80017c4 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d8:	4293      	cmp	r3, r2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e0ab      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020e0:	4b57      	ldr	r3, [pc, #348]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0ee      	beq.n	80020ca <HAL_RCC_OscConfig+0x37e>
 80020ec:	e014      	b.n	8002118 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ee:	f7ff fb69 	bl	80017c4 <HAL_GetTick>
 80020f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020f4:	e00a      	b.n	800210c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f6:	f7ff fb65 	bl	80017c4 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	f241 3288 	movw	r2, #5000	; 0x1388
 8002104:	4293      	cmp	r3, r2
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e095      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800210c:	4b4c      	ldr	r3, [pc, #304]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1ee      	bne.n	80020f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002118:	7dfb      	ldrb	r3, [r7, #23]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d105      	bne.n	800212a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800211e:	4b48      	ldr	r3, [pc, #288]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	4a47      	ldr	r2, [pc, #284]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002124:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002128:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 8081 	beq.w	8002236 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002134:	4b42      	ldr	r3, [pc, #264]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 030c 	and.w	r3, r3, #12
 800213c:	2b08      	cmp	r3, #8
 800213e:	d061      	beq.n	8002204 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	69db      	ldr	r3, [r3, #28]
 8002144:	2b02      	cmp	r3, #2
 8002146:	d146      	bne.n	80021d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002148:	4b3f      	ldr	r3, [pc, #252]	; (8002248 <HAL_RCC_OscConfig+0x4fc>)
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214e:	f7ff fb39 	bl	80017c4 <HAL_GetTick>
 8002152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002156:	f7ff fb35 	bl	80017c4 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e067      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002168:	4b35      	ldr	r3, [pc, #212]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1f0      	bne.n	8002156 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a1b      	ldr	r3, [r3, #32]
 8002178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800217c:	d108      	bne.n	8002190 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800217e:	4b30      	ldr	r3, [pc, #192]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	492d      	ldr	r1, [pc, #180]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 800218c:	4313      	orrs	r3, r2
 800218e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002190:	4b2b      	ldr	r3, [pc, #172]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a19      	ldr	r1, [r3, #32]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	430b      	orrs	r3, r1
 80021a2:	4927      	ldr	r1, [pc, #156]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a8:	4b27      	ldr	r3, [pc, #156]	; (8002248 <HAL_RCC_OscConfig+0x4fc>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ae:	f7ff fb09 	bl	80017c4 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b6:	f7ff fb05 	bl	80017c4 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e037      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c8:	4b1d      	ldr	r3, [pc, #116]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x46a>
 80021d4:	e02f      	b.n	8002236 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d6:	4b1c      	ldr	r3, [pc, #112]	; (8002248 <HAL_RCC_OscConfig+0x4fc>)
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021dc:	f7ff faf2 	bl	80017c4 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e4:	f7ff faee 	bl	80017c4 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e020      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f6:	4b12      	ldr	r3, [pc, #72]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1f0      	bne.n	80021e4 <HAL_RCC_OscConfig+0x498>
 8002202:	e018      	b.n	8002236 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d101      	bne.n	8002210 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e013      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002210:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <HAL_RCC_OscConfig+0x4f4>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	429a      	cmp	r2, r3
 8002222:	d106      	bne.n	8002232 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800222e:	429a      	cmp	r2, r3
 8002230:	d001      	beq.n	8002236 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40021000 	.word	0x40021000
 8002244:	40007000 	.word	0x40007000
 8002248:	42420060 	.word	0x42420060

0800224c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0d0      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002260:	4b6a      	ldr	r3, [pc, #424]	; (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0307 	and.w	r3, r3, #7
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	d910      	bls.n	8002290 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226e:	4b67      	ldr	r3, [pc, #412]	; (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f023 0207 	bic.w	r2, r3, #7
 8002276:	4965      	ldr	r1, [pc, #404]	; (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	4313      	orrs	r3, r2
 800227c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800227e:	4b63      	ldr	r3, [pc, #396]	; (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	d001      	beq.n	8002290 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0b8      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d020      	beq.n	80022de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d005      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022a8:	4b59      	ldr	r3, [pc, #356]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	4a58      	ldr	r2, [pc, #352]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80022b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0308 	and.w	r3, r3, #8
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d005      	beq.n	80022cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022c0:	4b53      	ldr	r3, [pc, #332]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	4a52      	ldr	r2, [pc, #328]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022cc:	4b50      	ldr	r3, [pc, #320]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	494d      	ldr	r1, [pc, #308]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d040      	beq.n	800236c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d107      	bne.n	8002302 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f2:	4b47      	ldr	r3, [pc, #284]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d115      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e07f      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b02      	cmp	r3, #2
 8002308:	d107      	bne.n	800231a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800230a:	4b41      	ldr	r3, [pc, #260]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d109      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e073      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800231a:	4b3d      	ldr	r3, [pc, #244]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e06b      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800232a:	4b39      	ldr	r3, [pc, #228]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f023 0203 	bic.w	r2, r3, #3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	4936      	ldr	r1, [pc, #216]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 8002338:	4313      	orrs	r3, r2
 800233a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800233c:	f7ff fa42 	bl	80017c4 <HAL_GetTick>
 8002340:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002342:	e00a      	b.n	800235a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002344:	f7ff fa3e 	bl	80017c4 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e053      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235a:	4b2d      	ldr	r3, [pc, #180]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f003 020c 	and.w	r2, r3, #12
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	429a      	cmp	r2, r3
 800236a:	d1eb      	bne.n	8002344 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800236c:	4b27      	ldr	r3, [pc, #156]	; (800240c <HAL_RCC_ClockConfig+0x1c0>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	429a      	cmp	r2, r3
 8002378:	d210      	bcs.n	800239c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237a:	4b24      	ldr	r3, [pc, #144]	; (800240c <HAL_RCC_ClockConfig+0x1c0>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 0207 	bic.w	r2, r3, #7
 8002382:	4922      	ldr	r1, [pc, #136]	; (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	4313      	orrs	r3, r2
 8002388:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238a:	4b20      	ldr	r3, [pc, #128]	; (800240c <HAL_RCC_ClockConfig+0x1c0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	429a      	cmp	r2, r3
 8002396:	d001      	beq.n	800239c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e032      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d008      	beq.n	80023ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a8:	4b19      	ldr	r3, [pc, #100]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	4916      	ldr	r1, [pc, #88]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d009      	beq.n	80023da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023c6:	4b12      	ldr	r3, [pc, #72]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	490e      	ldr	r1, [pc, #56]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023da:	f000 f821 	bl	8002420 <HAL_RCC_GetSysClockFreq>
 80023de:	4602      	mov	r2, r0
 80023e0:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	490a      	ldr	r1, [pc, #40]	; (8002414 <HAL_RCC_ClockConfig+0x1c8>)
 80023ec:	5ccb      	ldrb	r3, [r1, r3]
 80023ee:	fa22 f303 	lsr.w	r3, r2, r3
 80023f2:	4a09      	ldr	r2, [pc, #36]	; (8002418 <HAL_RCC_ClockConfig+0x1cc>)
 80023f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023f6:	4b09      	ldr	r3, [pc, #36]	; (800241c <HAL_RCC_ClockConfig+0x1d0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff f9a0 	bl	8001740 <HAL_InitTick>

  return HAL_OK;
 8002400:	2300      	movs	r3, #0
}
 8002402:	4618      	mov	r0, r3
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40022000 	.word	0x40022000
 8002410:	40021000 	.word	0x40021000
 8002414:	08002d44 	.word	0x08002d44
 8002418:	20000024 	.word	0x20000024
 800241c:	20000028 	.word	0x20000028

08002420 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002420:	b480      	push	{r7}
 8002422:	b087      	sub	sp, #28
 8002424:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	2300      	movs	r3, #0
 800242c:	60bb      	str	r3, [r7, #8]
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
 8002432:	2300      	movs	r3, #0
 8002434:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002436:	2300      	movs	r3, #0
 8002438:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800243a:	4b1e      	ldr	r3, [pc, #120]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f003 030c 	and.w	r3, r3, #12
 8002446:	2b04      	cmp	r3, #4
 8002448:	d002      	beq.n	8002450 <HAL_RCC_GetSysClockFreq+0x30>
 800244a:	2b08      	cmp	r3, #8
 800244c:	d003      	beq.n	8002456 <HAL_RCC_GetSysClockFreq+0x36>
 800244e:	e027      	b.n	80024a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002450:	4b19      	ldr	r3, [pc, #100]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002452:	613b      	str	r3, [r7, #16]
      break;
 8002454:	e027      	b.n	80024a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	0c9b      	lsrs	r3, r3, #18
 800245a:	f003 030f 	and.w	r3, r3, #15
 800245e:	4a17      	ldr	r2, [pc, #92]	; (80024bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002460:	5cd3      	ldrb	r3, [r2, r3]
 8002462:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d010      	beq.n	8002490 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800246e:	4b11      	ldr	r3, [pc, #68]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	0c5b      	lsrs	r3, r3, #17
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	4a11      	ldr	r2, [pc, #68]	; (80024c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800247a:	5cd3      	ldrb	r3, [r2, r3]
 800247c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a0d      	ldr	r2, [pc, #52]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002482:	fb02 f203 	mul.w	r2, r2, r3
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	fbb2 f3f3 	udiv	r3, r2, r3
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	e004      	b.n	800249a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a0c      	ldr	r2, [pc, #48]	; (80024c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002494:	fb02 f303 	mul.w	r3, r2, r3
 8002498:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	613b      	str	r3, [r7, #16]
      break;
 800249e:	e002      	b.n	80024a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024a0:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80024a2:	613b      	str	r3, [r7, #16]
      break;
 80024a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024a6:	693b      	ldr	r3, [r7, #16]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	371c      	adds	r7, #28
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	40021000 	.word	0x40021000
 80024b8:	007a1200 	.word	0x007a1200
 80024bc:	08002d54 	.word	0x08002d54
 80024c0:	08002d64 	.word	0x08002d64
 80024c4:	003d0900 	.word	0x003d0900

080024c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024d0:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <RCC_Delay+0x34>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a0a      	ldr	r2, [pc, #40]	; (8002500 <RCC_Delay+0x38>)
 80024d6:	fba2 2303 	umull	r2, r3, r2, r3
 80024da:	0a5b      	lsrs	r3, r3, #9
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	fb02 f303 	mul.w	r3, r2, r3
 80024e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024e4:	bf00      	nop
  }
  while (Delay --);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1e5a      	subs	r2, r3, #1
 80024ea:	60fa      	str	r2, [r7, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d1f9      	bne.n	80024e4 <RCC_Delay+0x1c>
}
 80024f0:	bf00      	nop
 80024f2:	bf00      	nop
 80024f4:	3714      	adds	r7, #20
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr
 80024fc:	20000024 	.word	0x20000024
 8002500:	10624dd3 	.word	0x10624dd3

08002504 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e041      	b.n	800259a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d106      	bne.n	8002530 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff f870 	bl	8001610 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2202      	movs	r2, #2
 8002534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	3304      	adds	r3, #4
 8002540:	4619      	mov	r1, r3
 8002542:	4610      	mov	r0, r2
 8002544:	f000 fa6e 	bl	8002a24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d001      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e035      	b.n	8002628 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 0201 	orr.w	r2, r2, #1
 80025d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a16      	ldr	r2, [pc, #88]	; (8002634 <HAL_TIM_Base_Start_IT+0x90>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d009      	beq.n	80025f2 <HAL_TIM_Base_Start_IT+0x4e>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025e6:	d004      	beq.n	80025f2 <HAL_TIM_Base_Start_IT+0x4e>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a12      	ldr	r2, [pc, #72]	; (8002638 <HAL_TIM_Base_Start_IT+0x94>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d111      	bne.n	8002616 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2b06      	cmp	r3, #6
 8002602:	d010      	beq.n	8002626 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f042 0201 	orr.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002614:	e007      	b.n	8002626 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f042 0201 	orr.w	r2, r2, #1
 8002624:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40012c00 	.word	0x40012c00
 8002638:	40000400 	.word	0x40000400

0800263c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b02      	cmp	r3, #2
 8002650:	d122      	bne.n	8002698 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b02      	cmp	r3, #2
 800265e:	d11b      	bne.n	8002698 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f06f 0202 	mvn.w	r2, #2
 8002668:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2201      	movs	r2, #1
 800266e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	f003 0303 	and.w	r3, r3, #3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f9b4 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
 8002684:	e005      	b.n	8002692 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 f9a7 	bl	80029da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f000 f9b6 	bl	80029fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d122      	bne.n	80026ec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b04      	cmp	r3, #4
 80026b2:	d11b      	bne.n	80026ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f06f 0204 	mvn.w	r2, #4
 80026bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2202      	movs	r2, #2
 80026c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f98a 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
 80026d8:	e005      	b.n	80026e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f97d 	bl	80029da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 f98c 	bl	80029fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	f003 0308 	and.w	r3, r3, #8
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d122      	bne.n	8002740 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f003 0308 	and.w	r3, r3, #8
 8002704:	2b08      	cmp	r3, #8
 8002706:	d11b      	bne.n	8002740 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f06f 0208 	mvn.w	r2, #8
 8002710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2204      	movs	r2, #4
 8002716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f960 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
 800272c:	e005      	b.n	800273a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f953 	bl	80029da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f962 	bl	80029fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	f003 0310 	and.w	r3, r3, #16
 800274a:	2b10      	cmp	r3, #16
 800274c:	d122      	bne.n	8002794 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b10      	cmp	r3, #16
 800275a:	d11b      	bne.n	8002794 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0210 	mvn.w	r2, #16
 8002764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2208      	movs	r2, #8
 800276a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f936 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
 8002780:	e005      	b.n	800278e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f929 	bl	80029da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 f938 	bl	80029fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d10e      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d107      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0201 	mvn.w	r2, #1
 80027b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7fe fe40 	bl	8001440 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ca:	2b80      	cmp	r3, #128	; 0x80
 80027cc:	d10e      	bne.n	80027ec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d8:	2b80      	cmp	r3, #128	; 0x80
 80027da:	d107      	bne.n	80027ec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fa6b 	bl	8002cc2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f6:	2b40      	cmp	r3, #64	; 0x40
 80027f8:	d10e      	bne.n	8002818 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002804:	2b40      	cmp	r3, #64	; 0x40
 8002806:	d107      	bne.n	8002818 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f8fc 	bl	8002a10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	f003 0320 	and.w	r3, r3, #32
 8002822:	2b20      	cmp	r3, #32
 8002824:	d10e      	bne.n	8002844 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	f003 0320 	and.w	r3, r3, #32
 8002830:	2b20      	cmp	r3, #32
 8002832:	d107      	bne.n	8002844 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f06f 0220 	mvn.w	r2, #32
 800283c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fa36 	bl	8002cb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002844:	bf00      	nop
 8002846:	3708      	adds	r7, #8
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002856:	2300      	movs	r3, #0
 8002858:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <HAL_TIM_ConfigClockSource+0x1c>
 8002864:	2302      	movs	r3, #2
 8002866:	e0b4      	b.n	80029d2 <HAL_TIM_ConfigClockSource+0x186>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800288e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028a0:	d03e      	beq.n	8002920 <HAL_TIM_ConfigClockSource+0xd4>
 80028a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028a6:	f200 8087 	bhi.w	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ae:	f000 8086 	beq.w	80029be <HAL_TIM_ConfigClockSource+0x172>
 80028b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028b6:	d87f      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028b8:	2b70      	cmp	r3, #112	; 0x70
 80028ba:	d01a      	beq.n	80028f2 <HAL_TIM_ConfigClockSource+0xa6>
 80028bc:	2b70      	cmp	r3, #112	; 0x70
 80028be:	d87b      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028c0:	2b60      	cmp	r3, #96	; 0x60
 80028c2:	d050      	beq.n	8002966 <HAL_TIM_ConfigClockSource+0x11a>
 80028c4:	2b60      	cmp	r3, #96	; 0x60
 80028c6:	d877      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028c8:	2b50      	cmp	r3, #80	; 0x50
 80028ca:	d03c      	beq.n	8002946 <HAL_TIM_ConfigClockSource+0xfa>
 80028cc:	2b50      	cmp	r3, #80	; 0x50
 80028ce:	d873      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028d0:	2b40      	cmp	r3, #64	; 0x40
 80028d2:	d058      	beq.n	8002986 <HAL_TIM_ConfigClockSource+0x13a>
 80028d4:	2b40      	cmp	r3, #64	; 0x40
 80028d6:	d86f      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028d8:	2b30      	cmp	r3, #48	; 0x30
 80028da:	d064      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0x15a>
 80028dc:	2b30      	cmp	r3, #48	; 0x30
 80028de:	d86b      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028e0:	2b20      	cmp	r3, #32
 80028e2:	d060      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0x15a>
 80028e4:	2b20      	cmp	r3, #32
 80028e6:	d867      	bhi.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d05c      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0x15a>
 80028ec:	2b10      	cmp	r3, #16
 80028ee:	d05a      	beq.n	80029a6 <HAL_TIM_ConfigClockSource+0x15a>
 80028f0:	e062      	b.n	80029b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	6899      	ldr	r1, [r3, #8]
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	f000 f95e 	bl	8002bc2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002914:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	609a      	str	r2, [r3, #8]
      break;
 800291e:	e04f      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6818      	ldr	r0, [r3, #0]
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	6899      	ldr	r1, [r3, #8]
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	f000 f947 	bl	8002bc2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002942:	609a      	str	r2, [r3, #8]
      break;
 8002944:	e03c      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	6859      	ldr	r1, [r3, #4]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	461a      	mov	r2, r3
 8002954:	f000 f8be 	bl	8002ad4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2150      	movs	r1, #80	; 0x50
 800295e:	4618      	mov	r0, r3
 8002960:	f000 f915 	bl	8002b8e <TIM_ITRx_SetConfig>
      break;
 8002964:	e02c      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6818      	ldr	r0, [r3, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	6859      	ldr	r1, [r3, #4]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	461a      	mov	r2, r3
 8002974:	f000 f8dc 	bl	8002b30 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2160      	movs	r1, #96	; 0x60
 800297e:	4618      	mov	r0, r3
 8002980:	f000 f905 	bl	8002b8e <TIM_ITRx_SetConfig>
      break;
 8002984:	e01c      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6818      	ldr	r0, [r3, #0]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	6859      	ldr	r1, [r3, #4]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	461a      	mov	r2, r3
 8002994:	f000 f89e 	bl	8002ad4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2140      	movs	r1, #64	; 0x40
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 f8f5 	bl	8002b8e <TIM_ITRx_SetConfig>
      break;
 80029a4:	e00c      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4619      	mov	r1, r3
 80029b0:	4610      	mov	r0, r2
 80029b2:	f000 f8ec 	bl	8002b8e <TIM_ITRx_SetConfig>
      break;
 80029b6:	e003      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	73fb      	strb	r3, [r7, #15]
      break;
 80029bc:	e000      	b.n	80029c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80029be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc80      	pop	{r7}
 80029ea:	4770      	bx	lr

080029ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr

080029fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr

08002a10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr
	...

08002a24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a25      	ldr	r2, [pc, #148]	; (8002acc <TIM_Base_SetConfig+0xa8>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d007      	beq.n	8002a4c <TIM_Base_SetConfig+0x28>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a42:	d003      	beq.n	8002a4c <TIM_Base_SetConfig+0x28>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a22      	ldr	r2, [pc, #136]	; (8002ad0 <TIM_Base_SetConfig+0xac>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d108      	bne.n	8002a5e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a1a      	ldr	r2, [pc, #104]	; (8002acc <TIM_Base_SetConfig+0xa8>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d007      	beq.n	8002a76 <TIM_Base_SetConfig+0x52>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a6c:	d003      	beq.n	8002a76 <TIM_Base_SetConfig+0x52>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a17      	ldr	r2, [pc, #92]	; (8002ad0 <TIM_Base_SetConfig+0xac>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d108      	bne.n	8002a88 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a07      	ldr	r2, [pc, #28]	; (8002acc <TIM_Base_SetConfig+0xa8>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d103      	bne.n	8002abc <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	691a      	ldr	r2, [r3, #16]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	615a      	str	r2, [r3, #20]
}
 8002ac2:	bf00      	nop
 8002ac4:	3714      	adds	r7, #20
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr
 8002acc:	40012c00 	.word	0x40012c00
 8002ad0:	40000400 	.word	0x40000400

08002ad4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b087      	sub	sp, #28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	f023 0201 	bic.w	r2, r3, #1
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002afe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f023 030a 	bic.w	r3, r3, #10
 8002b10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	621a      	str	r2, [r3, #32]
}
 8002b26:	bf00      	nop
 8002b28:	371c      	adds	r7, #28
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr

08002b30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	f023 0210 	bic.w	r2, r3, #16
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	031b      	lsls	r3, r3, #12
 8002b60:	693a      	ldr	r2, [r7, #16]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b6c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	011b      	lsls	r3, r3, #4
 8002b72:	697a      	ldr	r2, [r7, #20]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	621a      	str	r2, [r3, #32]
}
 8002b84:	bf00      	nop
 8002b86:	371c      	adds	r7, #28
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bc80      	pop	{r7}
 8002b8c:	4770      	bx	lr

08002b8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b085      	sub	sp, #20
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
 8002b96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ba4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	f043 0307 	orr.w	r3, r3, #7
 8002bb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	609a      	str	r2, [r3, #8]
}
 8002bb8:	bf00      	nop
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr

08002bc2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b087      	sub	sp, #28
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
 8002bce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bdc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	021a      	lsls	r2, r3, #8
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	431a      	orrs	r2, r3
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	609a      	str	r2, [r3, #8]
}
 8002bf6:	bf00      	nop
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e041      	b.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a14      	ldr	r2, [pc, #80]	; (8002ca8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d009      	beq.n	8002c70 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c64:	d004      	beq.n	8002c70 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a10      	ldr	r2, [pc, #64]	; (8002cac <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d10c      	bne.n	8002c8a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68ba      	ldr	r2, [r7, #8]
 8002c88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	40012c00 	.word	0x40012c00
 8002cac:	40000400 	.word	0x40000400

08002cb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <__libc_init_array>:
 8002cd4:	b570      	push	{r4, r5, r6, lr}
 8002cd6:	2600      	movs	r6, #0
 8002cd8:	4d0c      	ldr	r5, [pc, #48]	; (8002d0c <__libc_init_array+0x38>)
 8002cda:	4c0d      	ldr	r4, [pc, #52]	; (8002d10 <__libc_init_array+0x3c>)
 8002cdc:	1b64      	subs	r4, r4, r5
 8002cde:	10a4      	asrs	r4, r4, #2
 8002ce0:	42a6      	cmp	r6, r4
 8002ce2:	d109      	bne.n	8002cf8 <__libc_init_array+0x24>
 8002ce4:	f000 f822 	bl	8002d2c <_init>
 8002ce8:	2600      	movs	r6, #0
 8002cea:	4d0a      	ldr	r5, [pc, #40]	; (8002d14 <__libc_init_array+0x40>)
 8002cec:	4c0a      	ldr	r4, [pc, #40]	; (8002d18 <__libc_init_array+0x44>)
 8002cee:	1b64      	subs	r4, r4, r5
 8002cf0:	10a4      	asrs	r4, r4, #2
 8002cf2:	42a6      	cmp	r6, r4
 8002cf4:	d105      	bne.n	8002d02 <__libc_init_array+0x2e>
 8002cf6:	bd70      	pop	{r4, r5, r6, pc}
 8002cf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cfc:	4798      	blx	r3
 8002cfe:	3601      	adds	r6, #1
 8002d00:	e7ee      	b.n	8002ce0 <__libc_init_array+0xc>
 8002d02:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d06:	4798      	blx	r3
 8002d08:	3601      	adds	r6, #1
 8002d0a:	e7f2      	b.n	8002cf2 <__libc_init_array+0x1e>
 8002d0c:	08002d68 	.word	0x08002d68
 8002d10:	08002d68 	.word	0x08002d68
 8002d14:	08002d68 	.word	0x08002d68
 8002d18:	08002d6c 	.word	0x08002d6c

08002d1c <memset>:
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	4402      	add	r2, r0
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d100      	bne.n	8002d26 <memset+0xa>
 8002d24:	4770      	bx	lr
 8002d26:	f803 1b01 	strb.w	r1, [r3], #1
 8002d2a:	e7f9      	b.n	8002d20 <memset+0x4>

08002d2c <_init>:
 8002d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d2e:	bf00      	nop
 8002d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d32:	bc08      	pop	{r3}
 8002d34:	469e      	mov	lr, r3
 8002d36:	4770      	bx	lr

08002d38 <_fini>:
 8002d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d3a:	bf00      	nop
 8002d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d3e:	bc08      	pop	{r3}
 8002d40:	469e      	mov	lr, r3
 8002d42:	4770      	bx	lr
