Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 22 14:19:31 2019
| Host         : JosephSurface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 593 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[104][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[104][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[104][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[104][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[104][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[104][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[120][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[120][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[120][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[120][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[120][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[120][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[124][31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[12][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[12][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[12][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[132][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[132][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[132][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[136][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[136][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[136][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[136][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[136][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[136][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[140][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[140][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[140][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[148][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[148][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[148][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[148][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[152][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[152][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[152][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[152][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[152][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[152][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[160][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[160][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[160][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[160][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[164][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[164][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[164][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[164][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[168][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[168][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[168][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[168][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[168][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[168][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[172][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[172][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[172][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[172][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[172][31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[172][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[180][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[180][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[180][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[184][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[184][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[184][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[184][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[184][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[184][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[188][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[188][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[188][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[188][31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[188][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[200][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[200][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[200][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[200][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[200][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[200][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[212][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[212][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[212][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[216][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[216][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[216][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[216][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[216][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[216][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[224][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[224][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[224][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[224][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[228][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[228][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[228][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[228][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[232][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[232][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[232][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[232][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[232][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[232][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[236][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[236][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[236][25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[236][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[236][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[240][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[240][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[240][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[240][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[240][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[244][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[248][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[248][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[248][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[248][28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[248][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[248][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[248][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[24][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[24][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[24][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[24][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[24][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[24][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[252][31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[36][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[36][25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[40][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[40][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[40][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[40][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[40][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[40][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[4][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[4][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[4][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[56][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[56][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[56][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[56][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[56][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[56][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[72][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[72][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[72][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[72][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[72][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[72][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[88][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[88][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[88][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[88][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[88][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[88][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[8][0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[8][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[8][27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[8][29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[8][2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/INSTR_MEMORY_2/RAM_reg[8][3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/MIPS_1/DATAPATH_3/PC_6/pc_out_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/MIPS_1/DATAPATH_3/PC_6/pc_out_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/MIPS_1/DATAPATH_3/PC_6/pc_out_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/MIPS_1/DATAPATH_3/PC_6/pc_out_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/MIPS_1/DATAPATH_3/PC_6/pc_out_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/MIPS_1/DATAPATH_3/PC_6/pc_out_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: TOP_0/MIPS_1/DATAPATH_3/PC_6/pc_out_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1959 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


