Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 16 18:44:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SPI_FND_timing_summary_routed.rpt -pb SPI_FND_timing_summary_routed.pb -rpx SPI_FND_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_FND
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.341        0.000                      0                   21        0.157        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.341        0.000                      0                   21        0.157        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 2.055ns (56.853%)  route 1.560ns (43.147%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.146    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.395    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[2]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.069 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.411    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.829     8.462    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__3_n_7
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.299     8.761 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.761    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[17]
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.031    15.102    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.120ns (30.861%)  route 2.509ns (69.139%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.765     6.329    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X60Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.628 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.282     6.910    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.590     7.624    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.748 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.873     8.620    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.154     8.774 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.774    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[18]
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.075    15.160    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.090ns (30.275%)  route 2.510ns (69.725%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.765     6.329    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X60Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.628 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.282     6.910    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.590     7.624    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.748 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.874     8.622    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.746 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.746    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[1]
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.077    15.150    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 1.090ns (30.291%)  route 2.508ns (69.709%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.765     6.329    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X60Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.628 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.282     6.910    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.590     7.624    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.748 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.872     8.620    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.744 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.744    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[2]
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.081    15.154    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 1.116ns (30.792%)  route 2.508ns (69.208%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.765     6.329    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X60Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.628 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.282     6.910    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.590     7.624    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.748 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.872     8.620    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.150     8.770 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.770    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[4]
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.118    15.191    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.941ns (55.823%)  route 1.536ns (44.177%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.146    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.395    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[2]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.069 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.519 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.806     8.324    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__2_n_7
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.299     8.623 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.623    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[13]
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.029    15.100    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.477    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.090ns (31.104%)  route 2.414ns (68.896%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.765     6.329    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X60Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.628 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.282     6.910    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.590     7.624    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.748 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.778     8.526    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.650 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.650    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[6]
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.081    15.154    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.943ns (55.541%)  route 1.555ns (44.459%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.146    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.395    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[2]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.069 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.825     8.342    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_6
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.303     8.645 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.645    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[10]
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.077    15.164    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.083ns (30.966%)  route 2.414ns (69.034%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.765     6.329    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X60Y20         LUT4 (Prop_lut4_I1_O)        0.299     6.628 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.282     6.910    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.590     7.624    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.748 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.778     8.526    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.117     8.643 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.643    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[8]
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.507    14.848    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.118    15.191    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 2.067ns (60.002%)  route 1.378ns (39.998%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.625     5.146    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.395    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[2]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.069 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.069    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.297    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.647     8.257    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter0_carry__2_n_4
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.334     8.591 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.591    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[16]
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.846    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.075    15.146    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_SPI_Slave_IP/U_FSM/sys_clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/Q
                         net (fo=11, routed)          0.082     1.691    U_SPI_Slave_IP/U_FSM/fnd_data_reg[0]
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    U_SPI_Slave_IP/U_FSM/sys_clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.066     1.534    U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.470    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.197     1.808    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[0]
    SLICE_X62Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.983    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.091     1.561    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.234ns (38.699%)  route 0.371ns (61.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.181     1.791    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[17]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.836 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.189     2.025    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.048     2.073 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.073    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[12]
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.131     1.633    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.235ns (38.673%)  route 0.373ns (61.327%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.181     1.791    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[17]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.836 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.191     2.027    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.049     2.076 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.076    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[7]
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.131     1.634    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.231ns (38.394%)  route 0.371ns (61.606%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.181     1.791    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[17]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.836 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.189     2.025    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.070 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.070    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[10]
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.120     1.622    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.266%)  route 0.373ns (61.734%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.181     1.791    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[17]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.836 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.191     2.027    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.072 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.072    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[5]
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.854     1.981    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[5]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.121     1.624    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.608%)  route 0.338ns (59.392%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.181     1.791    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[17]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.836 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.156     1.992    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.037 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.037    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[3]
    SLICE_X62Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     1.983    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.092     1.576    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.176%)  route 0.358ns (65.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/Q
                         net (fo=2, routed)           0.181     1.791    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[17]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.177     2.012    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X63Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.070     1.551    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.234ns (37.060%)  route 0.397ns (62.940%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.470    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.791    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.836 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.218     2.054    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.048     2.102 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.102    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[15]
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.107     1.588    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.235ns (37.101%)  route 0.398ns (62.899%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.470    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.791    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.836 f  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.219     2.055    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.049     2.104 r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.104    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_0[16]
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/sys_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.107     1.588    U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.515    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_SPI_Slave_IP/U_FSM/fnd_data_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U_SPI_Slave_IP/U_fnd_controller/U_Clk_Divider/r_clk_reg/C



