{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716051701721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716051701721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 01:01:41 2024 " "Processing started: Sun May 19 01:01:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716051701721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716051701721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716051701721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716051702337 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 FPGA_control.v(26) " "Verilog HDL Expression warning at FPGA_control.v(26): truncated literal to match 8 bits" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1716051702376 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 FPGA_control.v(37) " "Verilog HDL Expression warning at FPGA_control.v(37): truncated literal to match 8 bits" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1716051702376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_control " "Found entity 1: FPGA_control" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051702379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051702379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc0_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc0_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_drive " "Found entity 1: ADC0_drive" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051702382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051702382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051702385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051702385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc1_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc1_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1_drive " "Found entity 1: ADC1_drive" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051702386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051702386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc1_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc1_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1_FIFO " "Found entity 1: ADC1_FIFO" {  } { { "IP/ADC1_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051702389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051702389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADC0_empty FPGA_control.v(30) " "Verilog HDL Implicit Net warning at FPGA_control.v(30): created implicit net for \"ADC0_empty\"" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051702390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADC1_empty FPGA_control.v(41) " "Verilog HDL Implicit Net warning at FPGA_control.v(41): created implicit net for \"ADC1_empty\"" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051702390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_control " "Elaborating entity \"FPGA_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716051703414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_drive ADC0_drive:ADC0_drive " "Elaborating entity \"ADC0_drive\" for hierarchy \"ADC0_drive:ADC0_drive\"" {  } { { "src/FPGA_control.v" "ADC0_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ADC0_drive.v(39) " "Verilog HDL assignment warning at ADC0_drive.v(39): truncated value with size 32 to match size of target (13)" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716051703420 "|FPGA_control|ADC0_drive:ADC0_drive"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC0_drive.v(77) " "Verilog HDL Case Statement information at ADC0_drive.v(77): all case item expressions in this case statement are onehot" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716051703420 "|FPGA_control|ADC0_drive:ADC0_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_FIFO ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst " "Elaborating entity \"ADC0_FIFO\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\"" {  } { { "src/ADC0_drive.v" "ADC0_FIFO_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "scfifo_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051703477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703478 ""}  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716051703478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b941 " "Found entity 1: scfifo_b941" {  } { { "db/scfifo_b941.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_b941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051703534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051703534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b941 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated " "Elaborating entity \"scfifo_b941\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u041 " "Found entity 1: a_dpfifo_u041" {  } { { "db/a_dpfifo_u041.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_u041.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051703553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051703553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u041 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo " "Elaborating entity \"a_dpfifo_u041\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\"" {  } { { "db/scfifo_b941.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_b941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051703572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051703572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_u041.tdf" "fifo_state" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_u041.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_qp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051703632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051703632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw " "Elaborating entity \"cntr_qp7\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_o911.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_o911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_o911 " "Found entity 1: dpram_o911" {  } { { "db/dpram_o911.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_o911.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051703691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051703691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_o911 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram " "Elaborating entity \"dpram_o911\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\"" {  } { { "db/a_dpfifo_u041.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_u041.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46k1 " "Found entity 1: altsyncram_46k1" {  } { { "db/altsyncram_46k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_46k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051703754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051703754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46k1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1 " "Elaborating entity \"altsyncram_46k1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\"" {  } { { "db/dpram_o911.tdf" "altsyncram1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_o911.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_epb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051703811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051703811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|cntr_epb:rd_ptr_count " "Elaborating entity \"cntr_epb\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|cntr_epb:rd_ptr_count\"" {  } { { "db/a_dpfifo_u041.tdf" "rd_ptr_count" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_u041.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1_drive ADC1_drive:ADC1_drive " "Elaborating entity \"ADC1_drive\" for hierarchy \"ADC1_drive:ADC1_drive\"" {  } { { "src/FPGA_control.v" "ADC1_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ADC1_drive.v(39) " "Verilog HDL assignment warning at ADC1_drive.v(39): truncated value with size 32 to match size of target (13)" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716051703822 "|FPGA_control|ADC1_drive:ADC1_drive"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC1_drive.v(77) " "Verilog HDL Case Statement information at ADC1_drive.v(77): all case item expressions in this case statement are onehot" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716051703822 "|FPGA_control|ADC1_drive:ADC1_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1_FIFO ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst " "Elaborating entity \"ADC1_FIFO\" for hierarchy \"ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst\"" {  } { { "src/ADC1_drive.v" "ADC1_FIFO_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716051703827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j124 " "Found entity 1: altsyncram_j124" {  } { { "db/altsyncram_j124.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_j124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051705197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051705197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051705427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051705427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051705516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051705516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4hi " "Found entity 1: cntr_4hi" {  } { { "db/cntr_4hi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_4hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051705678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051705678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051705746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051705746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051705857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051705857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1hi " "Found entity 1: cntr_1hi" {  } { { "db/cntr_1hi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_1hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051705988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051705988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051706046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051706046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051706154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051706154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716051706226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716051706226 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051706323 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\|q_b\[8\] " "Synthesized away node \"ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\|q_b\[8\]\"" {  } { { "db/altsyncram_46k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_46k1.tdf" 279 2 0 } } { "db/dpram_o911.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_o911.tdf" 36 2 0 } } { "db/a_dpfifo_u041.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_u041.tdf" 42 2 0 } } { "db/scfifo_b941.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_b941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC1_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v" 81 0 0 } } { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 27 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051706717 "|FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|dpram_o911:FIFOram|altsyncram_46k1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\|q_b\[9\] " "Synthesized away node \"ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\|q_b\[9\]\"" {  } { { "db/altsyncram_46k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_46k1.tdf" 309 2 0 } } { "db/dpram_o911.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_o911.tdf" 36 2 0 } } { "db/a_dpfifo_u041.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_u041.tdf" 42 2 0 } } { "db/scfifo_b941.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_b941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC1_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v" 81 0 0 } } { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 27 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051706717 "|FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|dpram_o911:FIFOram|altsyncram_46k1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\|q_b\[8\] " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\|q_b\[8\]\"" {  } { { "db/altsyncram_46k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_46k1.tdf" 279 2 0 } } { "db/dpram_o911.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_o911.tdf" 36 2 0 } } { "db/a_dpfifo_u041.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_u041.tdf" 42 2 0 } } { "db/scfifo_b941.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_b941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 27 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051706717 "|FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|dpram_o911:FIFOram|altsyncram_46k1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\|q_b\[9\] " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_b941:auto_generated\|a_dpfifo_u041:dpfifo\|dpram_o911:FIFOram\|altsyncram_46k1:altsyncram1\|q_b\[9\]\"" {  } { { "db/altsyncram_46k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_46k1.tdf" 309 2 0 } } { "db/dpram_o911.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_o911.tdf" 36 2 0 } } { "db/a_dpfifo_u041.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_u041.tdf" 42 2 0 } } { "db/scfifo_b941.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_b941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 27 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051706717 "|FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|dpram_o911:FIFOram|altsyncram_46k1:altsyncram1|ram_block2a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1716051706717 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1716051706717 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716051708287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051708608 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716051708800 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716051708898 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716051708899 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1716051709282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051709442 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716051710156 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716051710156 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716051710208 "|FPGA_control|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716051710208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051710298 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 173 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 173 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1716051711007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716051711049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716051711049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2078 " "Implemented 2078 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716051711287 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716051711287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1933 " "Implemented 1933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716051711287 ""} { "Info" "ICUT_CUT_TM_RAMS" "102 " "Implemented 102 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716051711287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716051711287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716051711317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 01:01:51 2024 " "Processing ended: Sun May 19 01:01:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716051711317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716051711317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716051711317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716051711317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716051712480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716051712482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 01:01:51 2024 " "Processing started: Sun May 19 01:01:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716051712482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716051712482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716051712482 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1716051712561 ""}
{ "Info" "0" "" "Project  = FPGA_control" {  } {  } 0 0 "Project  = FPGA_control" 0 0 "Fitter" 0 0 1716051712561 ""}
{ "Info" "0" "" "Revision = FPGA_control" {  } {  } 0 0 "Revision = FPGA_control" 0 0 "Fitter" 0 0 1716051712561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716051712815 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_control EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FPGA_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716051712852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716051712884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716051712884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716051712885 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716051712977 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716051713128 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716051713128 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1716051713128 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716051713128 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6590 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716051713133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6592 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716051713133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6594 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716051713133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6596 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716051713133 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6598 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1716051713133 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716051713133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716051713135 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716051713140 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1716051713745 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1716051713745 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1716051713745 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1716051713745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_control.sdc " "Synopsys Design Constraints File file not found: 'FPGA_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716051713756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716051713761 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716051713775 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716051713775 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1716051713775 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1716051713775 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1716051713775 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1716051713775 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1716051713775 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1716051713775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC0_Clk~output " "Destination node ADC0_Clk~output" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 9 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6542 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC1_Clk~output " "Destination node ADC1_Clk~output" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 10 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6543 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716051713887 ""}  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 2 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6560 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716051713887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""}  } { { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716051713887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC0_rdreq " "Destination node ADC0_rdreq" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 18 0 0 } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_rdreq" } } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_rdreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC1_rdreq " "Destination node ADC1_rdreq" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 19 0 0 } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_rdreq" } } } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_rdreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC0_drive:ADC0_drive\|Tri " "Destination node ADC0_drive:ADC0_drive\|Tri" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 31 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_drive:ADC0_drive|Tri } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC1_drive:ADC1_drive\|Tri " "Destination node ADC1_drive:ADC1_drive\|Tri" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 31 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_drive:ADC1_drive|Tri } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716051713887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716051713887 ""}  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 3 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 6577 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716051713887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1716051713888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 3952 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716051713888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 1856 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1716051713888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1716051713888 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 2893 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716051713888 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716051714316 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716051714322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716051714322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716051714327 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716051714332 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716051714336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716051714336 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716051714341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716051714404 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1716051714408 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716051714408 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716051714471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716051715101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716051715446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716051715464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716051716004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716051716004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716051716508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1716051717768 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716051717768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716051718032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1716051718036 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1716051718036 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716051718036 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1716051718105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716051718161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716051718411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716051718473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716051718819 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716051719426 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone IV E " "20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVTTL E1 " "Pin Clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Clk } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 2 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[0\] 3.3-V LVTTL G2 " "Pin ADC0_Data\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[1\] 3.3-V LVTTL G1 " "Pin ADC0_Data\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[2\] 3.3-V LVTTL F5 " "Pin ADC0_Data\[2\] uses I/O standard 3.3-V LVTTL at F5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[2] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[2\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[3\] 3.3-V LVTTL F2 " "Pin ADC0_Data\[3\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[3] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[3\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[4\] 3.3-V LVTTL D1 " "Pin ADC0_Data\[4\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[4] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[4\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[5\] 3.3-V LVTTL F1 " "Pin ADC0_Data\[5\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[5] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[5\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[6\] 3.3-V LVTTL D3 " "Pin ADC0_Data\[6\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[6] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[6\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_Data\[7\] 3.3-V LVTTL E5 " "Pin ADC0_Data\[7\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_Data[7] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_Data\[7\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 4 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[0\] 3.3-V LVTTL C2 " "Pin ADC1_Data\[0\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[0] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[0\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[1\] 3.3-V LVTTL D4 " "Pin ADC1_Data\[1\] uses I/O standard 3.3-V LVTTL at D4" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[1] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[1\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[2\] 3.3-V LVTTL C3 " "Pin ADC1_Data\[2\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[2] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[2\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[3\] 3.3-V LVTTL D6 " "Pin ADC1_Data\[3\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[3] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[3\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[4\] 3.3-V LVTTL D5 " "Pin ADC1_Data\[4\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[4] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[4\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[5\] 3.3-V LVTTL A5 " "Pin ADC1_Data\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[5] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[5\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[6\] 3.3-V LVTTL C6 " "Pin ADC1_Data\[6\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[6] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[6\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_Data\[7\] 3.3-V LVTTL F9 " "Pin ADC1_Data\[7\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_Data[7] } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_Data\[7\]" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 5 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset_n 3.3-V LVTTL M16 " "Pin Reset_n uses I/O standard 3.3-V LVTTL at M16" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { Reset_n } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_n" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 3 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC0_bg 3.3-V LVTTL N14 " "Pin ADC0_bg uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC0_bg } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC0_bg" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 6 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC0_bg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC1_bg 3.3-V LVTTL N13 " "Pin ADC1_bg uses I/O standard 3.3-V LVTTL at N13" {  } { { "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus ii 13/quartus/bin64/pin_planner.ppl" { ADC1_bg } } } { "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1_bg" } } } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 7 0 0 } } { "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC1_bg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1716051719747 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1716051719747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.fit.smsg " "Generated suppressed messages file E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/output_files/FPGA_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716051720005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5936 " "Peak virtual memory: 5936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716051720778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 01:02:00 2024 " "Processing ended: Sun May 19 01:02:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716051720778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716051720778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716051720778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716051720778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716051721652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716051721653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 01:02:01 2024 " "Processing started: Sun May 19 01:02:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716051721653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716051721653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716051721653 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716051722475 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716051722495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716051722722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 01:02:02 2024 " "Processing ended: Sun May 19 01:02:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716051722722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716051722722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716051722722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716051722722 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716051723333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716051723943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716051723944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 01:02:03 2024 " "Processing started: Sun May 19 01:02:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716051723944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716051723944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_control -c FPGA_control " "Command: quartus_sta FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716051723944 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1716051724038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716051724334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1716051724334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1716051724369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1716051724370 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1716051724681 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1716051724681 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_control.sdc " "Synopsys Design Constraints File file not found: 'FPGA_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1716051724692 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1716051724697 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716051724777 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716051724777 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1716051724777 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1716051724778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1716051724788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.530 " "Worst-case setup slack is 41.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.530         0.000 altera_reserved_tck  " "   41.530         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051724809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051724814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.024 " "Worst-case recovery slack is 48.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.024         0.000 altera_reserved_tck  " "   48.024         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051724818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.707 " "Worst-case removal slack is 1.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.707         0.000 altera_reserved_tck  " "    1.707         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051724822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.395 " "Worst-case minimum pulse width slack is 49.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.395         0.000 altera_reserved_tck  " "   49.395         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051724825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051724825 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1716051724906 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1716051724930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1716051725299 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1716051725449 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716051725453 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716051725453 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1716051725453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.271 " "Worst-case setup slack is 42.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.271         0.000 altera_reserved_tck  " "   42.271         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.300 " "Worst-case recovery slack is 48.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.300         0.000 altera_reserved_tck  " "   48.300         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.529 " "Worst-case removal slack is 1.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.529         0.000 altera_reserved_tck  " "    1.529         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.243 " "Worst-case minimum pulse width slack is 49.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.243         0.000 altera_reserved_tck  " "   49.243         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725484 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1716051725566 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1716051725768 "|FPGA_control|Clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716051725772 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1716051725772 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1716051725772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.653 " "Worst-case setup slack is 46.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.653         0.000 altera_reserved_tck  " "   46.653         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 altera_reserved_tck  " "    0.170         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.465 " "Worst-case recovery slack is 49.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465         0.000 altera_reserved_tck  " "   49.465         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.716 " "Worst-case removal slack is 0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716         0.000 altera_reserved_tck  " "    0.716         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.277 " "Worst-case minimum pulse width slack is 49.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.277         0.000 altera_reserved_tck  " "   49.277         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1716051725801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1716051725801 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1716051726173 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1716051726174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716051726278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 01:02:06 2024 " "Processing ended: Sun May 19 01:02:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716051726278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716051726278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716051726278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716051726278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716051727220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716051727220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 01:02:07 2024 " "Processing started: Sun May 19 01:02:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716051727220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716051727220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716051727220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_85c_slow.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_85c_slow.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716051727978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_0c_slow.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_0c_slow.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716051728128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_min_1200mv_0c_fast.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_min_1200mv_0c_fast.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716051728275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716051728429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_85c_v_slow.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_85c_v_slow.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716051728626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_0c_v_slow.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_0c_v_slow.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716051728823 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_min_1200mv_0c_v_fast.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_min_1200mv_0c_v_fast.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716051729013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_v.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_v.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716051729197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716051729328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 01:02:09 2024 " "Processing ended: Sun May 19 01:02:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716051729328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716051729328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716051729328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716051729328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716051729946 ""}
