FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 22974.6.0 e9af6c11dc62 */
/* bench 22974.6.1 ae3f768af61a */
/* bench 22974.6.2 6eaa5414b998 */
/* bench 22974.6.3 99aa0e143f98 */
/* bench 22974.6.4 da35f3964aa0 */
/* bench 22974.6.5 d9697ddf1d13 */
/* bench 22974.6.6 31cc4e6c0f38 */
/* bench 22974.6.7 45c4e3b4a2a9 */
/* bench 22974.6.8 ba95f8074e68 */

#ifndef __SOC_ARC_TIMERS_H
#define __SOC_ARC_TIMERS_H

#include <soc/arc/aux.h>

/* Timer related Aux registers */
#define ARC_REG_TIMER0_LIMIT	0x23	/* timer 0 limit */
#define ARC_REG_TIMER0_CTRL	0x22	/* timer 0 control */
#define ARC_REG_TIMER0_CNT	0x21	/* timer 0 count */
/* bench 7072.4.0 5c177c0d0278 */
/* bench 7072.4.1 aeba68d847d1 */
/* bench 7072.4.2 45286fbf0986 */
/* bench 7072.4.3 23316e271077 */
#define ARC_REG_TIMER1_CNT	0x100	/* timer 1 count */

/* CTRL reg bits */
#define TIMER_CTRL_IE	        (1 << 0) /* Interrupt when Count reaches limit */
#define TIMER_CTRL_NH	        (1 << 1) /* Count only when CPU NOT halted */

#define ARC_TIMERN_MAX		0xFFFFFFFF

#define ARC_REG_TIMERS_BCR	0x75

struct bcr_timer {
#ifdef CONFIG_CPU_BIG_ENDIAN
	unsigned int pad2:15, rtsc:1, pad1:5, rtc:1, t1:1, t0:1, ver:8;
#else
	unsigned int ver:8, t0:1, t1:1, rtc:1, pad1:5, rtsc:1, pad2:15;
#endif
};

#endif
