#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1449a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1449bb0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1433cb0 .functor NOT 1, L_0x1486fb0, C4<0>, C4<0>, C4<0>;
L_0x1435380 .functor XOR 1, L_0x1486bd0, L_0x1486d00, C4<0>, C4<0>;
L_0x144a490 .functor XOR 1, L_0x1435380, L_0x1486e40, C4<0>, C4<0>;
v0x14757f0_0 .net *"_ivl_10", 0 0, L_0x1486e40;  1 drivers
v0x14758f0_0 .net *"_ivl_12", 0 0, L_0x144a490;  1 drivers
v0x14759d0_0 .net *"_ivl_2", 0 0, L_0x1486b30;  1 drivers
v0x1475a90_0 .net *"_ivl_4", 0 0, L_0x1486bd0;  1 drivers
v0x1475b70_0 .net *"_ivl_6", 0 0, L_0x1486d00;  1 drivers
v0x1475ca0_0 .net *"_ivl_8", 0 0, L_0x1435380;  1 drivers
v0x1475d80_0 .var "clk", 0 0;
v0x1475e20_0 .net "reset", 0 0, v0x1474720_0;  1 drivers
v0x1475ec0_0 .var/2u "stats1", 159 0;
v0x1476030_0 .var/2u "strobe", 0 0;
v0x14760f0_0 .net "tb_match", 0 0, L_0x1486fb0;  1 drivers
v0x14761b0_0 .net "tb_mismatch", 0 0, L_0x1433cb0;  1 drivers
v0x1476270_0 .net "w", 0 0, v0x14747c0_0;  1 drivers
v0x1476310_0 .net "z_dut", 0 0, v0x1475490_0;  1 drivers
v0x14763b0_0 .net "z_ref", 0 0, L_0x1434ab0;  1 drivers
L_0x1486b30 .concat [ 1 0 0 0], L_0x1434ab0;
L_0x1486bd0 .concat [ 1 0 0 0], L_0x1434ab0;
L_0x1486d00 .concat [ 1 0 0 0], v0x1475490_0;
L_0x1486e40 .concat [ 1 0 0 0], L_0x1434ab0;
L_0x1486fb0 .cmp/eeq 1, L_0x1486b30, L_0x144a490;
S_0x1449d40 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1449bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1410a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1410a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1410ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1410b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1410b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1410b80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x1434ab0 .functor OR 1, L_0x14865f0, L_0x14868a0, C4<0>, C4<0>;
v0x1438070_0 .net *"_ivl_0", 31 0, L_0x1476480;  1 drivers
L_0x7fcbc7bdc0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1438110_0 .net *"_ivl_11", 28 0, L_0x7fcbc7bdc0a8;  1 drivers
L_0x7fcbc7bdc0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1434830_0 .net/2u *"_ivl_12", 31 0, L_0x7fcbc7bdc0f0;  1 drivers
v0x1434bc0_0 .net *"_ivl_14", 0 0, L_0x14868a0;  1 drivers
L_0x7fcbc7bdc018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14354d0_0 .net *"_ivl_3", 28 0, L_0x7fcbc7bdc018;  1 drivers
L_0x7fcbc7bdc060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1473c20_0 .net/2u *"_ivl_4", 31 0, L_0x7fcbc7bdc060;  1 drivers
v0x1473d00_0 .net *"_ivl_6", 0 0, L_0x14865f0;  1 drivers
v0x1473dc0_0 .net *"_ivl_8", 31 0, L_0x1486760;  1 drivers
v0x1473ea0_0 .net "clk", 0 0, v0x1475d80_0;  1 drivers
v0x1473ff0_0 .var "next", 2 0;
v0x14740d0_0 .net "reset", 0 0, v0x1474720_0;  alias, 1 drivers
v0x1474190_0 .var "state", 2 0;
v0x1474270_0 .net "w", 0 0, v0x14747c0_0;  alias, 1 drivers
v0x1474330_0 .net "z", 0 0, L_0x1434ab0;  alias, 1 drivers
E_0x1444da0 .event anyedge, v0x1474190_0, v0x1474270_0;
E_0x1443ec0 .event posedge, v0x1473ea0_0;
L_0x1476480 .concat [ 3 29 0 0], v0x1474190_0, L_0x7fcbc7bdc018;
L_0x14865f0 .cmp/eq 32, L_0x1476480, L_0x7fcbc7bdc060;
L_0x1486760 .concat [ 3 29 0 0], v0x1474190_0, L_0x7fcbc7bdc0a8;
L_0x14868a0 .cmp/eq 32, L_0x1486760, L_0x7fcbc7bdc0f0;
S_0x1474470 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0x1449bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x1474660_0 .net "clk", 0 0, v0x1475d80_0;  alias, 1 drivers
v0x1474720_0 .var "reset", 0 0;
v0x14747c0_0 .var "w", 0 0;
E_0x1444120/0 .event negedge, v0x1473ea0_0;
E_0x1444120/1 .event posedge, v0x1473ea0_0;
E_0x1444120 .event/or E_0x1444120/0, E_0x1444120/1;
S_0x1474890 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1449bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1474aa0 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_0x1474ae0 .param/l "B" 0 4 10, +C4<00000000000000000000000000000001>;
P_0x1474b20 .param/l "C" 0 4 11, +C4<00000000000000000000000000000010>;
P_0x1474b60 .param/l "D" 0 4 12, +C4<00000000000000000000000000000011>;
P_0x1474ba0 .param/l "E" 0 4 13, +C4<00000000000000000000000000000100>;
P_0x1474be0 .param/l "F" 0 4 14, +C4<00000000000000000000000000000101>;
v0x1474ff0_0 .net "clk", 0 0, v0x1475d80_0;  alias, 1 drivers
v0x14750e0_0 .var "next_state", 2 0;
v0x14751a0_0 .net "reset", 0 0, v0x1474720_0;  alias, 1 drivers
v0x1475290_0 .var "state", 2 0;
v0x1475350_0 .net "w", 0 0, v0x14747c0_0;  alias, 1 drivers
v0x1475490_0 .var "z", 0 0;
S_0x14755d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1449bb0;
 .timescale -12 -12;
E_0x14259f0 .event anyedge, v0x1476030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1476030_0;
    %nor/r;
    %assign/vec4 v0x1476030_0, 0;
    %wait E_0x14259f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1474470;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1444120;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x14747c0_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1474720_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1449d40;
T_2 ;
    %wait E_0x1443ec0;
    %load/vec4 v0x14740d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1474190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1473ff0_0;
    %assign/vec4 v0x1474190_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1449d40;
T_3 ;
Ewait_0 .event/or E_0x1444da0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1474190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1473ff0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1474270_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x1473ff0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1474270_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x1473ff0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1474270_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x1473ff0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1474270_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x1473ff0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1474270_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x1473ff0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1474270_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x1473ff0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1474890;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1475290_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x1474890;
T_5 ;
    %wait E_0x1443ec0;
    %load/vec4 v0x14751a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1475290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1475290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x1475350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
T_5.10 ;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x1475350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
T_5.12 ;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x1475350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
T_5.14 ;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x1475350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
T_5.16 ;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x1475350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
T_5.18 ;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x1475350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x14750e0_0, 0;
T_5.20 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1474890;
T_6 ;
    %wait E_0x1443ec0;
    %load/vec4 v0x14751a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1475290_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14750e0_0;
    %assign/vec4 v0x1475290_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1474890;
T_7 ;
    %wait E_0x1443ec0;
    %load/vec4 v0x1475290_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1475490_0, 0;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1475490_0, 0;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1475490_0, 0;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1449bb0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1475d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476030_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1449bb0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1475d80_0;
    %inv;
    %store/vec4 v0x1475d80_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1449bb0;
T_10 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1474660_0, v0x14761b0_0, v0x1475d80_0, v0x1475e20_0, v0x1476270_0, v0x14763b0_0, v0x1476310_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1449bb0;
T_11 ;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1449bb0;
T_12 ;
    %wait E_0x1444120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1475ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1475ec0_0, 4, 32;
    %load/vec4 v0x14760f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1475ec0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1475ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1475ec0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x14763b0_0;
    %load/vec4 v0x14763b0_0;
    %load/vec4 v0x1476310_0;
    %xor;
    %load/vec4 v0x14763b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1475ec0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1475ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1475ec0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/m2014_q6/iter0/response0/top_module.sv";
