Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Oct 28 17:59:31 2025
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   506 |
|    Minimum number of control sets                        |   459 |
|    Addition due to synthesis replication                 |    47 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1594 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   506 |
| >= 0 to < 4        |    82 |
| >= 4 to < 6        |    81 |
| >= 6 to < 8        |    31 |
| >= 8 to < 10       |    96 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |    16 |
| >= 16              |   191 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2882 |          812 |
| No           | No                    | Yes                    |             326 |           70 |
| No           | Yes                   | No                     |            1656 |          584 |
| Yes          | No                    | No                     |            6299 |         1820 |
| Yes          | No                    | Yes                    |              54 |           14 |
| Yes          | Yes                   | No                     |            2445 |          726 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                              |                                                                                                                         Enable Signal                                                                                                                         |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                              |                1 |              1 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                    |                1 |              1 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/gttxreset_txusrclk2                                                                                                                                             |                1 |              1 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                1 |              1 |         1.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                |                1 |              1 |         1.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                     |                1 |              1 |         1.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              1 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                1 |              1 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                1 |              1 |         1.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                     |                1 |              1 |         1.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              1 |         1.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                |                1 |              1 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01           | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                1 |              1 |         1.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                |                1 |              1 |         1.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                     |                1 |              1 |         1.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              1 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                         |                1 |              1 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                              |                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[2]_i_1_n_0                                        |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[2]_i_1_n_0                                                                    |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                              |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[2]_i_1_n_0                                        |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                              |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                              |                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[2]_i_1_n_0                                        |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[2]_i_1_n_0                                                                    |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[2]_i_1_n_0                                        |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                              |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[2]_i_1_n_0                                        |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[2]_i_1_n_0                                                                    |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rx_trigger_reg                                                                                                                                                                  | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/sync_reg_reg[3]_0                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[2]_i_1_n_0                                        |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                         |                2 |              2 |         1.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                     |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                2 |              2 |         1.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                     |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                              |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                     |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          |                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[2]_i_1_n_0                                                                    |                1 |              2 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                          |                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[2]_i_1_n_0                                                                                                                                                                                  | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              3 |         3.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]                                        | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                     |                1 |              3 |         3.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[2]_i_1_n_0                                                                                                                                                                                  | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              3 |         3.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]                                        | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                     |                1 |              3 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/gearboxslipignorecount[2]_i_1_n_0                                                                                                                                                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                              |                1 |              3 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                1 |              3 |         3.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[2]_i_1_n_0                                                                                                                                                                                  | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                          |                1 |              3 |         3.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]                                        | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                     |                1 |              3 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sync_reset_156mhz_inst/sync_reg[3]_i_1__1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                        |                2 |              4 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/Q[0]                                                                                                                                                                                     | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                                |                2 |              4 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                                                                                                                                                                 | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                        |                3 |              4 |         1.33 |
|  clk_125mhz_int                                                                                        |                                                                                                                                                                                                                                                               | sync_reset_125mhz_inst/rst0                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                          | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                1 |              4 |         4.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                1 |              4 |         4.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                          | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                2 |              4 |         2.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/phy_state_next                                                                                                                                                                                                                         | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/bit_count_reg[3]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                  | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                          | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                1 |              4 |         4.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                  | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                  | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                  | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                    |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                  | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                  | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | si5324_i2c_init_inst/AS[0]                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                        |                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                     |                1 |              4 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SS[0]                                        |                2 |              4 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                     |                1 |              4 |         4.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                   |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                  |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/data_out_reg_0[0]                                                                                                                       |                1 |              5 |         5.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                             |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                               |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_6[0]              |                2 |              5 |         2.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                 |                2 |              5 |         2.50 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                             |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/data_out_reg_0[0]                                                                                                                                                   |                1 |              5 |         5.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                             |                2 |              5 |         2.50 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                               |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/data_out_reg_0[0]                                                                                                                                                   |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                 |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/data_out_reg_0[0]                                                                                                                                                   |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/header_fifo_write0_out__6                                                                                                                                                                    | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/m_udp_length_reg[15]_i_1_n_0                                                                                                                                                                 | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                               |                1 |              5 |         5.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                             |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep_0[0]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_4[0]              |                4 |              5 |         1.25 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/off_cycles_reg[4]_i_2_n_0                                                                                                                                                                                                                           | core_inst/pkt_n_reg                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]_0[0]                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/E[0]                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[4]_i_1_n_0                     |                1 |              6 |         6.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                  | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                2 |              6 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                       |                4 |              6 |         1.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                     |                2 |              6 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_5[0]              |                4 |              6 |         1.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_3[0]              |                4 |              6 |         1.50 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/data_ptr_reg[5]_i_1_n_0                                                                                                                                                                                                                  | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                                                                                                                                                                      | core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tkeep_reg[7]_i_1__0_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/address_ptr_reg[5]_i_1_n_0                                                                                                                                                                                                               | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                        |                4 |              6 |         1.50 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                  | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                2 |              6 |         3.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/E[0]                                                                           | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[4]_i_1_n_0                                                 |                1 |              6 |         6.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/E[0]                                                                           | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[4]_i_1_n_0                                                 |                1 |              6 |         6.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/E[0]                                                                           | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[4]_i_1_n_0                                                 |                1 |              6 |         6.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                  | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxreset_1_reg                                                                 |                2 |              6 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_operation_reg_reg_0                                                                                                                                                                      | core_inst/udp_complete_inst/ip_arb_mux_inst/m_ip_dest_ip_reg_reg[28]_0                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/cur_address_next                                                                                                                                                                                                                         | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/cmd_address_reg[6]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_7[0]              |                2 |              7 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0 |                3 |              7 |         2.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                        |                4 |              7 |         1.75 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                1 |              7 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                1 |              7 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                    |                3 |              7 |         2.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                1 |              7 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                    |                3 |              7 |         2.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                1 |              7 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep_0[0]               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__9_2[0]              |                2 |              7 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                    |                2 |              7 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1                                                             |                6 |              8 |         1.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1                                 |                6 |              8 |         1.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/addr_reg[6]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                        |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |                3 |              8 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[15]_i_1_n_0                                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/data_reg[7]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1                                                             |                7 |              8 |         1.14 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/p_4_in                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[23]_i_1_n_0                                                                                                                                                                     |                5 |              8 |         1.60 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[31]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/gearboxslipignore                                                                                                                                                                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                               |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore                                                                                                                                                                                                  | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                           |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore                                                                                                                                                                                                  | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                           |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1                                                             |                8 |              8 |         1.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[63]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                                                                                                      |                3 |              8 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/ifg_count_reg[7]_i_1_n_0                                                                                                                                                                  | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore                                                                                                                                                                                                  | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                           |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[39]_i_1_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_125mhz_int                                                                                        | si5324_i2c_init_inst/data_out_next                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[47]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                                                                                                                                            | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[55]_i_1_n_0                                                                                                                                                                     |                4 |              8 |         2.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sel                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]                                        |                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]                                        |                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]                                        |                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            |                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_1__1_n_0                                                                                                                                                              | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                7 |              9 |         1.29 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rx_trigger_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__0_0[0]            |                                                                                                                                                                                                                                                                 |                6 |             10 |         1.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                                                        | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                     |                3 |             11 |         3.67 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                                                        | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                     |                4 |             11 |         2.75 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                                                        | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                     |                3 |             11 |         3.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                         |                3 |             11 |         3.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                                |                4 |             12 |         3.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/query_response_error_reg_reg_3                                                                                                                                                        | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[1]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                4 |             13 |         3.25 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg[13]_i_1__1_n_0                                                                                                                                                                            | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/rx_udp_payload_fifo/wr_ptr_reg_0                                                                                                                                                                                                                    | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                                                                                     | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/rx_udp_payload_fifo/wr_ptr_commit_reg                                                                                                                                                                                                               | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/rx_udp_payload_fifo/wr_ptr_reg                                                                                                                                                                                                                      | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[13]_i_1_n_0                                                                                                                                                                          | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_commit_reg_0                                                                                                                                                             | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                4 |             14 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                3 |             14 |         4.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                2 |             14 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                             |                4 |             14 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[13]_i_1__0_n_0                                                                                                                                                                       | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                                                                                     | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg[13]_i_1__2_n_0                                                                                                                                                                            | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                          | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                4 |             14 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_0                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                               |                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/word_count_next                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/debug_signals                                                                                                                                                                                                                                       | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next136_out                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/word_count_next                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0 |                5 |             16 |         3.20 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[42]_i_1_n_0 |                5 |             16 |         3.20 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_1_n_0 |                7 |             16 |         2.29 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                               |                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                   |                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                               |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/word_count_next                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/word_count_next                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/pkt_e_p                                                                                                                                                                                                                                             | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clk_125mhz_int                                                                                        | si5324_i2c_master_inst/delay_reg[16]_i_1_n_0                                                                                                                                                                                                                  | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__4_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                8 |             17 |         2.12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_0                                                                                                                                                              | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                                                                                                                                                   |                5 |             18 |         3.60 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0       | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                3 |             19 |         6.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                         |                3 |             19 |         6.33 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]                                        | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                3 |             19 |         6.33 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]                                        | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                3 |             19 |         6.33 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]                                        | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                4 |             19 |         4.75 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                           | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                    |                5 |             19 |         3.80 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                       | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                3 |             19 |         6.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                       | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                3 |             19 |         6.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                       | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                |                4 |             19 |         4.75 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/transfer_in_save                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                                                | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                                            |                5 |             20 |         4.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                         | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                                              |                5 |             20 |         4.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                                                | sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                                            |                5 |             20 |         4.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                                                          |                5 |             20 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                             | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                  |                5 |             20 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                    | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                |                5 |             20 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]_0[0]                                                                                                                                                                    |                4 |             20 |         5.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                                                          |                5 |             20 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                              |                5 |             20 |         4.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                         | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                                              |                5 |             20 |         4.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                                                | sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                                            |                5 |             20 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/hdr_sum_next                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                         | sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg_0                                                                                                                                                              |                5 |             20 |         4.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                                                          |                5 |             20 |         4.00 |
|  clk_125mhz_int                                                                                        | sel                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |                6 |             21 |         3.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_request_operation_reg                                                                                                                                                                            | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/sync_reg_reg[3]                                                                                                                                                                         |                5 |             23 |         4.60 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxuserrdy_counter1_carry__1_n_7                                                                                                                             | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                 |                6 |             24 |         4.00 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/sel                                                                                                                                                                                     | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                                             |                6 |             24 |         4.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/sel                                                                                                                                                                                     | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                                             |                6 |             24 |         4.00 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/sel                                                                                                                                                                                     | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0                                                                                                                                             |                6 |             24 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_hdr_word_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/checksum_temp2_next                                                                                                                                                                          | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/frame_ptr_reg[15]_i_1_n_0                                                                                                                                                                      |                9 |             24 |         2.67 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                5 |             25 |         5.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rx_trigger_reg_0[0]                                                                                                                                                             | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/checksum_temp2_next                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  clk_125mhz_int                                                                                        |                                                                                                                                                                                                                                                               | sync_reset_125mhz_inst/Q[0]                                                                                                                                                                                                                                     |               13 |             26 |         2.00 |
|  clk_125mhz_int                                                                                        | rx_timer[0]_i_1_n_0                                                                                                                                                                                                                                           | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                7 |             27 |         3.86 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/rx_udp_payload_fifo/rd_ptr_reg                                                                                                                                                                                                                      | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                8 |             27 |         3.38 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_reg__0                                                                                                                                                                                               | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |                7 |             27 |         3.86 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_rep[12]_i_1__1_n_0                                                                                                                                                   | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                8 |             27 |         3.38 |
|  clk_125mhz_int                                                                                        | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg_8_sn_1                                                                                                                                                                       | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |                7 |             27 |         3.86 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_reg__0                                                                                                                                                                                               | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |               10 |             27 |         2.70 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/core_in_testmode_reg                                                                                                                                                                                           |                8 |             29 |         3.62 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/core_in_testmode_reg                                                                                                                                                               |                8 |             29 |         3.62 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/core_in_testmode_reg                                                                                                                                                                                           |                8 |             29 |         3.62 |
|  clk_125mhz_int                                                                                        |                                                                                                                                                                                                                                                               | sync_reset_sfp_inst/Q[0]                                                                                                                                                                                                                                        |               10 |             29 |         2.90 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/core_in_testmode_reg                                                                                                                                                                                           |                8 |             29 |         3.62 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[1]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |               10 |             31 |         3.10 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/store_ip_hdr                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                   |                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/update_crc                                                                                                                                                                                | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/reset_crc                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                       |                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                   |                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/reset_crc                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/match_cond_reg                                                                                                                                                                                                                                      | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/checksum_reg[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/pkt_n                                                                                                                                                                                                                                               | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                   |                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/pkt_e                                                                                                                                                                                                                                               | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/state_reg[2]                                                                                                                                                                    | core_inst/pkt_n_reg                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__4_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |               12 |             33 |         2.75 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                         |                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                         |                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep_0[0]                                           |                                                                                                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep_0[0]                                           |                                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep_0[0]                                           |                                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                         |                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/ip_rx_eth_payload_axis_tvalid                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                             |                                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[1]                                        |                                                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[1]                                        |                                                                                                                                                                                                                                                                 |               12 |             37 |         3.08 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[1]            |                                                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               13 |             37 |         2.85 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               17 |             37 |         2.18 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[1]                                        |                                                                                                                                                                                                                                                                 |               11 |             37 |         3.36 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep_0[0]               |                                                                                                                                                                                                                                                                 |                9 |             38 |         4.22 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]                                        | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                9 |             39 |         4.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                         |                8 |             39 |         4.88 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]                                        | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                6 |             39 |         6.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rx_trigger_reg_0[0]                                                                                                                                                             | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/SR[0]                                                                                                                                                                             |                6 |             39 |         6.50 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__2_0[0]                                        | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                     |                9 |             39 |         4.33 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                7 |             40 |         5.71 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/store_hdr_word_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               10 |             40 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_1_n_0                                                                                                                                                                                  | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |               11 |             41 |         3.73 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_1__0_n_0                                                                                                                                                                               | sync_reset_156mhz_inst/sync_reg_reg[3]_0                                                                                                                                                                                                                        |               12 |             41 |         3.42 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[1]                                        |                                                                                                                                                                                                                                                                 |                8 |             45 |         5.62 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[1]                                        |                                                                                                                                                                                                                                                                 |               13 |             45 |         3.46 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[1]                                        |                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[1]            |                                                                                                                                                                                                                                                                 |               11 |             45 |         4.09 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |               19 |             48 |         2.53 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_response_mac_reg[47]_i_1_n_0                                                                                                                                                                       |               12 |             48 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/outgoing_eth_dest_mac_next                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/store_eth_hdr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               14 |             49 |         3.50 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[0]                                        |                                                                                                                                                                                                                                                                 |               11 |             50 |         4.55 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_tx_inst/store_eth_hdr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               13 |             50 |         3.85 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[0]                                        |                                                                                                                                                                                                                                                                 |                9 |             50 |         5.56 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[0]            |                                                                                                                                                                                                                                                                 |               12 |             50 |         4.17 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/frame_reg0                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               11 |             50 |         4.55 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8_0[0]                                        |                                                                                                                                                                                                                                                                 |               11 |             50 |         4.55 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__4_0[1]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |               23 |             50 |         2.17 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__6_0[0]            | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |               11 |             50 |         4.55 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_tx_inst/shift_eth_payload_axis_extra_cycle_reg_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               17 |             57 |         3.35 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               19 |             63 |         3.32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/rx_udp_payload_fifo/E[0]                                                                                                                                                                                                                            | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |               17 |             64 |         3.76 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rx_trigger_reg_0[0]                                                                                                                                                             | sync_reset_156mhz_inst/sync_reg_reg[3]_2                                                                                                                                                                                                                        |               16 |             64 |         4.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                     |                                                                                                                                                                                                                                                                 |               16 |             66 |         4.12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                 |                                                                                                                                                                                                                                                                 |               12 |             66 |         5.50 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                 |                                                                                                                                                                                                                                                                 |               15 |             66 |         4.40 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                 |                                                                                                                                                                                                                                                                 |               15 |             66 |         4.40 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg[0]                                                                                                                                                |                                                                                                                                                                                                                                                                 |               25 |             67 |         2.68 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tready_int_reg_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                 |               18 |             67 |         3.72 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               14 |             68 |         4.86 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/store_last_word                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               32 |             72 |         2.25 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/store_last_word                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               31 |             72 |         2.32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/last_word_data_reg[63]_i_1__2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               31 |             72 |         2.32 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/FSM_sequential_state_reg_reg[0]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                 |               23 |             72 |         3.13 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg_0[0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |               23 |             74 |         3.22 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/rx_udp_payload_fifo/m_axis_pipe_reg[3][73]_i_1__2_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               27 |             74 |         2.74 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_axis_pipe_reg[2][73]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               36 |             74 |         2.06 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/drop_packet_reg_reg[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               24 |             74 |         3.08 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/temp_m_udp_payload_axis_tvalid_next10_out                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               32 |             74 |         2.31 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/m_eth_payload_axis_tdata_reg[63]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               26 |             74 |         2.85 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/m_ip_payload_axis_tvalid_reg_reg_0[0]                                                                                                                                               |                                                                                                                                                                                                                                                                 |               29 |             74 |         2.55 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rx_loopb_reg[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               31 |             74 |         2.39 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/rx_udp_payload_fifo/m_axis_pipe_reg[2][73]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               28 |             74 |         2.64 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg[2][73]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |               36 |             74 |         2.06 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_pipe_reg[2][73]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               15 |             74 |         4.93 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_rx_64_inst/temp_m_ip_payload_axis_tvalid_next34_out                                                                                                                                            |                                                                                                                                                                                                                                                                 |               20 |             74 |         3.70 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/m_ip_payload_axis_tdata_reg[63]_i_1__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               31 |             74 |         2.39 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/temp_m_eth_payload_axis_tvalid_next0_out                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               16 |             74 |         4.62 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_axis_tvalid_reg_reg[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               24 |             74 |         3.08 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               21 |             74 |         3.52 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg[3][73]_i_1__1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |               30 |             74 |         2.47 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/s_udp_payload_axis_tready_reg_reg_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               30 |             74 |         2.47 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_payload_axis_tdata_reg[63]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               41 |             74 |         1.80 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               26 |             74 |         2.85 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_axis_rx_inst/m_eth_payload_axis_tuser_reg                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               25 |             74 |         2.96 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               20 |             74 |         3.70 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ram_rd_en |                                                                                                                                                                                                                                                                 |               20 |             74 |         3.70 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_arb_mux_inst/arb_inst/grant_valid_reg_reg_2[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               23 |             74 |         3.22 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_arb_mux_inst/temp_m_ip_payload_axis_tvalid_next0_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               18 |             74 |         4.11 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/eth_arb_mux_inst/arb_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               23 |             74 |         3.22 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               19 |             80 |         4.21 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/store_write                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               23 |             80 |         3.48 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      |                                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      |                                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                      |                                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                          |                                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/m_udp_length_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               17 |             96 |         5.65 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_1[0]                                                                                                                                                           | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                                                                                                                                                   |               24 |             99 |         4.12 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]      |                                                                                                                                                                                                                                                                 |               13 |            100 |         7.69 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/store_udp_hdr                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               43 |            112 |         2.60 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   |                                                                                                                                                                                                                                                                 |               25 |            126 |         5.04 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   |                                                                                                                                                                                                                                                                 |               22 |            126 |         5.73 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                   |                                                                                                                                                                                                                                                                 |               24 |            126 |         5.25 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       |                                                                                                                                                                                                                                                                 |               25 |            130 |         5.20 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_eth_tx_inst/store_frame                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               27 |            132 |         4.89 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/ip_complete_64_inst/ip_inst/ip_eth_tx_64_inst/store_ip_hdr                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               34 |            132 |         3.88 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      | core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/header_fifo_write0_out__6                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               17 |            136 |         8.00 |
|  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               37 |            154 |         4.16 |
|  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               38 |            154 |         4.05 |
|  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/CLK                             |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               38 |            154 |         4.05 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               42 |            178 |         4.24 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/CLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                        | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |               54 |            194 |         3.59 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                            |               67 |            202 |         3.01 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                |               63 |            202 |         3.21 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                            |               66 |            202 |         3.06 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                            |               62 |            202 |         3.26 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               | sync_reset_156mhz_inst/Q[0]                                                                                                                                                                                                                                     |              112 |            279 |         2.49 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               99 |            334 |         3.37 |
|  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                      |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |              552 |           1900 |         3.44 |
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


