\doxysection{stm32f4xx\+\_\+ll\+\_\+utils.\+c}
\hypertarget{stm32f4xx__ll__utils_8c_source}{}\label{stm32f4xx__ll__utils_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_utils.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_utils.c}}
\mbox{\hyperlink{stm32f4xx__ll__utils_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00018}00018\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00019}00019\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__utils_8h}{stm32f4xx\_ll\_utils.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00020}00020\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__rcc_8h}{stm32f4xx\_ll\_rcc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00021}00021\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__system_8h}{stm32f4xx\_ll\_system.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00022}00022\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__pwr_8h}{stm32f4xx\_ll\_pwr.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \ USE\_FULL\_ASSERT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00024}00024\ \textcolor{preprocessor}{\#include\ "{}stm32\_assert.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00025}00025\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00026}\mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{00026}}\ \textcolor{preprocessor}{\#define\ assert\_param(expr)\ ((void)0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00027}00027\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_ASSERT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00037}00037\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00038}00038\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00039}00039\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00043}00043\ \textcolor{preprocessor}{\#if\ defined(RCC\_MAX\_FREQUENCY\_SCALE1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00044}00044\ \textcolor{preprocessor}{\#define\ UTILS\_MAX\_FREQUENCY\_SCALE1\ \ RCC\_MAX\_FREQUENCY\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00045}00045\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_MAX\_FREQUENCY\_SCALE1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00046}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_gafc90436876554749a18b195f784d44e7}{00046}}\ \textcolor{preprocessor}{\#define\ UTILS\_MAX\_FREQUENCY\_SCALE2\ \ RCC\_MAX\_FREQUENCY\_SCALE2\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00047}00047\ \textcolor{preprocessor}{\#if\ defined(RCC\_MAX\_FREQUENCY\_SCALE3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00048}00048\ \textcolor{preprocessor}{\#define\ UTILS\_MAX\_FREQUENCY\_SCALE3\ \ RCC\_MAX\_FREQUENCY\_SCALE3\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00049}00049\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ MAX\_FREQUENCY\_SCALE3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00050}00050\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00051}00051\ \textcolor{comment}{/*\ Defines\ used\ for\ PLL\ range\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00052}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_ga776642cb2822104e8a9193e7ca3d1cc1}{00052}}\ \textcolor{preprocessor}{\#define\ UTILS\_PLLVCO\_INPUT\_MIN\ \ \ \ \ \ RCC\_PLLVCO\_INPUT\_MIN\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00053}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_ga29fdfce018e42333c3888bc2aefaa53d}{00053}}\ \textcolor{preprocessor}{\#define\ UTILS\_PLLVCO\_INPUT\_MAX\ \ \ \ \ \ RCC\_PLLVCO\_INPUT\_MAX\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00054}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_gab380368eb5dd359345da7c94ff6d7e78}{00054}}\ \textcolor{preprocessor}{\#define\ UTILS\_PLLVCO\_OUTPUT\_MIN\ \ \ \ \ RCC\_PLLVCO\_OUTPUT\_MIN\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00055}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_gabe3e2f20a8a4de8c188fa93c47af39e8}{00055}}\ \textcolor{preprocessor}{\#define\ UTILS\_PLLVCO\_OUTPUT\_MAX\ \ \ \ \ RCC\_PLLVCO\_OUTPUT\_MAX\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00057}00057\ \textcolor{comment}{/*\ Defines\ used\ for\ HSE\ range\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00058}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_ga7bc514193367ab0d598fe4c3bedd6066}{00058}}\ \textcolor{preprocessor}{\#define\ UTILS\_HSE\_FREQUENCY\_MIN\ \ \ \ \ \ 4000000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00059}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_gae3407ef407af85f72bbba3db982a1826}{00059}}\ \textcolor{preprocessor}{\#define\ UTILS\_HSE\_FREQUENCY\_MAX\ \ \ \ \ 26000000U\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00061}00061\ \textcolor{comment}{/*\ Defines\ used\ for\ FLASH\ latency\ according\ to\ HCLK\ Frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00062}00062\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE1\_LATENCY1\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00063}00063\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE1\_LATENCY1\_FREQ\ \ FLASH\_SCALE1\_LATENCY1\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00064}00064\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00065}00065\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE1\_LATENCY2\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00066}00066\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE1\_LATENCY2\_FREQ\ \ FLASH\_SCALE1\_LATENCY2\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00067}00067\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00068}00068\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE1\_LATENCY3\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00069}00069\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE1\_LATENCY3\_FREQ\ \ FLASH\_SCALE1\_LATENCY3\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00070}00070\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00071}00071\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE1\_LATENCY4\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00072}00072\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE1\_LATENCY4\_FREQ\ \ FLASH\_SCALE1\_LATENCY4\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00073}00073\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00074}00074\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE1\_LATENCY5\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00075}00075\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE1\_LATENCY5\_FREQ\ \ FLASH\_SCALE1\_LATENCY5\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00076}00076\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00077}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_gae7a1078f03761d050f427c815de08587}{00077}}\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE2\_LATENCY1\_FREQ\ \ FLASH\_SCALE2\_LATENCY1\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00078}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_gaf426c804635665b5a604019150142aa8}{00078}}\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE2\_LATENCY2\_FREQ\ \ FLASH\_SCALE2\_LATENCY2\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00079}00079\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE2\_LATENCY3\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00080}00080\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE2\_LATENCY3\_FREQ\ \ FLASH\_SCALE2\_LATENCY3\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00081}00081\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00082}00082\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE2\_LATENCY4\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00083}00083\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE2\_LATENCY4\_FREQ\ \ FLASH\_SCALE2\_LATENCY4\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00084}00084\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00085}00085\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE2\_LATENCY5\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00086}00086\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE2\_LATENCY5\_FREQ\ \ FLASH\_SCALE2\_LATENCY5\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00087}00087\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00088}00088\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE3\_LATENCY1\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00089}00089\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE3\_LATENCY1\_FREQ\ \ FLASH\_SCALE3\_LATENCY1\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00090}00090\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00091}00091\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE3\_LATENCY2\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00092}00092\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE3\_LATENCY2\_FREQ\ \ FLASH\_SCALE3\_LATENCY2\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00093}00093\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00094}00094\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE3\_LATENCY3\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00095}00095\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE3\_LATENCY3\_FREQ\ \ FLASH\_SCALE3\_LATENCY3\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00096}00096\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00097}00097\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE3\_LATENCY4\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00098}00098\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE3\_LATENCY4\_FREQ\ \ FLASH\_SCALE3\_LATENCY4\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00099}00099\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00100}00100\ \textcolor{preprocessor}{\#if\ defined(FLASH\_SCALE3\_LATENCY5\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00101}00101\ \textcolor{preprocessor}{\#define\ UTILS\_SCALE3\_LATENCY5\_FREQ\ \ FLASH\_SCALE3\_LATENCY5\_FREQ\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00102}00102\ \textcolor{preprocessor}{\#endif}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00107}00107\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00111}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga7ec625ff40cf96c750c2658bb1edc8af}{00111}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_SYSCLK\_DIV(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_1)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00112}00112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_2)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00113}00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_4)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00114}00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_8)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_16)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_64)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00117}00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_128)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00118}00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_256)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00119}00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_SYSCLK\_DIV\_512))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00121}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gae6050c11fe88d273e3af9bfc4c55e016}{00121}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_APB1\_DIV(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB1\_DIV\_1)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB1\_DIV\_2)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB1\_DIV\_4)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB1\_DIV\_8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB1\_DIV\_16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00126}00126\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00127}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gaa8e8df04206b96c1a43e6c8490c6d886}{00127}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_APB2\_DIV(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB2\_DIV\_1)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00128}00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB2\_DIV\_2)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00129}00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB2\_DIV\_4)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00130}00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB2\_DIV\_8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00131}00131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_APB2\_DIV\_16))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00133}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga91ea262b042009bc1e643c46c22781e2}{00133}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_PLLM\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_2)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00134}00134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_3)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00135}00135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_4)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00136}00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_5)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_6)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00138}00138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_7)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00139}00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_8)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00140}00140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_9)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_10)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_11)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_12)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_13)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_14)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_15)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_16)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00148}00148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_17)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_18)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_19)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_20)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_21)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_22)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_23)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00155}00155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_24)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00156}00156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_25)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00157}00157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_26)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00158}00158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_27)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00159}00159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_28)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00160}00160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_29)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00161}00161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_30)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00162}00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_31)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_32)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_33)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00165}00165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_34)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_35)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00167}00167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_36)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00168}00168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_37)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00169}00169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_38)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00170}00170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_39)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00171}00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_40)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_41)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00173}00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_42)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_43)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00175}00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_44)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00176}00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_45)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00177}00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_46)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00178}00178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_47)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_48)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_49)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00181}00181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_50)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00182}00182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_51)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00183}00183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_52)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00184}00184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_53)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00185}00185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_54)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00186}00186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_55)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00187}00187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_56)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00188}00188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_57)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00189}00189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_58)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00190}00190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_59)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00191}00191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_60)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00192}00192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_61)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00193}00193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_62)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00194}00194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLM\_DIV\_63))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00196}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga36a7ad9e5c92c5ba4a3830b8464db095}{00196}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_PLLN\_VALUE(\_\_VALUE\_\_)\ ((RCC\_PLLN\_MIN\_VALUE\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ RCC\_PLLN\_MAX\_VALUE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00197}00197\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00198}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gad03371464c475dd992ba17382321dac9}{00198}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_PLLP\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLP\_DIV\_2)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00199}00199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLP\_DIV\_4)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00200}00200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLP\_DIV\_6)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00201}00201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_RCC\_PLLP\_DIV\_8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00202}00202\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00203}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga29c015fb741169112226ec25033ca68f}{00203}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_PLLVCO\_INPUT(\_\_VALUE\_\_)\ \ ((UTILS\_PLLVCO\_INPUT\_MIN\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ UTILS\_PLLVCO\_INPUT\_MAX))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00205}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gae2da9f27ac22cd72e6bdead77bba5fe6}{00205}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_PLLVCO\_OUTPUT(\_\_VALUE\_\_)\ ((UTILS\_PLLVCO\_OUTPUT\_MIN\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ UTILS\_PLLVCO\_OUTPUT\_MAX))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00207}00207\ \textcolor{preprocessor}{\#if\ !defined(RCC\_MAX\_FREQUENCY\_SCALE1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00208}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gafdc929d67ee197e1e27a26d5474bca63}{00208}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_PLL\_FREQUENCY(\_\_VALUE\_\_)\ ((LL\_PWR\_GetRegulVoltageScaling()\ ==\ LL\_PWR\_REGU\_VOLTAGE\_SCALE2)\ ?\ ((\_\_VALUE\_\_)\ <=\ UTILS\_MAX\_FREQUENCY\_SCALE2)\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00209}00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ <=\ UTILS\_MAX\_FREQUENCY\_SCALE3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00210}00210\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00211}00211\ \textcolor{preprocessor}{\#elif\ defined(RCC\_MAX\_FREQUENCY\_SCALE3)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00212}00212\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_PLL\_FREQUENCY(\_\_VALUE\_\_)\ ((LL\_PWR\_GetRegulVoltageScaling()\ ==\ LL\_PWR\_REGU\_VOLTAGE\_SCALE1)\ ?\ ((\_\_VALUE\_\_)\ <=\ UTILS\_MAX\_FREQUENCY\_SCALE1)\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00213}00213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_PWR\_GetRegulVoltageScaling()\ ==\ LL\_PWR\_REGU\_VOLTAGE\_SCALE2)\ ?\ ((\_\_VALUE\_\_)\ <=\ UTILS\_MAX\_FREQUENCY\_SCALE2)\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00214}00214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ <=\ UTILS\_MAX\_FREQUENCY\_SCALE3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00216}00216\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00217}00217\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_PLL\_FREQUENCY(\_\_VALUE\_\_)\ ((LL\_PWR\_GetRegulVoltageScaling()\ ==\ LL\_PWR\_REGU\_VOLTAGE\_SCALE1)\ ?\ ((\_\_VALUE\_\_)\ <=\ UTILS\_MAX\_FREQUENCY\_SCALE1)\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00218}00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ <=\ UTILS\_MAX\_FREQUENCY\_SCALE2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00220}00220\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_MAX\_FREQUENCY\_SCALE1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00221}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gaf41394221ce505e0bc7c9ef54e0b2d61}{00221}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_HSE\_BYPASS(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ LL\_UTILS\_HSEBYPASS\_ON)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00222}00222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_STATE\_\_)\ ==\ LL\_UTILS\_HSEBYPASS\_OFF))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00223}00223\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00224}\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga731945d8182d85f4912bac7b43be267e}{00224}}\ \textcolor{preprocessor}{\#define\ IS\_LL\_UTILS\_HSE\_FREQUENCY(\_\_FREQUENCY\_\_)\ (((\_\_FREQUENCY\_\_)\ >=\ UTILS\_HSE\_FREQUENCY\_MIN)\ \&\&\ ((\_\_FREQUENCY\_\_)\ <=\ UTILS\_HSE\_FREQUENCY\_MAX))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00228}00228\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00232}00232\ \textcolor{keyword}{static}\ uint32\_t\ \ \ \ UTILS\_GetPLLOutputFrequency(uint32\_t\ PLL\_InputFrequency,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00233}00233\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{LL\_UTILS\_PLLInitTypeDef}}\ *UTILS\_PLLInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00234}00234\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ UTILS\_EnablePLLAndSwitchSystem(uint32\_t\ SYSCLK\_Frequency,\ \mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def}{LL\_UTILS\_ClkInitTypeDef}}\ *UTILS\_ClkInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00235}00235\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ UTILS\_PLL\_IsBusy(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00239}00239\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00240}00240\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00244}00244\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00257}\mbox{\hyperlink{group___u_t_i_l_s___l_l___e_f___d_e_l_a_y_ga485805c708e3aa0820454523782d4de4}{00257}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___u_t_i_l_s___l_l___e_f___d_e_l_a_y_ga485805c708e3aa0820454523782d4de4}{LL\_Init1msTick}}(uint32\_t\ HCLKFrequency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00258}00258\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00259}00259\ \ \ \textcolor{comment}{/*\ Use\ frequency\ provided\ in\ argument\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00260}00260\ \ \ \mbox{\hyperlink{group___u_t_i_l_s___l_l___e_f___d_e_l_a_y_ga170d1d651b46544daf571fb6b4e3b850}{LL\_InitTick}}(HCLKFrequency,\ 1000U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00261}00261\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00262}00262\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00273}\mbox{\hyperlink{group___u_t_i_l_s___l_l___e_f___d_e_l_a_y_ga7b7ca6d9cbec320c3e9f326b203807aa}{00273}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___u_t_i_l_s___l_l___e_f___d_e_l_a_y_ga7b7ca6d9cbec320c3e9f326b203807aa}{LL\_mDelay}}(uint32\_t\ Delay)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00274}00274\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00275}00275\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ tmp\ =\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL;\ \ \textcolor{comment}{/*\ Clear\ the\ COUNTFLAG\ first\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00276}00276\ \ \ \textcolor{comment}{/*\ Add\ this\ code\ to\ indicate\ that\ local\ variable\ is\ not\ used\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00277}00277\ \ \ ((void)tmp);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00279}00279\ \ \ \textcolor{comment}{/*\ Add\ a\ period\ to\ guaranty\ minimum\ wait\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00280}00280\ \ \ \textcolor{keywordflow}{if}(Delay\ <\ \mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_ga29a1b776c24b7c32f30fcd6851ddd028}{LL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00281}00281\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00282}00282\ \ \ \ \ Delay++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00283}00283\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00284}00284\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00285}00285\ \ \ \textcolor{keywordflow}{while}\ (Delay)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00286}00286\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00287}00287\ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL\ \&\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga1bf3033ecccf200f59baefe15dbb367c}{SysTick\_CTRL\_COUNTFLAG\_Msk}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00288}00288\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00289}00289\ \ \ \ \ \ \ Delay-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00290}00290\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00291}00291\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00292}00292\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00297}00297\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00316}00316\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00323}\mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga5af902d59c4c2d9dc5e189df0bc71ecd}{00323}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga5af902d59c4c2d9dc5e189df0bc71ecd}{LL\_SetSystemCoreClock}}(uint32\_t\ HCLKFrequency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00324}00324\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00325}00325\ \ \ \textcolor{comment}{/*\ HCLK\ clock\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00326}00326\ \ \ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ HCLKFrequency;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00327}00327\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00328}00328\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00338}\mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga74f71dc4b93a3b99e5f9e042e85e2ce5}{00338}}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga74f71dc4b93a3b99e5f9e042e85e2ce5}{LL\_SetFlashLatency}}(uint32\_t\ HCLK\_Frequency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00339}00339\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00340}00340\ \ \ uint32\_t\ timeout;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00341}00341\ \ \ uint32\_t\ getlatency;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00342}00342\ \ \ uint32\_t\ latency\ =\ LL\_FLASH\_LATENCY\_0;\ \ \textcolor{comment}{/*\ default\ value\ 0WS\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00343}00343\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00346}00346\ \ \ \textcolor{comment}{/*\ Frequency\ cannot\ be\ equal\ to\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00347}00347\ \ \ \textcolor{keywordflow}{if}(HCLK\_Frequency\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00348}00348\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00349}00349\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00350}00350\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00351}00351\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00352}00352\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00353}00353\ \ \ \ \ \textcolor{keywordflow}{if}(LL\_PWR\_GetRegulVoltageScaling()\ ==\ LL\_PWR\_REGU\_VOLTAGE\_SCALE1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00354}00354\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00355}00355\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE1\_LATENCY5\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00356}00356\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE1\_LATENCY5\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00357}00357\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00358}00358\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_5;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00359}00359\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00360}00360\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UTILS\_SCALE1\_LATENCY5\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00361}00361\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE1\_LATENCY4\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00362}00362\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE1\_LATENCY4\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00363}00363\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00364}00364\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_4;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00365}00365\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00366}00366\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UTILS\_SCALE1\_LATENCY4\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00367}00367\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE1\_LATENCY3\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00368}00368\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE1\_LATENCY3\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00369}00369\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00370}00370\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_3;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00371}00371\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00372}00372\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UTILS\_SCALE1\_LATENCY3\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00373}00373\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE1\_LATENCY2\_FREQ)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00374}00374\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE1\_LATENCY2\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00375}00375\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00376}00376\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00377}00377\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00378}00378\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00379}00379\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00380}00380\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE1\_LATENCY1\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00381}00381\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00382}00382\ \ \ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00383}00383\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00384}00384\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00385}00385\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UTILS\_SCALE1\_LATENCY2\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00386}00386\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00387}00387\ \ \ \ \ \textcolor{keywordflow}{if}(LL\_PWR\_GetRegulVoltageScaling()\ ==\ LL\_PWR\_REGU\_VOLTAGE\_SCALE2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00388}00388\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00389}00389\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE2\_LATENCY5\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00390}00390\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE2\_LATENCY5\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00391}00391\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00392}00392\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_5;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00393}00393\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00394}00394\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UTILS\_SCALE1\_LATENCY5\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00395}00395\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE2\_LATENCY4\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00396}00396\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE2\_LATENCY4\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00397}00397\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00398}00398\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_4;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00399}00399\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00400}00400\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UTILS\_SCALE1\_LATENCY4\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00401}00401\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE2\_LATENCY3\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00402}00402\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE2\_LATENCY3\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00403}00403\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00404}00404\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_3;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00405}00405\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00406}00406\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UTILS\_SCALE1\_LATENCY3\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00407}00407\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ \mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_gaf426c804635665b5a604019150142aa8}{UTILS\_SCALE2\_LATENCY2\_FREQ}})\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00408}00408\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00409}00409\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00410}00410\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00411}00411\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00412}00412\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00413}00413\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ \mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_gae7a1078f03761d050f427c815de08587}{UTILS\_SCALE2\_LATENCY1\_FREQ}})\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00414}00414\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00415}00415\ \ \ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00416}00416\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00417}00417\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00418}00418\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00419}00419\ \textcolor{preprocessor}{\#if\ defined\ (LL\_PWR\_REGU\_VOLTAGE\_SCALE3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00420}00420\ \ \ \ \ \textcolor{keywordflow}{if}(LL\_PWR\_GetRegulVoltageScaling()\ ==\ LL\_PWR\_REGU\_VOLTAGE\_SCALE3)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00421}00421\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00422}00422\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE3\_LATENCY3\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00423}00423\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE3\_LATENCY3\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00424}00424\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00425}00425\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_3;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00426}00426\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00427}00427\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UTILS\_SCALE1\_LATENCY3\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00428}00428\ \textcolor{preprocessor}{\#if\ defined\ (UTILS\_SCALE3\_LATENCY2\_FREQ)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00429}00429\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE3\_LATENCY2\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00430}00430\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00431}00431\ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00432}00432\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00433}00433\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00434}00434\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00435}00435\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((HCLK\_Frequency\ >\ UTILS\_SCALE3\_LATENCY1\_FREQ)\&\&(latency\ ==\ LL\_FLASH\_LATENCY\_0))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00436}00436\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00437}00437\ \ \ \ \ \ \ \ \ \ \ latency\ =\ LL\_FLASH\_LATENCY\_1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00438}00438\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00439}00439\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00440}00440\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00441}00441\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UTILS\_SCALE1\_LATENCY2\_FREQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00442}00442\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LL\_PWR\_REGU\_VOLTAGE\_SCALE3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00443}00443\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00444}00444\ \ \ \ \ LL\_FLASH\_SetLatency(latency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00445}00445\ \ \ \ \ \textcolor{comment}{/*\ Check\ that\ the\ new\ number\ of\ wait\ states\ is\ taken\ into\ account\ to\ access\ the\ Flash}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00446}00446\ \textcolor{comment}{\ \ \ \ \ \ \ memory\ by\ reading\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00447}00447\ \ \ \ \ timeout\ =\ 2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00448}00448\ \ \ \ \ \textcolor{keywordflow}{do}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00449}00449\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00450}00450\ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ Flash\ latency\ to\ be\ updated\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00451}00451\ \ \ \ \ getlatency\ =\ LL\_FLASH\_GetLatency();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00452}00452\ \ \ \ \ timeout-\/-\/;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00453}00453\ \ \ \ \ \}\ \textcolor{keywordflow}{while}\ ((getlatency\ !=\ latency)\ \&\&\ (timeout\ >\ 0));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00454}00454\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00455}00455\ \ \ \ \ \textcolor{keywordflow}{if}(getlatency\ !=\ latency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00456}00456\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00457}00457\ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00458}00458\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00459}00459\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00460}00460\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00461}00461\ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00462}00462\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00463}00463\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00464}00464\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00465}00465\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00466}00466\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00483}\mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga7ada5e4210f6ef80ef9f55bf9dd048c6}{00483}}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga7ada5e4210f6ef80ef9f55bf9dd048c6}{LL\_PLL\_ConfigSystemClock\_HSI}}(\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{LL\_UTILS\_PLLInitTypeDef}}\ *UTILS\_PLLInitStruct,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00484}00484\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def}{LL\_UTILS\_ClkInitTypeDef}}\ *UTILS\_ClkInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00485}00485\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00486}00486\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00487}00487\ \ \ uint32\_t\ pllfreq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00488}00488\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00489}00489\ \ \ \textcolor{comment}{/*\ Check\ if\ one\ of\ the\ PLL\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00490}00490\ \ \ \textcolor{keywordflow}{if}(UTILS\_PLL\_IsBusy()\ ==\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00491}00491\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00492}00492\ \ \ \ \ \textcolor{comment}{/*\ Calculate\ the\ new\ PLL\ output\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00493}00493\ \ \ \ \ pllfreq\ =\ UTILS\_GetPLLOutputFrequency(\mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}},\ UTILS\_PLLInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00494}00494\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00495}00495\ \ \ \ \ \textcolor{comment}{/*\ Enable\ HSI\ if\ not\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00496}00496\ \ \ \ \ \textcolor{keywordflow}{if}(LL\_RCC\_HSI\_IsReady()\ !=\ 1U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00497}00497\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00498}00498\ \ \ \ \ \ \ LL\_RCC\_HSI\_Enable();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00499}00499\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (LL\_RCC\_HSI\_IsReady()\ !=\ 1U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00500}00500\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00501}00501\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ HSI\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00502}00502\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00503}00503\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00504}00504\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00505}00505\ \ \ \ \ \textcolor{comment}{/*\ Configure\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00506}00506\ \ \ \ \ LL\_RCC\_PLL\_ConfigDomain\_SYS(LL\_RCC\_PLLSOURCE\_HSI,\ UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}},\ UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00507}00507\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00508}00508\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00509}00509\ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL\ and\ switch\ system\ clock\ to\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00510}00510\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ UTILS\_EnablePLLAndSwitchSystem(pllfreq,\ UTILS\_ClkInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00511}00511\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00512}00512\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00513}00513\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00514}00514\ \ \ \ \ \textcolor{comment}{/*\ Current\ PLL\ configuration\ cannot\ be\ modified\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00515}00515\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00516}00516\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00517}00517\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00518}00518\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00519}00519\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00520}00520\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00540}\mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_gaf6c8553d03464d4646b63321b97d25e2}{00540}}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_gaf6c8553d03464d4646b63321b97d25e2}{LL\_PLL\_ConfigSystemClock\_HSE}}(uint32\_t\ HSEFrequency,\ uint32\_t\ HSEBypass,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00541}00541\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{LL\_UTILS\_PLLInitTypeDef}}\ *UTILS\_PLLInitStruct,\ \mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def}{LL\_UTILS\_ClkInitTypeDef}}\ *UTILS\_ClkInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00542}00542\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00543}00543\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00544}00544\ \ \ uint32\_t\ pllfreq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00545}00545\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00546}00546\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00547}00547\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga731945d8182d85f4912bac7b43be267e}{IS\_LL\_UTILS\_HSE\_FREQUENCY}}(HSEFrequency));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00548}00548\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gaf41394221ce505e0bc7c9ef54e0b2d61}{IS\_LL\_UTILS\_HSE\_BYPASS}}(HSEBypass));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00549}00549\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00550}00550\ \ \ \textcolor{comment}{/*\ Check\ if\ one\ of\ the\ PLL\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00551}00551\ \ \ \textcolor{keywordflow}{if}(UTILS\_PLL\_IsBusy()\ ==\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00552}00552\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00553}00553\ \ \ \ \ \textcolor{comment}{/*\ Calculate\ the\ new\ PLL\ output\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00554}00554\ \ \ \ \ pllfreq\ =\ UTILS\_GetPLLOutputFrequency(HSEFrequency,\ UTILS\_PLLInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00555}00555\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00556}00556\ \ \ \ \ \textcolor{comment}{/*\ Enable\ HSE\ if\ not\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00557}00557\ \ \ \ \ \textcolor{keywordflow}{if}(LL\_RCC\_HSE\_IsReady()\ !=\ 1U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00558}00558\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00559}00559\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ need\ to\ enable\ HSE\ bypass\ feature\ or\ not\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00560}00560\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(HSEBypass\ ==\ \mbox{\hyperlink{group___u_t_i_l_s___e_c___h_s_e___b_y_p_a_s_s_ga2053b398a3829ad616af6f1a732dbdd4}{LL\_UTILS\_HSEBYPASS\_ON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00561}00561\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00562}00562\ \ \ \ \ \ \ \ \ LL\_RCC\_HSE\_EnableBypass();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00563}00563\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00564}00564\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00565}00565\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00566}00566\ \ \ \ \ \ \ \ \ LL\_RCC\_HSE\_DisableBypass();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00567}00567\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00568}00568\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00569}00569\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00570}00570\ \ \ \ \ \ \ LL\_RCC\_HSE\_Enable();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00571}00571\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (LL\_RCC\_HSE\_IsReady()\ !=\ 1U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00572}00572\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00573}00573\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ HSE\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00574}00574\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00575}00575\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00577}00577\ \ \ \ \ \textcolor{comment}{/*\ Configure\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00578}00578\ \ \ \ \ LL\_RCC\_PLL\_ConfigDomain\_SYS(LL\_RCC\_PLLSOURCE\_HSE,\ UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}},\ UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00579}00579\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00580}00580\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00581}00581\ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL\ and\ switch\ system\ clock\ to\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00582}00582\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ UTILS\_EnablePLLAndSwitchSystem(pllfreq,\ UTILS\_ClkInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00583}00583\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00584}00584\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00585}00585\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00586}00586\ \ \ \ \ \textcolor{comment}{/*\ Current\ PLL\ configuration\ cannot\ be\ modified\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00587}00587\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00588}00588\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00589}00589\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00590}00590\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00591}00591\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00592}00592\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00596}00596\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00600}00600\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00611}00611\ \textcolor{keyword}{static}\ uint32\_t\ UTILS\_GetPLLOutputFrequency(uint32\_t\ PLL\_InputFrequency,\ \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{LL\_UTILS\_PLLInitTypeDef}}\ *UTILS\_PLLInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00612}00612\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00613}00613\ \ \ uint32\_t\ pllfreq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00614}00614\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00615}00615\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00616}00616\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga91ea262b042009bc1e643c46c22781e2}{IS\_LL\_UTILS\_PLLM\_VALUE}}(UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00617}00617\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga36a7ad9e5c92c5ba4a3830b8464db095}{IS\_LL\_UTILS\_PLLN\_VALUE}}(UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00618}00618\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gad03371464c475dd992ba17382321dac9}{IS\_LL\_UTILS\_PLLP\_VALUE}}(UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00619}00619\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00620}00620\ \ \ \textcolor{comment}{/*\ Check\ different\ PLL\ parameters\ according\ to\ RM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00621}00621\ \ \ \textcolor{comment}{/*\ \ -\/\ PLLM:\ ensure\ that\ the\ VCO\ input\ frequency\ ranges\ from\ @ref\ UTILS\_PLLVCO\_INPUT\_MIN\ to\ @ref\ UTILS\_PLLVCO\_INPUT\_MAX\ MHz.\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00622}00622\ \ \ pllfreq\ =\ PLL\_InputFrequency\ /\ (UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\_PLLCFGR\_PLLM\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00623}00623\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga29c015fb741169112226ec25033ca68f}{IS\_LL\_UTILS\_PLLVCO\_INPUT}}(pllfreq));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00624}00624\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00625}00625\ \ \ \textcolor{comment}{/*\ \ -\/\ PLLN:\ ensure\ that\ the\ VCO\ output\ frequency\ is\ between\ @ref\ UTILS\_PLLVCO\_OUTPUT\_MIN\ and\ @ref\ UTILS\_PLLVCO\_OUTPUT\_MAX\ .*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00626}00626\ \ \ pllfreq\ =\ pllfreq\ *\ (UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00627}00627\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gae2da9f27ac22cd72e6bdead77bba5fe6}{IS\_LL\_UTILS\_PLLVCO\_OUTPUT}}(pllfreq));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00628}00628\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00629}00629\ \ \ \textcolor{comment}{/*\ \ -\/\ PLLP:\ ensure\ that\ max\ frequency\ at\ @ref\ RCC\_MAX\_FREQUENCY\ Hz\ is\ reached\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00630}00630\ \ \ pllfreq\ =\ pllfreq\ /\ (((UTILS\_PLLInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ +\ 1)\ *\ 2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00631}00631\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gafdc929d67ee197e1e27a26d5474bca63}{IS\_LL\_UTILS\_PLL\_FREQUENCY}}(pllfreq));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00632}00632\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00633}00633\ \ \ \textcolor{keywordflow}{return}\ pllfreq;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00634}00634\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00635}00635\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00642}00642\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ UTILS\_PLL\_IsBusy(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00643}00643\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00644}00644\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00645}00645\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00646}00646\ \ \ \textcolor{comment}{/*\ Check\ if\ PLL\ is\ busy*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00647}00647\ \ \ \textcolor{keywordflow}{if}(LL\_RCC\_PLL\_IsReady()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00648}00648\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00649}00649\ \ \ \ \ \textcolor{comment}{/*\ PLL\ configuration\ cannot\ be\ modified\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00650}00650\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00651}00651\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00652}00652\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00653}00653\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00654}00654\ \ \ \textcolor{comment}{/*\ Check\ if\ PLLSAI\ is\ busy*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00655}00655\ \ \ \textcolor{keywordflow}{if}(LL\_RCC\_PLLSAI\_IsReady()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00656}00656\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00657}00657\ \ \ \ \ \textcolor{comment}{/*\ PLLSAI1\ configuration\ cannot\ be\ modified\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00658}00658\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00659}00659\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00660}00660\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_PLLSAI\_SUPPORT*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00661}00661\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00662}00662\ \ \ \textcolor{comment}{/*\ Check\ if\ PLLI2S\ is\ busy*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00663}00663\ \ \ \textcolor{keywordflow}{if}(LL\_RCC\_PLLI2S\_IsReady()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00664}00664\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00665}00665\ \ \ \ \ \textcolor{comment}{/*\ PLLI2S\ configuration\ cannot\ be\ modified\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00666}00666\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00667}00667\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00668}00668\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_PLLI2S\_SUPPORT*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00669}00669\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00670}00670\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00671}00671\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00681}00681\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ UTILS\_EnablePLLAndSwitchSystem(uint32\_t\ SYSCLK\_Frequency,\ \mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def}{LL\_UTILS\_ClkInitTypeDef}}\ *UTILS\_ClkInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00682}00682\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00683}00683\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00684}00684\ \ \ uint32\_t\ hclk\_frequency\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00685}00685\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00686}00686\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_ga7ec625ff40cf96c750c2658bb1edc8af}{IS\_LL\_UTILS\_SYSCLK\_DIV}}(UTILS\_ClkInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00687}00687\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gae6050c11fe88d273e3af9bfc4c55e016}{IS\_LL\_UTILS\_APB1\_DIV}}(UTILS\_ClkInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00688}00688\ \ \ \mbox{\hyperlink{stm32f4xx__ll__utils_8c_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___u_t_i_l_s___l_l___private___macros_gaa8e8df04206b96c1a43e6c8490c6d886}{IS\_LL\_UTILS\_APB2\_DIV}}(UTILS\_ClkInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00689}00689\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00690}00690\ \ \ \textcolor{comment}{/*\ Calculate\ HCLK\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00691}00691\ \ \ hclk\_frequency\ =\ \_\_LL\_RCC\_CALC\_HCLK\_FREQ(SYSCLK\_Frequency,\ UTILS\_ClkInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00692}00692\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00693}00693\ \ \ \textcolor{comment}{/*\ Increasing\ the\ number\ of\ wait\ states\ because\ of\ higher\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00694}00694\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ <\ hclk\_frequency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00695}00695\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00696}00696\ \ \ \ \ \textcolor{comment}{/*\ Set\ FLASH\ latency\ to\ highest\ latency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00697}00697\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga74f71dc4b93a3b99e5f9e042e85e2ce5}{LL\_SetFlashLatency}}(hclk\_frequency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00698}00698\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00699}00699\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00700}00700\ \ \ \textcolor{comment}{/*\ Update\ system\ clock\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00701}00701\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ ==\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00702}00702\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00703}00703\ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00704}00704\ \ \ \ \ LL\_RCC\_PLL\_Enable();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00705}00705\ \ \ \ \ \textcolor{keywordflow}{while}\ (LL\_RCC\_PLL\_IsReady()\ !=\ 1U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00706}00706\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00707}00707\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ PLL\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00708}00708\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00709}00709\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00710}00710\ \ \ \ \ \textcolor{comment}{/*\ Sysclk\ activation\ on\ the\ main\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00711}00711\ \ \ \ \ LL\_RCC\_SetAHBPrescaler(UTILS\_ClkInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00712}00712\ \ \ \ \ LL\_RCC\_SetSysClkSource(LL\_RCC\_SYS\_CLKSOURCE\_PLL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00713}00713\ \ \ \ \ \textcolor{keywordflow}{while}\ (LL\_RCC\_GetSysClkSource()\ !=\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00714}00714\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00715}00715\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ system\ clock\ switch\ to\ PLL\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00716}00716\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00717}00717\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00718}00718\ \ \ \ \ \textcolor{comment}{/*\ Set\ APB1\ \&\ APB2\ prescaler*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00719}00719\ \ \ \ \ LL\_RCC\_SetAPB1Prescaler(UTILS\_ClkInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00720}00720\ \ \ \ \ LL\_RCC\_SetAPB2Prescaler(UTILS\_ClkInitStruct-\/>\mbox{\hyperlink{struct_l_l___u_t_i_l_s___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00721}00721\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00722}00722\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00723}00723\ \ \ \textcolor{comment}{/*\ Decreasing\ the\ number\ of\ wait\ states\ because\ of\ lower\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00724}00724\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ >\ hclk\_frequency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00725}00725\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00726}00726\ \ \ \ \ \textcolor{comment}{/*\ Set\ FLASH\ latency\ to\ lowest\ latency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00727}00727\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga74f71dc4b93a3b99e5f9e042e85e2ce5}{LL\_SetFlashLatency}}(hclk\_frequency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00728}00728\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00729}00729\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00730}00730\ \ \ \textcolor{comment}{/*\ Update\ SystemCoreClock\ variable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00731}00731\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ ==\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00732}00732\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00733}00733\ \ \ \ \ \mbox{\hyperlink{group___u_t_i_l_s___e_f___s_y_s_t_e_m_ga5af902d59c4c2d9dc5e189df0bc71ecd}{LL\_SetSystemCoreClock}}(hclk\_frequency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00734}00734\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00735}00735\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00736}00736\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00737}00737\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00738}00738\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00742}00742\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__utils_8c_source_l00746}00746\ }

\end{DoxyCode}
