

================================================================
== Vitis HLS Report for 'simulatedAnnealingTop_Pipeline_4'
================================================================
* Date:           Tue Mar 19 21:35:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.281 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      672|      672|  2.100 us|  2.100 us|  672|  672|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      670|      670|        72|          1|          1|   600|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 72


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 1, D = 72, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%phi_urem21 = alloca i32 1"   --->   Operation 75 'alloca' 'phi_urem21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%phi_mul19 = alloca i32 1"   --->   Operation 76 'alloca' 'phi_mul19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 77 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 78 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i800 %c2n_l_V"   --->   Operation 79 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_12, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%c2n_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %c2n_cast"   --->   Operation 81 'read' 'c2n_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%c2n_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c2n"   --->   Operation 82 'read' 'c2n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %loop_index"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln0 = store i56 0, i56 %shiftreg"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 0, i20 %phi_mul19"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %phi_urem21"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%loop_index_load = load i10 %loop_index"   --->   Operation 88 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.60ns)   --->   "%exitcond4 = icmp_eq  i10 %loop_index_load, i10 600"   --->   Operation 91 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.72ns)   --->   "%empty_43 = add i10 %loop_index_load, i10 1"   --->   Operation 93 'add' 'empty_43' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%phi_urem21_load_1 = load i10 %phi_urem21"   --->   Operation 95 'load' 'phi_urem21_load_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_46 = trunc i10 %loop_index_load"   --->   Operation 96 'trunc' 'empty_46' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast29 = zext i10 %phi_urem21_load_1"   --->   Operation 97 'zext' 'p_cast29' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%c2n_l_V_addr = getelementptr i800 %c2n_l_V, i64 0, i64 %p_cast29"   --->   Operation 98 'getelementptr' 'c2n_l_V_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (0.74ns)   --->   "%c2n_l_V_load = load i3 %c2n_l_V_addr"   --->   Operation 99 'load' 'c2n_l_V_load' <Predicate = (!exitcond4)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %loop_index_load, i32 3, i32 9"   --->   Operation 100 'partselect' 'tmp_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.49ns)   --->   "%empty_50 = icmp_eq  i3 %empty_46, i3 7"   --->   Operation 101 'icmp' 'empty_50' <Predicate = (!exitcond4)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_50, void %load-store-loop.split._crit_edge, void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %loop_index_load, i32 3"   --->   Operation 103 'bitselect' 'tmp' <Predicate = (!exitcond4 & empty_50)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%phi_urem21_load = load i10 %phi_urem21"   --->   Operation 104 'load' 'phi_urem21_load' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.72ns)   --->   "%next_urem22 = add i10 %phi_urem21_load, i10 1"   --->   Operation 105 'add' 'next_urem22' <Predicate = (!exitcond4)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.60ns)   --->   "%empty_44 = icmp_ult  i10 %next_urem22, i10 6"   --->   Operation 106 'icmp' 'empty_44' <Predicate = (!exitcond4)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.30ns)   --->   "%idx_urem23 = select i1 %empty_44, i10 %next_urem22, i10 0"   --->   Operation 107 'select' 'idx_urem23' <Predicate = (!exitcond4)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 %empty_43, i10 %loop_index"   --->   Operation 108 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 0.38>
ST_1 : Operation 109 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 %idx_urem23, i10 %phi_urem21"   --->   Operation 109 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%phi_mul19_load = load i20 %phi_mul19"   --->   Operation 110 'load' 'phi_mul19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.80ns)   --->   "%next_mul20 = add i20 %phi_mul19_load, i20 1366"   --->   Operation 111 'add' 'next_mul20' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %phi_mul19_load, i32 13, i32 19"   --->   Operation 112 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_s, i3 0"   --->   Operation 113 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/2] (0.74ns)   --->   "%c2n_l_V_load = load i3 %c2n_l_V_addr"   --->   Operation 114 'load' 'c2n_l_V_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 800> <Depth = 6> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%empty_47 = zext i10 %tmp_1"   --->   Operation 115 'zext' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.44ns)   --->   "%empty_48 = lshr i800 %c2n_l_V_load, i800 %empty_47"   --->   Operation 116 'lshr' 'empty_48' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%empty_49 = trunc i800 %empty_48"   --->   Operation 117 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %tmp_2, i3 0"   --->   Operation 118 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast30 = zext i10 %tmp_3"   --->   Operation 119 'zext' 'p_cast30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.14ns)   --->   "%empty_51 = add i64 %p_cast30, i64 %c2n_read"   --->   Operation 120 'add' 'empty_51' <Predicate = (empty_50)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_cast = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_51, i32 4, i32 63"   --->   Operation 121 'partselect' 'p_cast' <Predicate = (empty_50)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %next_mul20, i20 %phi_mul19"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%shiftreg_load_1 = load i56 %shiftreg"   --->   Operation 123 'load' 'shiftreg_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %empty_49, i56 %shiftreg_load_1"   --->   Operation 124 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp, i3 0"   --->   Operation 125 'bitconcatenate' 'tmp_5' <Predicate = (empty_50)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_cast31 = zext i64 %tmp_4"   --->   Operation 126 'zext' 'p_cast31' <Predicate = (empty_50)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.70ns)   --->   "%empty_52 = add i4 %tmp_5, i4 %c2n_cast_read"   --->   Operation 127 'add' 'empty_52' <Predicate = (empty_50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast32 = zext i4 %empty_52"   --->   Operation 128 'zext' 'p_cast32' <Predicate = (empty_50)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.72ns)   --->   "%empty_53 = shl i16 255, i16 %p_cast32"   --->   Operation 129 'shl' 'empty_53' <Predicate = (empty_50)> <Delay = 0.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_52, i3 0"   --->   Operation 130 'bitconcatenate' 'tmp_6' <Predicate = (empty_50)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast33 = zext i7 %tmp_6"   --->   Operation 131 'zext' 'p_cast33' <Predicate = (empty_50)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.09ns)   --->   "%empty_54 = shl i128 %p_cast31, i128 %p_cast33"   --->   Operation 132 'shl' 'empty_54' <Predicate = (empty_50)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast14_cast = sext i60 %p_cast"   --->   Operation 133 'sext' 'p_cast14_cast' <Predicate = (empty_50)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %p_cast14_cast"   --->   Operation 134 'getelementptr' 'gmem_addr' <Predicate = (empty_50)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.28ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr, i32 1"   --->   Operation 135 'writereq' 'empty_55' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%shiftreg_load = load i56 %shiftreg"   --->   Operation 136 'load' 'shiftreg_load' <Predicate = (!empty_50)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i48 @_ssdm_op_PartSelect.i48.i56.i32.i32, i56 %shiftreg_load, i32 8, i32 55"   --->   Operation 137 'partselect' 'tmp_7' <Predicate = (!empty_50)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %empty_49, i48 %tmp_7"   --->   Operation 138 'bitconcatenate' 'tmp_8' <Predicate = (!empty_50)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.25ns)   --->   "%empty_45 = select i1 %empty_50, i56 0, i56 %tmp_8"   --->   Operation 139 'select' 'empty_45' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln0 = store i56 %empty_45, i56 %shiftreg"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 142 [1/1] (2.28ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr, i128 %empty_54, i16 %empty_53"   --->   Operation 142 'write' 'write_ln0' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.28>
ST_5 : Operation 143 [68/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 143 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.28>
ST_6 : Operation 144 [67/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 144 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.28>
ST_7 : Operation 145 [66/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 145 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.28>
ST_8 : Operation 146 [65/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 146 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.28>
ST_9 : Operation 147 [64/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 147 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.28>
ST_10 : Operation 148 [63/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 148 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.28>
ST_11 : Operation 149 [62/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 149 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 150 [61/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 150 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.28>
ST_13 : Operation 151 [60/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 151 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.28>
ST_14 : Operation 152 [59/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 152 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.28>
ST_15 : Operation 153 [58/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 153 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.28>
ST_16 : Operation 154 [57/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 154 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.28>
ST_17 : Operation 155 [56/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 155 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.28>
ST_18 : Operation 156 [55/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 156 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.28>
ST_19 : Operation 157 [54/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 157 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.28>
ST_20 : Operation 158 [53/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 158 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.28>
ST_21 : Operation 159 [52/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 159 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.28>
ST_22 : Operation 160 [51/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 160 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.28>
ST_23 : Operation 161 [50/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 161 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.28>
ST_24 : Operation 162 [49/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 162 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.28>
ST_25 : Operation 163 [48/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 163 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.28>
ST_26 : Operation 164 [47/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 164 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.28>
ST_27 : Operation 165 [46/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 165 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.28>
ST_28 : Operation 166 [45/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 166 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.28>
ST_29 : Operation 167 [44/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 167 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.28>
ST_30 : Operation 168 [43/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 168 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.28>
ST_31 : Operation 169 [42/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 169 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.28>
ST_32 : Operation 170 [41/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 170 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.28>
ST_33 : Operation 171 [40/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 171 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.28>
ST_34 : Operation 172 [39/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 172 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.28>
ST_35 : Operation 173 [38/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 173 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.28>
ST_36 : Operation 174 [37/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 174 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.28>
ST_37 : Operation 175 [36/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 175 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.28>
ST_38 : Operation 176 [35/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 176 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.28>
ST_39 : Operation 177 [34/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 177 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.28>
ST_40 : Operation 178 [33/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 178 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.28>
ST_41 : Operation 179 [32/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 179 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.28>
ST_42 : Operation 180 [31/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 180 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.28>
ST_43 : Operation 181 [30/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 181 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.28>
ST_44 : Operation 182 [29/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 182 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.28>
ST_45 : Operation 183 [28/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 183 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.28>
ST_46 : Operation 184 [27/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 184 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.28>
ST_47 : Operation 185 [26/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 185 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.28>
ST_48 : Operation 186 [25/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 186 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.28>
ST_49 : Operation 187 [24/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 187 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.28>
ST_50 : Operation 188 [23/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 188 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.28>
ST_51 : Operation 189 [22/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 189 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.28>
ST_52 : Operation 190 [21/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 190 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.28>
ST_53 : Operation 191 [20/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 191 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.28>
ST_54 : Operation 192 [19/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 192 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.28>
ST_55 : Operation 193 [18/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 193 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.28>
ST_56 : Operation 194 [17/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 194 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.28>
ST_57 : Operation 195 [16/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 195 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.28>
ST_58 : Operation 196 [15/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 196 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.28>
ST_59 : Operation 197 [14/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 197 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.28>
ST_60 : Operation 198 [13/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 198 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.28>
ST_61 : Operation 199 [12/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 199 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.28>
ST_62 : Operation 200 [11/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 200 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.28>
ST_63 : Operation 201 [10/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 201 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.28>
ST_64 : Operation 202 [9/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 202 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.28>
ST_65 : Operation 203 [8/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 203 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.28>
ST_66 : Operation 204 [7/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 204 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.28>
ST_67 : Operation 205 [6/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 205 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.28>
ST_68 : Operation 206 [5/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 206 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.28>
ST_69 : Operation 207 [4/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 207 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.28>
ST_70 : Operation 208 [3/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 208 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.28>
ST_71 : Operation 209 [2/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 209 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 212 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 212 'ret' 'ret_ln0' <Predicate = (exitcond4)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 2.28>
ST_72 : Operation 210 [1/68] (2.28ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr"   --->   Operation 210 'writeresp' 'empty_56' <Predicate = (empty_50)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.split._crit_edge"   --->   Operation 211 'br' 'br_ln0' <Predicate = (empty_50)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.12ns, clock uncertainty: 0.844ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'alloca' operation ('phi_urem21') [5]  (0 ns)
	'load' operation ('phi_urem21_load') on local variable 'phi_urem21' [65]  (0 ns)
	'add' operation ('next_urem22') [67]  (0.725 ns)
	'icmp' operation ('empty_44') [68]  (0.605 ns)
	'select' operation ('idx_urem23') [69]  (0.303 ns)
	'store' operation ('store_ln0') of variable 'idx_urem23' on local variable 'phi_urem21' [76]  (0.387 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	'load' operation ('c2n_l_V_load') on array 'c2n_l_V' [36]  (0.746 ns)
	'lshr' operation ('empty_48') [38]  (1.44 ns)

 <State 3>: 2.28ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [59]  (0 ns)
	bus request operation ('empty_55') on port 'gmem' [60]  (2.28 ns)

 <State 4>: 2.28ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem' [61]  (2.28 ns)

 <State 5>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 6>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 7>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 8>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 9>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 10>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 11>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 12>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 13>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 14>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 15>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 16>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 17>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 18>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 19>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 20>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 21>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 22>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 23>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 24>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 25>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 26>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 27>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 28>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 29>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 30>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 31>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 32>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 33>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 34>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 35>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 36>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 37>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 38>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 39>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 40>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 41>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 42>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 43>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 44>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 45>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 46>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 47>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 48>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 49>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 50>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 51>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 52>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 53>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 54>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 55>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 56>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 57>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 58>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 59>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 60>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 61>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 62>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 63>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 64>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 65>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 66>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 67>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 68>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 69>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 70>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 71>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)

 <State 72>: 2.28ns
The critical path consists of the following:
	bus response operation ('empty_56') on port 'gmem' [62]  (2.28 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
