Analysis & Synthesis report for DSDProject
Thu Dec 11 20:48:33 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DSDProject|DE2_115_IR:IR0|IR_RECEIVE:u1|state
 10. State Machine - |DSDProject|kb1:KB|state
 11. State Machine - |DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mSetup_ST
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_cj81:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |DSDProject
 21. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7
 22. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1
 24. Parameter Settings for User Entity Instance: kb1:KB
 25. Parameter Settings for User Entity Instance: DE2_115_IR:IR0|pll1:u0|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: DE2_115_IR:IR0|IR_RECEIVE:u1
 27. Parameter Settings for Inferred Entity Instance: DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "seven_segment_decoder:M5"
 33. Port Connectivity Checks: "seven_segment_decoder:M2"
 34. Port Connectivity Checks: "DE2_115_IR:IR0|IR_RECEIVE:u1"
 35. Port Connectivity Checks: "DE2_115_IR:IR0|pll1:u0"
 36. Port Connectivity Checks: "kb1:KB"
 37. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|DeBUG_TEST:u6"
 38. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"
 39. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_big:b2"
 40. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_big:b0"
 41. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"
 42. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|staff:st1"
 43. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"
 44. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1"
 45. Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 11 20:48:33 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; DSDProject                                 ;
; Top-level Entity Name              ; DSDProject                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,023                                      ;
;     Total combinational functions  ; 1,941                                      ;
;     Dedicated logic registers      ; 369                                        ;
; Total registers                    ; 369                                        ;
; Total pins                         ; 80                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,024                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DSDProject         ; DSDProject         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Iteration limit for non-constant Verilog loops                             ; 2147483647         ; 250                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                ; Library ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------+---------+
; seven_segment_decoder.v                           ; yes             ; User Verilog HDL File                                 ; C:/altera/14.0/DSDProject/seven_segment_decoder.v                           ;         ;
; DSDProject.v                                      ; yes             ; User Verilog HDL File                                 ; C:/altera/14.0/DSDProject/DSDProject.v                                      ;         ;
; zero_one_decoder.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/14.0/DSDProject/zero_one_decoder.v                                ;         ;
; kb1.v                                             ; yes             ; User Verilog HDL File                                 ; C:/altera/14.0/DSDProject/kb1.v                                             ;         ;
; DE2_115_IR.v                                      ; yes             ; User Verilog HDL File                                 ; C:/altera/14.0/DSDProject/DE2_115_IR.v                                      ;         ;
; IR_RECEIVE.v                                      ; yes             ; User Verilog HDL File                                 ; C:/altera/14.0/DSDProject/IR_RECEIVE.v                                      ;         ;
; pll1.v                                            ; yes             ; User Wizard-Generated File                            ; C:/altera/14.0/DSDProject/pll1.v                                            ;         ;
; DE2_115_Synthesizer.v                             ; yes             ; User Verilog HDL File                                 ; C:/altera/14.0/DSDProject/DE2_115_Synthesizer.v                             ;         ;
; i2c_av_config.v                                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/i2c_av_config.v                                   ;         ;
; i2c_controller.v                                  ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/i2c_controller.v                                  ;         ;
; vga_audio_pll.v                                   ; yes             ; Auto-Found Wizard-Generated File                      ; C:/altera/14.0/DSDProject/vga_audio_pll.v                                   ;         ;
; altpll.tdf                                        ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal140.inc                                    ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc               ;         ;
; stratix_pll.inc                                   ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; demo_sound1.v                                     ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/demo_sound1.v                                     ;         ;
; demo_sound2.v                                     ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/demo_sound2.v                                     ;         ;
; staff.v                                           ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/staff.v                                           ;         ;
; vga_time_generator.v                              ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/vga_time_generator.v                              ;         ;
; bar_white.v                                       ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/bar_white.v                                       ;         ;
; bar_big.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/bar_big.v                                         ;         ;
; bar_blank.v                                       ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/bar_blank.v                                       ;         ;
; adio_codec.v                                      ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/adio_codec.v                                      ;         ;
; wave_gen_string.v                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/wave_gen_string.v                                 ;         ;
; wave_gen_brass.v                                  ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/wave_gen_brass.v                                  ;         ;
; debug_test.v                                      ; yes             ; Auto-Found Verilog HDL File                           ; C:/altera/14.0/DSDProject/debug_test.v                                      ;         ;
; db/pll1_altpll.v                                  ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/pll1_altpll.v                                  ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                        ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_cj81.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/altsyncram_cj81.tdf                            ;         ;
; db/dsdproject.rom0_i2c_av_config_fe53227f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/14.0/DSDProject/db/dsdproject.rom0_i2c_av_config_fe53227f.hdl.mif ;         ;
; lpm_divide.tdf                                    ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                                   ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                               ; yes             ; Megafunction                                          ; c:/altera/14.0/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_soo.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/lpm_divide_soo.tdf                             ;         ;
; db/abs_divider_kbg.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/abs_divider_kbg.tdf                            ;         ;
; db/alt_u_div_67f.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/alt_u_div_67f.tdf                              ;         ;
; db/add_sub_7pc.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/add_sub_7pc.tdf                                ;         ;
; db/add_sub_8pc.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/add_sub_8pc.tdf                                ;         ;
; db/lpm_abs_2v9.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/lpm_abs_2v9.tdf                                ;         ;
; db/lpm_abs_i0a.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/lpm_abs_i0a.tdf                                ;         ;
; db/lpm_divide_p0p.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/altera/14.0/DSDProject/db/lpm_divide_p0p.tdf                             ;         ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,023                                                                                      ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 1941                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 831                                                                                        ;
;     -- 3 input functions                    ; 426                                                                                        ;
;     -- <=2 input functions                  ; 684                                                                                        ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 1387                                                                                       ;
;     -- arithmetic mode                      ; 554                                                                                        ;
;                                             ;                                                                                            ;
; Total registers                             ; 369                                                                                        ;
;     -- Dedicated logic registers            ; 369                                                                                        ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 80                                                                                         ;
; Total memory bits                           ; 1024                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                          ;
; Total PLLs                                  ; 2                                                                                          ;
;     -- PLLs                                 ; 2                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; DE2_115_IR:IR0|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 164                                                                                        ;
; Total fan-out                               ; 7331                                                                                       ;
; Average fan-out                             ; 2.94                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |DSDProject                                  ; 1941 (190)        ; 369 (40)     ; 1024        ; 0            ; 0       ; 0         ; 80   ; 0            ; |DSDProject                                                                                                   ; work         ;
;    |DE2_115_IR:IR0|                          ; 145 (0)           ; 163 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_IR:IR0                                                                                    ; work         ;
;       |IR_RECEIVE:u1|                        ; 145 (145)         ; 163 (163)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_IR:IR0|IR_RECEIVE:u1                                                                      ; work         ;
;       |pll1:u0|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_IR:IR0|pll1:u0                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_IR:IR0|pll1:u0|altpll:altpll_component                                                    ; work         ;
;             |pll1_altpll:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_IR:IR0|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated                         ; work         ;
;    |DE2_115_Synthesizer:DEAUDIO|             ; 618 (19)          ; 166 (19)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO                                                                       ; work         ;
;       |I2C_AV_Config:u7|                     ; 89 (41)           ; 60 (30)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7                                                      ; work         ;
;          |I2C_Controller:u0|                 ; 48 (48)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0                                    ; work         ;
;          |altsyncram:Ram0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0                                ; work         ;
;             |altsyncram_cj81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_cj81:auto_generated ; work         ;
;       |VGA_Audio_PLL:u1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1                                                      ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component                              ; work         ;
;       |adio_codec:ad1|                       ; 251 (89)          ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1                                                        ; work         ;
;          |wave_gen_brass:s1|                 ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|wave_gen_brass:s1                                      ; work         ;
;          |wave_gen_brass:s2|                 ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|wave_gen_brass:s2                                      ; work         ;
;       |demo_sound2:dd2|                      ; 216 (216)         ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2                                                       ; work         ;
;       |staff:st1|                            ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1                                                             ; work         ;
;    |lpm_divide:Div0|                         ; 473 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Div0                                                                                   ; work         ;
;       |lpm_divide_p0p:auto_generated|        ; 473 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Div0|lpm_divide_p0p:auto_generated                                                     ; work         ;
;          |abs_divider_kbg:divider|           ; 473 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                             ; work         ;
;             |alt_u_div_67f:divider|          ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider       ; work         ;
;             |lpm_abs_i0a:my_abs_num|         ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num      ; work         ;
;    |lpm_divide:Mod0|                         ; 494 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Mod0                                                                                   ; work         ;
;       |lpm_divide_soo:auto_generated|        ; 494 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Mod0|lpm_divide_soo:auto_generated                                                     ; work         ;
;          |abs_divider_kbg:divider|           ; 494 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider                             ; work         ;
;             |alt_u_div_67f:divider|          ; 457 (457)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider       ; work         ;
;             |lpm_abs_i0a:my_abs_num|         ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num      ; work         ;
;    |seven_segment_decoder:M0|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|seven_segment_decoder:M0                                                                          ; work         ;
;    |seven_segment_decoder:M1|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|seven_segment_decoder:M1                                                                          ; work         ;
;    |seven_segment_decoder:M3|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DSDProject|seven_segment_decoder:M3                                                                          ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+
; Name                                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                               ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_cj81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 16           ; --           ; --           ; 1024 ; db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |DSDProject|DE2_115_IR:IR0|IR_RECEIVE:u1|state ;
+----------------+------------+----------------+-----------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE  ;
+----------------+------------+----------------+-----------------+
; state.IDLE     ; 0          ; 0              ; 0               ;
; state.GUIDANCE ; 1          ; 0              ; 1               ;
; state.DATAREAD ; 1          ; 1              ; 0               ;
+----------------+------------+----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |DSDProject|kb1:KB|state                 ;
+---------------+-------------+------------+---------------+
; Name          ; state.ready ; state.idle ; state.receive ;
+---------------+-------------+------------+---------------+
; state.idle    ; 0           ; 0          ; 0             ;
; state.receive ; 0           ; 1          ; 1             ;
; state.ready   ; 1           ; 1          ; 0             ;
+---------------+-------------+------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mSetup_ST ;
+----------------+----------------+----------------+---------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                  ;
+----------------+----------------+----------------+---------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                               ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                               ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                               ;
+----------------+----------------+----------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                ;
+----------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------------------------------+------------------------+
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[3]  ; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0 ; yes                    ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[6]  ; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0 ; yes                    ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[5]  ; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0 ; yes                    ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[4]  ; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0 ; yes                    ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[7]  ; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0 ; yes                    ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[2]  ; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0 ; yes                    ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[0]  ; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0 ; yes                    ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[1]  ; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                                                      ;                        ;
+----------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                                                ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|ramp4[0]                            ; Stuck at GND due to stuck port clear                                              ;
; DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|ramp3[0..15]                        ; Stuck at GND due to stuck port clear                                              ;
; DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|ramp4[1..15]                        ; Stuck at GND due to stuck port clear                                              ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1|step[0..15]                        ; Lost fanout                                                                       ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1|st[0..5]                           ; Lost fanout                                                                       ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1|tr                                 ; Lost fanout                                                                       ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1|go_end                             ; Lost fanout                                                                       ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1|tmp[0..15]                         ; Lost fanout                                                                       ;
; kb1:KB|datafetched                                                             ; Stuck at VCC due to stuck port data_in                                            ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                                            ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                                            ;
; n[3..9,11..31]                                                                 ; Merged with n[10]                                                                 ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD[20,21]       ; Merged with DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD[18] ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|st[4,5]                            ; Merged with DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|st[3]                     ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_DATA[20,21]                  ; Merged with DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_DATA[18]            ;
; DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|st[3]                              ; Stuck at GND due to stuck port data_in                                            ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mSetup_ST~9                       ; Lost fanout                                                                       ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mSetup_ST~10                      ; Lost fanout                                                                       ;
; kb1:KB|clksr[1]                                                                ; Lost fanout                                                                       ;
; kb1:KB|datasr[1]                                                               ; Lost fanout                                                                       ;
; kb1:KB|rxtimeout[0..15]                                                        ; Lost fanout                                                                       ;
; kb1:KB|rxregister[0]                                                           ; Lost fanout                                                                       ;
; kb1:KB|clksr[0]                                                                ; Lost fanout                                                                       ;
; kb1:KB|datasr[0]                                                               ; Lost fanout                                                                       ;
; kb1:KB|rxregister[1..10]                                                       ; Lost fanout                                                                       ;
; kb1:KB|state.receive                                                           ; Lost fanout                                                                       ;
; kb1:KB|state.idle                                                              ; Lost fanout                                                                       ;
; kb1:KB|state.ready                                                             ; Lost fanout                                                                       ;
; DE2_115_Synthesizer:DEAUDIO|VGA_CLKo[19..31]                                   ; Lost fanout                                                                       ;
; DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|BCK_DIV[3]                          ; Stuck at GND due to stuck port data_in                                            ;
; n[10]                                                                          ; Stuck at GND due to stuck port data_in                                            ;
; Total Number of Removed Registers = 167                                        ;                                                                                   ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; kb1:KB|datafetched                                         ; Stuck at VCC              ; kb1:KB|rxtimeout[4], kb1:KB|rxtimeout[6], kb1:KB|rxtimeout[8], kb1:KB|rxtimeout[9],     ;
;                                                            ; due to stuck port data_in ; kb1:KB|rxtimeout[14], kb1:KB|rxtimeout[15], kb1:KB|rxregister[0], kb1:KB|rxregister[1], ;
;                                                            ;                           ; kb1:KB|rxregister[2], kb1:KB|rxregister[3], kb1:KB|rxregister[4], kb1:KB|rxregister[5], ;
;                                                            ;                           ; kb1:KB|rxregister[6], kb1:KB|rxregister[7], kb1:KB|rxregister[8], kb1:KB|rxregister[9], ;
;                                                            ;                           ; kb1:KB|rxregister[10]                                                                   ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_DATA[23] ; Stuck at GND              ; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD[23]                   ;
;                                                            ; due to stuck port data_in ;                                                                                         ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_DATA[19] ; Stuck at GND              ; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD[19]                   ;
;                                                            ; due to stuck port data_in ;                                                                                         ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_DATA[17] ; Stuck at GND              ; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD[17]                   ;
;                                                            ; due to stuck port data_in ;                                                                                         ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_DATA[16] ; Stuck at GND              ; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD[16]                   ;
;                                                            ; due to stuck port data_in ;                                                                                         ;
; kb1:KB|clksr[1]                                            ; Lost Fanouts              ; kb1:KB|clksr[0]                                                                         ;
; kb1:KB|datasr[1]                                           ; Lost Fanouts              ; kb1:KB|datasr[0]                                                                        ;
; kb1:KB|rxtimeout[0]                                        ; Lost Fanouts              ; kb1:KB|state.idle                                                                       ;
+------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 369   ;
; Number of registers using Synchronous Clear  ; 184   ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 110   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 207   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; 19      ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; 16      ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; 20      ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; 16      ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; 14      ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; flag                                                                         ; 85      ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SCLK          ; 2       ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|END           ; 5       ;
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SDO           ; 4       ;
; Total number of inverted registers = 10                                      ;         ;
+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                   ;
+---------------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                                 ; Megafunction                                            ; Type ;
+---------------------------------------------------------------+---------------------------------------------------------+------+
; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|mI2C_DATA[0..15] ; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|Ram0_rtl_0 ; RAM  ;
+---------------------------------------------------------------+---------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DSDProject|DE2_115_IR:IR0|IR_RECEIVE:u1|bitcount[0]                                     ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|st[3]                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |DSDProject|count[2]                                                                     ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |DSDProject|n[2]                                                                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |DSDProject|state[0]                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DSDProject|kb1:KB|rxregister[2]                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DSDProject|kb1:KB|state                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|staff:st1|sound2[7]                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DSDProject|DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|tmpa[6]                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DSDProject|DE2_115_IR:IR0|IR_RECEIVE:u1|Selector0                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0|altsyncram_cj81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DSDProject ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; s0             ; 0000  ; Unsigned Binary                                   ;
; s1             ; 0001  ; Unsigned Binary                                   ;
; s2             ; 0010  ; Unsigned Binary                                   ;
; s3             ; 0011  ; Unsigned Binary                                   ;
; s4             ; 0100  ; Unsigned Binary                                   ;
; s5             ; 0101  ; Unsigned Binary                                   ;
; s6             ; 0110  ; Unsigned Binary                                   ;
; s7             ; 0111  ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7 ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                ;
; I2C_Freq       ; 20000    ; Signed Integer                                                ;
; LUT_SIZE       ; 50       ; Signed Integer                                                ;
; SET_LIN_L      ; 0        ; Signed Integer                                                ;
; SET_LIN_R      ; 1        ; Signed Integer                                                ;
; SET_HEAD_L     ; 2        ; Signed Integer                                                ;
; SET_HEAD_R     ; 3        ; Signed Integer                                                ;
; A_PATH_CTRL    ; 4        ; Signed Integer                                                ;
; D_PATH_CTRL    ; 5        ; Signed Integer                                                ;
; POWER_ON       ; 6        ; Signed Integer                                                ;
; SET_FORMAT     ; 7        ; Signed Integer                                                ;
; SAMPLE_CTRL    ; 8        ; Signed Integer                                                ;
; SET_ACTIVE     ; 9        ; Signed Integer                                                ;
; SET_VIDEO      ; 10       ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                          ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                                                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                                                ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                                                ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                       ;
; M                             ; 0                 ; Untyped                                                       ;
; N                             ; 1                 ; Untyped                                                       ;
; M2                            ; 1                 ; Untyped                                                       ;
; N2                            ; 1                 ; Untyped                                                       ;
; SS                            ; 1                 ; Untyped                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                       ;
; M_PH                          ; 0                 ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                ;
+-------------------------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1 ;
+-----------------+----------+------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                       ;
+-----------------+----------+------------------------------------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                                             ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                                             ;
; DATA_WIDTH      ; 16       ; Signed Integer                                             ;
; CHANNEL_NUM     ; 2        ; Signed Integer                                             ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                                             ;
; SIN_SANPLE      ; 0        ; Signed Integer                                             ;
+-----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: kb1:KB ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; idle           ; 01    ; Unsigned Binary            ;
; receive        ; 10    ; Unsigned Binary            ;
; ready          ; 11    ; Unsigned Binary            ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_IR:IR0|pll1:u0|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------------------+
; Parameter Name                ; Value                  ; Type                               ;
+-------------------------------+------------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                            ;
; PLL_TYPE                      ; AUTO                   ; Untyped                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                            ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                            ;
; LOCK_HIGH                     ; 1                      ; Untyped                            ;
; LOCK_LOW                      ; 1                      ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                            ;
; SKIP_VCO                      ; OFF                    ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                            ;
; BANDWIDTH                     ; 0                      ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                            ;
; DOWN_SPREAD                   ; 0                      ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer                     ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 5                      ; Signed Integer                     ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer                     ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                            ;
; DPA_DIVIDER                   ; 0                      ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                            ;
; VCO_MIN                       ; 0                      ; Untyped                            ;
; VCO_MAX                       ; 0                      ; Untyped                            ;
; VCO_CENTER                    ; 0                      ; Untyped                            ;
; PFD_MIN                       ; 0                      ; Untyped                            ;
; PFD_MAX                       ; 0                      ; Untyped                            ;
; M_INITIAL                     ; 0                      ; Untyped                            ;
; M                             ; 0                      ; Untyped                            ;
; N                             ; 1                      ; Untyped                            ;
; M2                            ; 1                      ; Untyped                            ;
; N2                            ; 1                      ; Untyped                            ;
; SS                            ; 1                      ; Untyped                            ;
; C0_HIGH                       ; 0                      ; Untyped                            ;
; C1_HIGH                       ; 0                      ; Untyped                            ;
; C2_HIGH                       ; 0                      ; Untyped                            ;
; C3_HIGH                       ; 0                      ; Untyped                            ;
; C4_HIGH                       ; 0                      ; Untyped                            ;
; C5_HIGH                       ; 0                      ; Untyped                            ;
; C6_HIGH                       ; 0                      ; Untyped                            ;
; C7_HIGH                       ; 0                      ; Untyped                            ;
; C8_HIGH                       ; 0                      ; Untyped                            ;
; C9_HIGH                       ; 0                      ; Untyped                            ;
; C0_LOW                        ; 0                      ; Untyped                            ;
; C1_LOW                        ; 0                      ; Untyped                            ;
; C2_LOW                        ; 0                      ; Untyped                            ;
; C3_LOW                        ; 0                      ; Untyped                            ;
; C4_LOW                        ; 0                      ; Untyped                            ;
; C5_LOW                        ; 0                      ; Untyped                            ;
; C6_LOW                        ; 0                      ; Untyped                            ;
; C7_LOW                        ; 0                      ; Untyped                            ;
; C8_LOW                        ; 0                      ; Untyped                            ;
; C9_LOW                        ; 0                      ; Untyped                            ;
; C0_INITIAL                    ; 0                      ; Untyped                            ;
; C1_INITIAL                    ; 0                      ; Untyped                            ;
; C2_INITIAL                    ; 0                      ; Untyped                            ;
; C3_INITIAL                    ; 0                      ; Untyped                            ;
; C4_INITIAL                    ; 0                      ; Untyped                            ;
; C5_INITIAL                    ; 0                      ; Untyped                            ;
; C6_INITIAL                    ; 0                      ; Untyped                            ;
; C7_INITIAL                    ; 0                      ; Untyped                            ;
; C8_INITIAL                    ; 0                      ; Untyped                            ;
; C9_INITIAL                    ; 0                      ; Untyped                            ;
; C0_MODE                       ; BYPASS                 ; Untyped                            ;
; C1_MODE                       ; BYPASS                 ; Untyped                            ;
; C2_MODE                       ; BYPASS                 ; Untyped                            ;
; C3_MODE                       ; BYPASS                 ; Untyped                            ;
; C4_MODE                       ; BYPASS                 ; Untyped                            ;
; C5_MODE                       ; BYPASS                 ; Untyped                            ;
; C6_MODE                       ; BYPASS                 ; Untyped                            ;
; C7_MODE                       ; BYPASS                 ; Untyped                            ;
; C8_MODE                       ; BYPASS                 ; Untyped                            ;
; C9_MODE                       ; BYPASS                 ; Untyped                            ;
; C0_PH                         ; 0                      ; Untyped                            ;
; C1_PH                         ; 0                      ; Untyped                            ;
; C2_PH                         ; 0                      ; Untyped                            ;
; C3_PH                         ; 0                      ; Untyped                            ;
; C4_PH                         ; 0                      ; Untyped                            ;
; C5_PH                         ; 0                      ; Untyped                            ;
; C6_PH                         ; 0                      ; Untyped                            ;
; C7_PH                         ; 0                      ; Untyped                            ;
; C8_PH                         ; 0                      ; Untyped                            ;
; C9_PH                         ; 0                      ; Untyped                            ;
; L0_HIGH                       ; 1                      ; Untyped                            ;
; L1_HIGH                       ; 1                      ; Untyped                            ;
; G0_HIGH                       ; 1                      ; Untyped                            ;
; G1_HIGH                       ; 1                      ; Untyped                            ;
; G2_HIGH                       ; 1                      ; Untyped                            ;
; G3_HIGH                       ; 1                      ; Untyped                            ;
; E0_HIGH                       ; 1                      ; Untyped                            ;
; E1_HIGH                       ; 1                      ; Untyped                            ;
; E2_HIGH                       ; 1                      ; Untyped                            ;
; E3_HIGH                       ; 1                      ; Untyped                            ;
; L0_LOW                        ; 1                      ; Untyped                            ;
; L1_LOW                        ; 1                      ; Untyped                            ;
; G0_LOW                        ; 1                      ; Untyped                            ;
; G1_LOW                        ; 1                      ; Untyped                            ;
; G2_LOW                        ; 1                      ; Untyped                            ;
; G3_LOW                        ; 1                      ; Untyped                            ;
; E0_LOW                        ; 1                      ; Untyped                            ;
; E1_LOW                        ; 1                      ; Untyped                            ;
; E2_LOW                        ; 1                      ; Untyped                            ;
; E3_LOW                        ; 1                      ; Untyped                            ;
; L0_INITIAL                    ; 1                      ; Untyped                            ;
; L1_INITIAL                    ; 1                      ; Untyped                            ;
; G0_INITIAL                    ; 1                      ; Untyped                            ;
; G1_INITIAL                    ; 1                      ; Untyped                            ;
; G2_INITIAL                    ; 1                      ; Untyped                            ;
; G3_INITIAL                    ; 1                      ; Untyped                            ;
; E0_INITIAL                    ; 1                      ; Untyped                            ;
; E1_INITIAL                    ; 1                      ; Untyped                            ;
; E2_INITIAL                    ; 1                      ; Untyped                            ;
; E3_INITIAL                    ; 1                      ; Untyped                            ;
; L0_MODE                       ; BYPASS                 ; Untyped                            ;
; L1_MODE                       ; BYPASS                 ; Untyped                            ;
; G0_MODE                       ; BYPASS                 ; Untyped                            ;
; G1_MODE                       ; BYPASS                 ; Untyped                            ;
; G2_MODE                       ; BYPASS                 ; Untyped                            ;
; G3_MODE                       ; BYPASS                 ; Untyped                            ;
; E0_MODE                       ; BYPASS                 ; Untyped                            ;
; E1_MODE                       ; BYPASS                 ; Untyped                            ;
; E2_MODE                       ; BYPASS                 ; Untyped                            ;
; E3_MODE                       ; BYPASS                 ; Untyped                            ;
; L0_PH                         ; 0                      ; Untyped                            ;
; L1_PH                         ; 0                      ; Untyped                            ;
; G0_PH                         ; 0                      ; Untyped                            ;
; G1_PH                         ; 0                      ; Untyped                            ;
; G2_PH                         ; 0                      ; Untyped                            ;
; G3_PH                         ; 0                      ; Untyped                            ;
; E0_PH                         ; 0                      ; Untyped                            ;
; E1_PH                         ; 0                      ; Untyped                            ;
; E2_PH                         ; 0                      ; Untyped                            ;
; E3_PH                         ; 0                      ; Untyped                            ;
; M_PH                          ; 0                      ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; CLK0_COUNTER                  ; G0                     ; Untyped                            ;
; CLK1_COUNTER                  ; G0                     ; Untyped                            ;
; CLK2_COUNTER                  ; G0                     ; Untyped                            ;
; CLK3_COUNTER                  ; G0                     ; Untyped                            ;
; CLK4_COUNTER                  ; G0                     ; Untyped                            ;
; CLK5_COUNTER                  ; G0                     ; Untyped                            ;
; CLK6_COUNTER                  ; E0                     ; Untyped                            ;
; CLK7_COUNTER                  ; E1                     ; Untyped                            ;
; CLK8_COUNTER                  ; E2                     ; Untyped                            ;
; CLK9_COUNTER                  ; E3                     ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                            ;
; M_TIME_DELAY                  ; 0                      ; Untyped                            ;
; N_TIME_DELAY                  ; 0                      ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                            ;
; VCO_POST_SCALE                ; 0                      ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                            ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                            ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                            ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                     ;
+-------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_IR:IR0|IR_RECEIVE:u1 ;
+-------------------+--------+----------------------------------------------+
; Parameter Name    ; Value  ; Type                                         ;
+-------------------+--------+----------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                              ;
; GUIDANCE          ; 01     ; Unsigned Binary                              ;
; DATAREAD          ; 10     ; Unsigned Binary                              ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                               ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                               ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                               ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                               ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                               ;
+-------------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0 ;
+------------------------------------+---------------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                             ; Type                       ;
+------------------------------------+---------------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                    ;
; WIDTH_A                            ; 16                                                ; Untyped                    ;
; WIDTHAD_A                          ; 6                                                 ; Untyped                    ;
; NUMWORDS_A                         ; 64                                                ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                    ;
; WIDTH_B                            ; 1                                                 ; Untyped                    ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                    ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                    ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                    ;
; INIT_FILE                          ; db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_cj81                                   ; Untyped                    ;
+------------------------------------+---------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_soo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                    ;
; Entity Instance               ; DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
; Entity Instance               ; DE2_115_IR:IR0|pll1:u0|altpll:altpll_component                       ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; AUTO                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                  ;
; Entity Instance                           ; DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 16                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "seven_segment_decoder:M5" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; num[3] ; Input ; Info     ; Stuck at VCC             ;
; num[2] ; Input ; Info     ; Stuck at GND             ;
; num[1] ; Input ; Info     ; Stuck at VCC             ;
; num[0] ; Input ; Info     ; Stuck at GND             ;
+--------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "seven_segment_decoder:M2" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; num[3] ; Input ; Info     ; Stuck at VCC             ;
; num[2] ; Input ; Info     ; Stuck at GND             ;
; num[1] ; Input ; Info     ; Stuck at VCC             ;
; num[0] ; Input ; Info     ; Stuck at GND             ;
+--------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_IR:IR0|IR_RECEIVE:u1"                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; iRST_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; oDATA_READY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "DE2_115_IR:IR0|pll1:u0" ;
+------+--------+----------+-------------------------+
; Port ; Type   ; Severity ; Details                 ;
+------+--------+----------+-------------------------+
; c1   ; Output ; Info     ; Explicitly unconnected  ;
+------+--------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kb1:KB"                                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; led_g ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|DeBUG_TEST:u6"                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oSin_CLK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1" ;
+-------------+-------+----------+---------------------------------------+
; Port        ; Type  ; Severity ; Details                               ;
+-------------+-------+----------+---------------------------------------+
; iSrc_Select ; Input ; Info     ; Stuck at GND                          ;
; key3_on     ; Input ; Info     ; Stuck at GND                          ;
; key4_on     ; Input ; Info     ; Stuck at GND                          ;
; instru      ; Input ; Info     ; Stuck at GND                          ;
+-------------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_big:b2"                                                                                                                                           ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; org_x         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; org_x[11..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[5..4]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; line_x[11..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_big:b0"                                                                                                                                           ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; org_x         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; org_x[11..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[6..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; line_x[11..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[4]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; line_x[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; line_x[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"                                                                                                                                ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; h_disp          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_disp[11..10]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[6..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[9]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_disp[8]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_disp[7]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_fporch        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_fporch[11..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_fporch[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_fporch[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_sync[6..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync[11..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_sync[4..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_bporch        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_bporch[5..4]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_bporch[11..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_bporch[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_disp          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_disp[8..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_disp[11..9]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_disp[4..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_fporch        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_fporch[11..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_fporch[3]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_fporch[2]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_fporch[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_fporch[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_sync          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_sync[11..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_sync[1]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_sync[0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_bporch        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; v_bporch[11..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_bporch[4..1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_bporch[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_bporch[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|staff:st1"                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; vga_h_sync       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_v_sync       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_sync         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inDisplayArea    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_R            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_G            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_B            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scan_code1[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; scan_code3[7..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; scan_code3[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; scan_code4[7..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; scan_code4[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sound_off3       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sound_off4       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"                                                                                    ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; key_code ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "key_code[7..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1"                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 369                         ;
;     CLR               ; 24                          ;
;     CLR SCLR          ; 41                          ;
;     ENA               ; 89                          ;
;     ENA CLR           ; 39                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 73                          ;
;     SCLR              ; 70                          ;
;     plain             ; 27                          ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 1949                        ;
;     arith             ; 554                         ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 219                         ;
;         3 data inputs ; 327                         ;
;     normal            ; 1395                        ;
;         0 data inputs ; 61                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 378                         ;
;         3 data inputs ; 99                          ;
;         4 data inputs ; 831                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 89.40                       ;
; Average LUT depth     ; 41.72                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Dec 11 20:48:15 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DSDProject -c DSDProject
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment_decoder.v
    Info (12023): Found entity 1: seven_segment_decoder
Info (12021): Found 1 design units, including 1 entities, in source file dsdproject.v
    Info (12023): Found entity 1: DSDProject
Warning (10463): Verilog HDL Declaration warning at zero_one_decoder.v(1): "bit" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file zero_one_decoder.v
    Info (12023): Found entity 1: zero_one_decoder
Info (12021): Found 1 design units, including 1 entities, in source file kb1.v
    Info (12023): Found entity 1: kb1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_ir.v
    Info (12023): Found entity 1: DE2_115_IR
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment_decoder2.v
    Info (12023): Found entity 1: seven_segment_decoder2
Info (12021): Found 1 design units, including 1 entities, in source file ir_receive.v
    Info (12023): Found entity 1: IR_RECEIVE
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1
Warning (10275): Verilog HDL Module Instantiation warning at DE2_115_Synthesizer.v(192): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v
    Info (12023): Found entity 1: DE2_115_Synthesizer
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(40): created implicit net for "PS2_DAT2"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(41): created implicit net for "PS2_CLK2"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(48): created implicit net for "TD_RESET_N"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(73): created implicit net for "keyboard_sysclk"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(74): created implicit net for "demo_clock"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(75): created implicit net for "VGA_CLK"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(90): created implicit net for "demo_code1"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(128): created implicit net for "VGA_HS"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(129): created implicit net for "VGA_VS"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(130): created implicit net for "VGA_SYNC_N"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(131): created implicit net for "VGA_BLANK_N"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(132): created implicit net for "VGA_R1"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(133): created implicit net for "VGA_G1"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Synthesizer.v(134): created implicit net for "VGA_B1"
Info (12127): Elaborating entity "DSDProject" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DSDProject.v(19): object "a" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DSDProject.v(20): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DSDProject.v(21): truncated value with size 32 to match size of target (4)
Warning (10762): Verilog HDL Case Statement warning at DSDProject.v(55): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "DE2_115_Synthesizer" for hierarchy "DE2_115_Synthesizer:DEAUDIO"
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Synthesizer.v(40): object "PS2_DAT2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Synthesizer.v(41): object "PS2_CLK2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Synthesizer.v(48): object "TD_RESET_N" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Synthesizer.v(73): object "keyboard_sysclk" assigned a value but never read
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_Synthesizer.v(8) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Warning (12125): Using design file i2c_av_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_AV_Config
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7"
Warning (10230): Verilog HDL assignment warning at i2c_av_config.v(58): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at i2c_av_config.v(111): truncated value with size 32 to match size of target (6)
Warning (12125): Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)
Warning (12125): Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Warning (12125): Using design file demo_sound1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: demo_sound1
Info (12128): Elaborating entity "demo_sound1" for hierarchy "DE2_115_Synthesizer:DEAUDIO|demo_sound1:dd1"
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(26): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(27): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(28): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(29): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(30): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(50): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at demo_sound1.v(63): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at demo_sound1.v(62): inferring latch(es) for variable "TT", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at demo_sound1.v(131): truncated value with size 32 to match size of target (16)
Info (10041): Inferred latch for "TT[0]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[1]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[2]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[3]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[4]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[5]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[6]" at demo_sound1.v(62)
Info (10041): Inferred latch for "TT[7]" at demo_sound1.v(62)
Warning (12125): Using design file demo_sound2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: demo_sound2
Info (12128): Elaborating entity "demo_sound2" for hierarchy "DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2"
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(26): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(27): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(28): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(29): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(30): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(50): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at demo_sound2.v(63): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at demo_sound2.v(62): inferring latch(es) for variable "TT", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at demo_sound2.v(130): truncated value with size 32 to match size of target (16)
Info (10041): Inferred latch for "TT[0]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[1]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[2]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[3]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[4]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[5]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[6]" at demo_sound2.v(62)
Info (10041): Inferred latch for "TT[7]" at demo_sound2.v(62)
Warning (12125): Using design file staff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: staff
Info (12128): Elaborating entity "staff" for hierarchy "DE2_115_Synthesizer:DEAUDIO|staff:st1"
Warning (10230): Verilog HDL assignment warning at staff.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(29): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(53): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(54): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(55): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(56): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(57): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(58): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(59): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(60): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(61): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(62): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(63): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(72): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(73): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(74): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(75): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(76): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(80): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at staff.v(105): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(106): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(107): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(108): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(109): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(110): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(111): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(112): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(113): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(114): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(115): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(122): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(123): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(124): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(125): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(128): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(129): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(130): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(132): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at staff.v(157): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(158): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(159): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(160): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(161): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(162): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(163): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(164): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(165): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(166): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(167): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(174): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(175): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(176): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(177): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(178): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(179): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(180): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(181): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(182): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(184): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at staff.v(209): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(210): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(211): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(212): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(213): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(214): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(215): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(216): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(217): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(218): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(219): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(226): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(227): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(228): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(229): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(230): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(231): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(232): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(233): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(234): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at staff.v(236): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at staff.v(295): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(297): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(317): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(375): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(377): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at staff.v(393): truncated value with size 32 to match size of target (12)
Warning (12125): Using design file vga_time_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_time_generator
Info (12128): Elaborating entity "vga_time_generator" for hierarchy "DE2_115_Synthesizer:DEAUDIO|staff:st1|vga_time_generator:vga0"
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(32): truncated value with size 32 to match size of target (12)
Warning (10763): Verilog HDL warning at vga_time_generator.v(37): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(54): truncated value with size 32 to match size of target (12)
Warning (10763): Verilog HDL warning at vga_time_generator.v(59): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(74): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(79): truncated value with size 32 to match size of target (12)
Warning (12125): Using design file bar_white.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bar_white
Info (12128): Elaborating entity "bar_white" for hierarchy "DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_white:bar1"
Warning (10230): Verilog HDL assignment warning at bar_white.v(22): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at bar_white.v(23): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(24): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(25): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(29): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(32): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(33): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(34): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(35): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(36): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_white.v(37): truncated value with size 32 to match size of target (1)
Warning (12125): Using design file bar_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bar_big
Info (12128): Elaborating entity "bar_big" for hierarchy "DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_big:b0"
Warning (10230): Verilog HDL assignment warning at bar_big.v(12): truncated value with size 32 to match size of target (1)
Warning (12125): Using design file bar_blank.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bar_blank
Info (12128): Elaborating entity "bar_blank" for hierarchy "DE2_115_Synthesizer:DEAUDIO|staff:st1|bar_blank:bar_blank1"
Warning (10230): Verilog HDL assignment warning at bar_blank.v(17): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(19): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(20): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(21): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(22): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(23): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(24): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(25): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at bar_blank.v(29): truncated value with size 32 to match size of target (1)
Warning (12125): Using design file adio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adio_codec
Info (12128): Elaborating entity "adio_codec" for hierarchy "DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1"
Warning (10230): Verilog HDL assignment warning at adio_codec.v(63): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(88): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(96): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(104): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(117): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(144): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(187): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(188): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(189): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(190): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(53): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(54): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(55): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(56): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(57): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(58): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(59): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(60): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(61): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(62): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(63): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(64): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(65): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(66): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(67): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(68): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(69): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(70): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(71): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(72): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_string.v(73): truncated literal to match 16 bits
Warning (12125): Using design file wave_gen_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wave_gen_string
Info (12128): Elaborating entity "wave_gen_string" for hierarchy "DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|wave_gen_string:r1"
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(40): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(41): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(42): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(43): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(44): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(45): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(46): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(47): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(48): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(49): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(50): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(51): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(52): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(53): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(54): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(55): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(56): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(57): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(58): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(59): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(60): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(61): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(62): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(63): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(64): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(65): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(66): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(67): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(68): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(69): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(70): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(71): truncated literal to match 16 bits
Warning (10229): Verilog HDL Expression warning at wave_gen_brass.v(72): truncated literal to match 16 bits
Warning (12125): Using design file wave_gen_brass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wave_gen_brass
Info (12128): Elaborating entity "wave_gen_brass" for hierarchy "DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|wave_gen_brass:s1"
Warning (12125): Using design file debug_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DeBUG_TEST
Info (12128): Elaborating entity "DeBUG_TEST" for hierarchy "DE2_115_Synthesizer:DEAUDIO|DeBUG_TEST:u6"
Warning (10036): Verilog HDL or VHDL warning at debug_test.v(17): object "sound_off1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at debug_test.v(17): object "sound_off2" assigned a value but never read
Info (12128): Elaborating entity "kb1" for hierarchy "kb1:KB"
Warning (10036): Verilog HDL or VHDL warning at kb1.v(23): object "rxactive" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at kb1.v(24): object "dataready" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at kb1.v(35): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "DE2_115_IR" for hierarchy "DE2_115_IR:IR0"
Info (12128): Elaborating entity "pll1" for hierarchy "DE2_115_IR:IR0|pll1:u0"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_115_IR:IR0|pll1:u0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE2_115_IR:IR0|pll1:u0|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE2_115_IR:IR0|pll1:u0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "DE2_115_IR:IR0|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated"
Info (12128): Elaborating entity "IR_RECEIVE" for hierarchy "DE2_115_IR:IR0|IR_RECEIVE:u1"
Info (12128): Elaborating entity "zero_one_decoder" for hierarchy "zero_one_decoder:M7"
Info (12128): Elaborating entity "seven_segment_decoder" for hierarchy "seven_segment_decoder:M2"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|wave_gen_brass:s4|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "DE2_115_Synthesizer:DEAUDIO|adio_codec:ad1|wave_gen_brass:s3|Ram0" is uninferred due to asynchronous read logic
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
Info (12130): Elaborated megafunction instantiation "DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "DE2_115_Synthesizer:DEAUDIO|I2C_AV_Config:u7|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DSDProject.rom0_I2C_AV_Config_fe53227f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cj81.tdf
    Info (12023): Found entity 1: altsyncram_cj81
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf
    Info (12023): Found entity 1: lpm_divide_soo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 62 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Warning (13012): Latch DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[0]
Warning (13012): Latch DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[0]
Warning (13012): Latch DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[0]
Warning (13012): Latch DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[0]
Warning (13012): Latch DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[0]
Warning (13012): Latch DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[0]
Warning (13012): Latch DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[0]
Warning (13012): Latch DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|TT[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_115_Synthesizer:DEAUDIO|demo_sound2:dd2|step[0]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "DE2_115_Synthesizer:DEAUDIO|AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "segments2[0]" is stuck at VCC
    Warning (13410): Pin "segments2[1]" is stuck at VCC
    Warning (13410): Pin "segments2[2]" is stuck at VCC
    Warning (13410): Pin "segments2[3]" is stuck at VCC
    Warning (13410): Pin "segments2[4]" is stuck at VCC
    Warning (13410): Pin "segments2[5]" is stuck at VCC
    Warning (13410): Pin "segments2[6]" is stuck at VCC
    Warning (13410): Pin "segments4[1]" is stuck at GND
    Warning (13410): Pin "segments4[2]" is stuck at GND
    Warning (13410): Pin "segments4[6]" is stuck at VCC
    Warning (13410): Pin "segments5[0]" is stuck at VCC
    Warning (13410): Pin "segments5[1]" is stuck at VCC
    Warning (13410): Pin "segments5[2]" is stuck at VCC
    Warning (13410): Pin "segments5[3]" is stuck at VCC
    Warning (13410): Pin "segments5[4]" is stuck at VCC
    Warning (13410): Pin "segments5[5]" is stuck at VCC
    Warning (13410): Pin "segments5[6]" is stuck at VCC
    Warning (13410): Pin "segments6[1]" is stuck at GND
    Warning (13410): Pin "segments6[2]" is stuck at GND
    Warning (13410): Pin "segments6[6]" is stuck at VCC
    Warning (13410): Pin "segments7[1]" is stuck at GND
    Warning (13410): Pin "segments7[2]" is stuck at GND
    Warning (13410): Pin "segments7[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 89 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/14.0/DSDProject/output_files/DSDProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "DE2_115_Synthesizer:DEAUDIO|VGA_Audio_PLL:u1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (15899): PLL "DE2_115_IR:IR0|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key0"
    Warning (15610): No output dependent on input pin "key1"
    Warning (15610): No output dependent on input pin "key2"
    Warning (15610): No output dependent on input pin "clk2"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ps2_clk"
    Warning (15610): No output dependent on input pin "ps2_data"
Info (21057): Implemented 2123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 2025 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 325 warnings
    Info: Peak virtual memory: 577 megabytes
    Info: Processing ended: Thu Dec 11 20:48:33 2014
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/14.0/DSDProject/output_files/DSDProject.map.smsg.


