INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alans/Projects/git_clones/100_FPGA_projects/1_And_gate/1_And_gate.srcs/sim_1/new/And_gate_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'And_gate_tb'
