Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 15:53:06 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.130        0.000                      0                10014        0.054        0.000                      0                10014        1.646        0.000                       0                  9391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.130        0.000                      0                10014        0.054        0.000                      0                10014        1.646        0.000                       0                  9391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 4.269ns (87.671%)  route 0.600ns (12.329%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.592     5.296    mult_ch_out_1r[0]
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.401 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.401    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.824 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.824    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.024 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.024    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.124 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.224 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.324 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.424 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.524 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.724 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.724    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.824 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.924 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.024 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.124 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.224 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.324 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.424 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.524 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.524    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.624    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.924    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.132    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.232 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.332 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.432 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.532 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.732 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.832 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.932 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.194 r  sum_cm_ch_cl_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.194    sum_cm_ch_cl00_out[131]
    SLICE_X46Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)        0.101     9.324    sum_cm_ch_cl_reg[131]
  -------------------------------------------------------------------
                         required time                          9.324    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 4.264ns (87.659%)  route 0.600ns (12.341%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.592     5.296    mult_ch_out_1r[0]
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.401 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.401    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.824 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.824    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.024 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.024    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.124 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.224 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.324 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.424 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.524 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.724 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.724    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.824 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.924 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.024 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.124 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.224 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.324 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.424 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.524 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.524    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.624    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.924    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.132    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.232 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.332 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.432 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.532 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.732 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.832 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.932 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.189 r  sum_cm_ch_cl_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.189    sum_cm_ch_cl00_out[129]
    SLICE_X46Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)        0.101     9.324    sum_cm_ch_cl_reg[129]
  -------------------------------------------------------------------
                         required time                          9.324    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 4.206ns (87.510%)  route 0.600ns (12.490%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.592     5.296    mult_ch_out_1r[0]
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.401 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.401    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.824 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.824    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.024 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.024    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.124 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.224 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.324 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.424 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.524 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.724 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.724    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.824 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.924 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.024 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.124 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.224 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.324 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.424 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.524 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.524    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.624    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.924    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.132    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.232 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.332 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.432 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.532 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.732 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.832 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.932 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.131 r  sum_cm_ch_cl_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.131    sum_cm_ch_cl00_out[130]
    SLICE_X46Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)        0.101     9.324    sum_cm_ch_cl_reg[130]
  -------------------------------------------------------------------
                         required time                          9.324    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 4.185ns (87.455%)  route 0.600ns (12.545%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.592     5.296    mult_ch_out_1r[0]
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.401 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.401    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.824 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.824    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.024 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.024    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.124 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.224 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.324 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.424 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.524 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.724 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.724    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.824 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.924 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.024 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.124 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.224 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.324 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.424 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.524 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.524    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.624    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.924    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.132    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.232 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.332 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.432 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.532 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.732 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.832 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.932 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.110 r  sum_cm_ch_cl_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.110    sum_cm_ch_cl00_out[128]
    SLICE_X46Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)        0.101     9.324    sum_cm_ch_cl_reg[128]
  -------------------------------------------------------------------
                         required time                          9.324    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 4.169ns (87.413%)  route 0.600ns (12.587%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.592     5.296    mult_ch_out_1r[0]
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.401 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.401    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.824 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.824    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.024 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.024    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.124 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.224 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.324 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.424 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.524 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.724 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.724    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.824 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.924 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.024 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.124 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.224 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.324 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.424 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.524 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.524    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.624    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.924    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.132    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.232 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.332 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.432 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.532 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.732 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.832 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.094 r  sum_cm_ch_cl_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.094    sum_cm_ch_cl00_out[127]
    SLICE_X46Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.101     9.323    sum_cm_ch_cl_reg[127]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 4.164ns (87.400%)  route 0.600ns (12.600%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.592     5.296    mult_ch_out_1r[0]
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.401 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.401    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.824 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.824    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.024 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.024    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.124 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.224 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.324 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.424 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.524 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.724 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.724    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.824 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.924 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.024 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.124 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.224 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.324 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.424 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.524 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.524    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.624    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.924    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.132    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.232 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.332 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.432 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.532 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.732 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.832 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.089 r  sum_cm_ch_cl_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.089    sum_cm_ch_cl00_out[125]
    SLICE_X46Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.101     9.323    sum_cm_ch_cl_reg[125]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 4.244ns (90.229%)  route 0.460ns (9.772%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cm/clk
    SLICE_X43Y0          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.452     5.155    mult_cm_out[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.260 r  sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.260    sum_cm_ch[3]_i_4_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.717 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.717    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.815 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.815    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.913 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.913    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.011 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.011    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.109 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.109    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.207 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.207    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.305 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.305    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.403 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.403    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.501 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.501    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.599 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.599    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.697 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.697    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.795 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.795    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.893 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.893    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.991 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.089 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.187 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.285 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.383 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.383    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.481 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.481    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.579 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.579    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.677 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.677    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.775 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.775    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.873 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.873    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.971 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.979    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.077 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.077    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.175 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.175    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.273 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.273    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.371 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.469 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.469    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.567 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.567    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.665 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.665    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.763 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.028 r  sum_cm_ch_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.028    sum_cm_ch01_out[129]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[129]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[129]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 4.239ns (90.218%)  route 0.460ns (9.782%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cm/clk
    SLICE_X43Y0          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.452     5.155    mult_cm_out[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.260 r  sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.260    sum_cm_ch[3]_i_4_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.717 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.717    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.815 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.815    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.913 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.913    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.011 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.011    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.109 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.109    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.207 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.207    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.305 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.305    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.403 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.403    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.501 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.501    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.599 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.599    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.697 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.697    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.795 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.795    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.893 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.893    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.991 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.089 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.187 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.285 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.383 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.383    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.481 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.481    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.579 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.579    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.677 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.677    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.775 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.775    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.873 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.873    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.971 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.979    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.077 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.077    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.175 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.175    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.273 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.273    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.371 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.371    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.469 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.469    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.567 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.567    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.665 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.665    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.763 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.023 r  sum_cm_ch_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.023    sum_cm_ch01_out[131]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[131]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[131]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 4.106ns (87.244%)  route 0.600ns (12.756%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.592     5.296    mult_ch_out_1r[0]
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.401 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.401    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.824 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.824    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.024 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.024    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.124 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.224 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.324 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.424 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.524 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.724 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.724    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.824 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.924 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.024 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.124 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.224 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.324 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.424 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.524 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.524    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.624    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.924    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.132    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.232 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.332 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.432 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.532 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.732 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.832 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.031 r  sum_cm_ch_cl_reg[127]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.031    sum_cm_ch_cl00_out[126]
    SLICE_X46Y32         FDRE                                         r  sum_cm_ch_cl_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  sum_cm_ch_cl_reg[126]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.101     9.323    sum_cm_ch_cl_reg[126]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 4.085ns (87.187%)  route 0.600ns (12.813%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X45Y0          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.592     5.296    mult_ch_out_1r[0]
    SLICE_X46Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.401 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.401    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.824 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.824    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.924    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.024 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.024    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.124 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.124    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.224 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.224    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.324 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.424 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.524 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.524    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.624 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.624    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.724 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.724    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.824 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.924 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.024 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.124 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.224 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.324 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.424 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.424    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.524 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.524    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.624 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.624    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.724 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.724    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.824 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.824    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.924 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.924    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.024 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.124 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.132    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.232 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.332 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.332    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.432 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.532 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.632 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.732 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.732    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.832 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.010 r  sum_cm_ch_cl_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.010    sum_cm_ch_cl00_out[124]
    SLICE_X46Y32         FDRE                                         r  sum_cm_ch_cl_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  sum_cm_ch_cl_reg[124]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.101     9.323    sum_cm_ch_cl_reg[124]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_cl_out_3r_reg[44]_srl3___mult_cl_out_3r_reg_r_34/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.708%)  route 0.112ns (44.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.558     1.533    u_kara_mult_66bit_cl/clk
    SLICE_X41Y10         FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  u_kara_mult_66bit_cl/mult_out_reg[44]/Q
                         net (fo=2, routed)           0.112     1.786    mult_cl_out[44]
    SLICE_X42Y10         SRL16E                                       r  mult_cl_out_3r_reg[44]_srl3___mult_cl_out_3r_reg_r_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.825     2.049    clk_IBUF_BUFG
    SLICE_X42Y10         SRL16E                                       r  mult_cl_out_3r_reg[44]_srl3___mult_cl_out_3r_reg_r_34/CLK
                         clock pessimism             -0.500     1.549    
    SLICE_X42Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.732    mult_cl_out_3r_reg[44]_srl3___mult_cl_out_3r_reg_r_34
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_cl_out_3r_reg[0]_srl3___mult_cl_out_3r_reg_r_34/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.561     1.536    u_kara_mult_66bit_cl/clk
    SLICE_X43Y0          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  u_kara_mult_66bit_cl/mult_out_reg[0]/Q
                         net (fo=2, routed)           0.120     1.797    mult_cl_out[0]
    SLICE_X42Y0          SRL16E                                       r  mult_cl_out_3r_reg[0]_srl3___mult_cl_out_3r_reg_r_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.828     2.052    clk_IBUF_BUFG
    SLICE_X42Y0          SRL16E                                       r  mult_cl_out_3r_reg[0]_srl3___mult_cl_out_3r_reg_r_34/CLK
                         clock pessimism             -0.503     1.549    
    SLICE_X42Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.732    mult_cl_out_3r_reg[0]_srl3___mult_cl_out_3r_reg_r_34
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_ch_out_2r_reg[55]_srl2___mult_cl_out_3r_reg_r_19/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.585     1.560    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/clk
    SLICE_X27Y13         FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[55]/Q
                         net (fo=2, routed)           0.126     1.827    u_kara_mult_66bit_cl/mult_ch_out[55]
    SLICE_X26Y12         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[55]_srl2___mult_cl_out_3r_reg_r_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.853     2.077    u_kara_mult_66bit_cl/clk
    SLICE_X26Y12         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[55]_srl2___mult_cl_out_3r_reg_r_19/CLK
                         clock pessimism             -0.501     1.576    
    SLICE_X26Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.759    u_kara_mult_66bit_cl/mult_ch_out_2r_reg[55]_srl2___mult_cl_out_3r_reg_r_19
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_cm_ch_cl_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_cm_ch_cl_1r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.984%)  route 0.262ns (65.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.553     1.528    u_kara_mult_66bit_ch/clk
    SLICE_X45Y18         FDRE                                         r  u_kara_mult_66bit_ch/sum_cm_ch_cl_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  u_kara_mult_66bit_ch/sum_cm_ch_cl_reg[37]/Q
                         net (fo=1, routed)           0.262     1.931    u_kara_mult_66bit_ch/sum_cm_ch_cl_reg_n_0_[37]
    SLICE_X52Y19         FDRE                                         r  u_kara_mult_66bit_ch/sum_cm_ch_cl_1r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.813     2.037    u_kara_mult_66bit_ch/clk
    SLICE_X52Y19         FDRE                                         r  u_kara_mult_66bit_ch/sum_cm_ch_cl_1r_reg[37]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.078     1.861    u_kara_mult_66bit_ch/sum_cm_ch_cl_1r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_1r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_2r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.828%)  route 0.193ns (60.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.549     1.524    u_kara_mult_66bit_ch/clk
    SLICE_X48Y21         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[8]/Q
                         net (fo=1, routed)           0.193     1.845    u_kara_mult_66bit_ch/mult_ch_out_1r[8]
    SLICE_X53Y21         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.811     2.035    u_kara_mult_66bit_ch/clk
    SLICE_X53Y21         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[8]/C
                         clock pessimism             -0.254     1.781    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)        -0.006     1.775    u_kara_mult_66bit_ch/mult_ch_out_2r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_3r_reg_r_19/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.586     1.561    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/clk
    SLICE_X27Y12         FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[49]/Q
                         net (fo=2, routed)           0.067     1.769    u_kara_mult_66bit_cl/mult_ch_out[49]
    SLICE_X26Y12         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_3r_reg_r_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.853     2.077    u_kara_mult_66bit_cl/clk
    SLICE_X26Y12         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_3r_reg_r_19/CLK
                         clock pessimism             -0.503     1.574    
    SLICE_X26Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.691    u_kara_mult_66bit_cl/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_3r_reg_r_19
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_1r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.560     1.535    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/clk
    SLICE_X47Y3          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_1r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_1r_reg[2]/Q
                         net (fo=1, routed)           0.228     1.891    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/sum_1_tmp_1r[2]
    SLICE_X51Y4          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.823     2.047    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/clk
    SLICE_X51Y4          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_out_reg[19]/C
                         clock pessimism             -0.254     1.793    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.018     1.811    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_1r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.552     1.527    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/clk
    SLICE_X47Y19         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/mult_out_reg[17]/Q
                         net (fo=2, routed)           0.241     1.909    u_kara_mult_66bit_ch/mult_ch_out[17]
    SLICE_X53Y22         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.810     2.034    u_kara_mult_66bit_ch/clk
    SLICE_X53Y22         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[17]/C
                         clock pessimism             -0.254     1.780    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.046     1.826    u_kara_mult_66bit_ch/mult_ch_out_1r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mult_ch_out_1r_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.251ns (51.938%)  route 0.232ns (48.062%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.548     1.523    clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  mult_ch_out_1r_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  mult_ch_out_1r_reg[70]/Q
                         net (fo=2, routed)           0.232     1.896    mult_ch_out_1r[70]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.941 r  sum_cm_ch_cl[71]_i_3/O
                         net (fo=1, routed)           0.000     1.941    sum_cm_ch_cl[71]_i_3_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.006 r  sum_cm_ch_cl_reg[71]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.006    sum_cm_ch_cl00_out[70]
    SLICE_X46Y18         FDRE                                         r  sum_cm_ch_cl_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.818     2.042    clk_IBUF_BUFG
    SLICE_X46Y18         FDRE                                         r  sum_cm_ch_cl_reg[70]/C
                         clock pessimism             -0.254     1.788    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.134     1.922    sum_cm_ch_cl_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sum_1_tmp_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_1_tmp_1r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.003%)  route 0.209ns (61.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.558     1.533    clk_IBUF_BUFG
    SLICE_X47Y11         FDRE                                         r  sum_1_tmp_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  sum_1_tmp_reg[46]/Q
                         net (fo=1, routed)           0.209     1.870    sum_1_tmp[46]
    SLICE_X51Y11         FDRE                                         r  sum_1_tmp_1r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.821     2.045    clk_IBUF_BUFG
    SLICE_X51Y11         FDRE                                         r  sum_1_tmp_1r_reg[46]/C
                         clock pessimism             -0.254     1.791    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)        -0.006     1.785    sum_1_tmp_1r_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y8    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y1    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y4    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y0    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y5    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y12   u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y7    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y9    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y0    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[29]_srl2___mult_cl_out_3r_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y2   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[18]_srl2___mult_cl_out_3r_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[32]_srl2___mult_cl_out_3r_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y2   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[24]_srl2___mult_cl_out_3r_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y2   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[28]_srl2___mult_cl_out_3r_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y0   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[0]_srl2___mult_cl_out_3r_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y3   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[15]_srl2___mult_cl_out_3r_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y0   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[1]_srl2___mult_cl_out_3r_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y0   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[2]_srl2___mult_cl_out_3r_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X20Y0   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[3]_srl2___mult_cl_out_3r_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y30  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[47]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y5   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[20]_srl2___mult_cl_out_3r_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y21  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[23]_srl2___mult_cl_out_3r_reg_r_28/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y21  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[24]_srl2___mult_cl_out_3r_reg_r_28/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y5   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[23]_srl2___mult_cl_out_3r_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y21  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[22]_srl2___mult_cl_out_3r_reg_r_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[56]_srl2___mult_cl_out_3r_reg_r_19/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[58]_srl2___mult_cl_out_3r_reg_r_19/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[59]_srl2___mult_cl_out_3r_reg_r_19/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y13  u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[33]_srl2___mult_cl_out_3r_reg_r_16/CLK



