{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 22:17:50 2010 " "Info: Processing started: Sun Mar 21 22:17:50 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MaxValStaticRAM -c MaxValStaticRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MaxValStaticRAM -c MaxValStaticRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a0~portb_re_reg register maxMemValue:inst2\|maxVal\[7\] 107.35 MHz 9.315 ns Internal " "Info: Clock \"clk\" has Internal fmax of 107.35 MHz between source memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a0~portb_re_reg\" and destination register \"maxMemValue:inst2\|maxVal\[7\]\" (period= 9.315 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.062 ns + Longest memory register " "Info: + Longest memory to register delay is 9.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a0~portb_re_reg 1 MEM M4K_X26_Y2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y2; Fanout = 4; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a0~portb_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|q_b\[0\] 2 MEM M4K_X26_Y2 8 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y2; Fanout = 8; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.485 ns) 4.640 ns maxMemValue:inst2\|out\[0\]~9 3 COMB LCCOMB_X30_Y1_N14 2 " "Info: 3: + IC(1.164 ns) + CELL(0.485 ns) = 4.640 ns; Loc. = LCCOMB_X30_Y1_N14; Fanout = 2; COMB Node = 'maxMemValue:inst2\|out\[0\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[0] maxMemValue:inst2|out[0]~9 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.711 ns maxMemValue:inst2\|out\[1\]~11 4 COMB LCCOMB_X30_Y1_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.711 ns; Loc. = LCCOMB_X30_Y1_N16; Fanout = 2; COMB Node = 'maxMemValue:inst2\|out\[1\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|out[0]~9 maxMemValue:inst2|out[1]~11 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.782 ns maxMemValue:inst2\|out\[2\]~13 5 COMB LCCOMB_X30_Y1_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.782 ns; Loc. = LCCOMB_X30_Y1_N18; Fanout = 2; COMB Node = 'maxMemValue:inst2\|out\[2\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|out[1]~11 maxMemValue:inst2|out[2]~13 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.853 ns maxMemValue:inst2\|out\[3\]~15 6 COMB LCCOMB_X30_Y1_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.853 ns; Loc. = LCCOMB_X30_Y1_N20; Fanout = 2; COMB Node = 'maxMemValue:inst2\|out\[3\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|out[2]~13 maxMemValue:inst2|out[3]~15 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.924 ns maxMemValue:inst2\|out\[4\]~17 7 COMB LCCOMB_X30_Y1_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.924 ns; Loc. = LCCOMB_X30_Y1_N22; Fanout = 2; COMB Node = 'maxMemValue:inst2\|out\[4\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|out[3]~15 maxMemValue:inst2|out[4]~17 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.995 ns maxMemValue:inst2\|out\[5\]~19 8 COMB LCCOMB_X30_Y1_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.995 ns; Loc. = LCCOMB_X30_Y1_N24; Fanout = 2; COMB Node = 'maxMemValue:inst2\|out\[5\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|out[4]~17 maxMemValue:inst2|out[5]~19 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.066 ns maxMemValue:inst2\|out\[6\]~21 9 COMB LCCOMB_X30_Y1_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.066 ns; Loc. = LCCOMB_X30_Y1_N26; Fanout = 2; COMB Node = 'maxMemValue:inst2\|out\[6\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|out[5]~19 maxMemValue:inst2|out[6]~21 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.137 ns maxMemValue:inst2\|out\[7\]~23 10 COMB LCCOMB_X30_Y1_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.137 ns; Loc. = LCCOMB_X30_Y1_N28; Fanout = 1; COMB Node = 'maxMemValue:inst2\|out\[7\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|out[6]~21 maxMemValue:inst2|out[7]~23 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.547 ns maxMemValue:inst2\|LessThan0~0 11 COMB LCCOMB_X30_Y1_N30 17 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.547 ns; Loc. = LCCOMB_X30_Y1_N30; Fanout = 17; COMB Node = 'maxMemValue:inst2\|LessThan0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { maxMemValue:inst2|out[7]~23 maxMemValue:inst2|LessThan0~0 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 5.985 ns maxMemValue:inst2\|maxVal~8 12 COMB LCCOMB_X30_Y1_N12 1 " "Info: 12: + IC(0.288 ns) + CELL(0.150 ns) = 5.985 ns; Loc. = LCCOMB_X30_Y1_N12; Fanout = 1; COMB Node = 'maxMemValue:inst2\|maxVal~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { maxMemValue:inst2|LessThan0~0 maxMemValue:inst2|maxVal~8 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.414 ns) 6.850 ns maxMemValue:inst2\|LessThan1~1 13 COMB LCCOMB_X31_Y1_N12 1 " "Info: 13: + IC(0.451 ns) + CELL(0.414 ns) = 6.850 ns; Loc. = LCCOMB_X31_Y1_N12; Fanout = 1; COMB Node = 'maxMemValue:inst2\|LessThan1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { maxMemValue:inst2|maxVal~8 maxMemValue:inst2|LessThan1~1 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.009 ns maxMemValue:inst2\|LessThan1~3 14 COMB LCCOMB_X31_Y1_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 7.009 ns; Loc. = LCCOMB_X31_Y1_N14; Fanout = 1; COMB Node = 'maxMemValue:inst2\|LessThan1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { maxMemValue:inst2|LessThan1~1 maxMemValue:inst2|LessThan1~3 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.080 ns maxMemValue:inst2\|LessThan1~5 15 COMB LCCOMB_X31_Y1_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.080 ns; Loc. = LCCOMB_X31_Y1_N16; Fanout = 1; COMB Node = 'maxMemValue:inst2\|LessThan1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|LessThan1~3 maxMemValue:inst2|LessThan1~5 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.151 ns maxMemValue:inst2\|LessThan1~7 16 COMB LCCOMB_X31_Y1_N18 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.151 ns; Loc. = LCCOMB_X31_Y1_N18; Fanout = 1; COMB Node = 'maxMemValue:inst2\|LessThan1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|LessThan1~5 maxMemValue:inst2|LessThan1~7 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.222 ns maxMemValue:inst2\|LessThan1~9 17 COMB LCCOMB_X31_Y1_N20 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.222 ns; Loc. = LCCOMB_X31_Y1_N20; Fanout = 1; COMB Node = 'maxMemValue:inst2\|LessThan1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|LessThan1~7 maxMemValue:inst2|LessThan1~9 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.293 ns maxMemValue:inst2\|LessThan1~11 18 COMB LCCOMB_X31_Y1_N22 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.293 ns; Loc. = LCCOMB_X31_Y1_N22; Fanout = 1; COMB Node = 'maxMemValue:inst2\|LessThan1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|LessThan1~9 maxMemValue:inst2|LessThan1~11 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.364 ns maxMemValue:inst2\|LessThan1~13 19 COMB LCCOMB_X31_Y1_N24 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.364 ns; Loc. = LCCOMB_X31_Y1_N24; Fanout = 1; COMB Node = 'maxMemValue:inst2\|LessThan1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { maxMemValue:inst2|LessThan1~11 maxMemValue:inst2|LessThan1~13 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.774 ns maxMemValue:inst2\|LessThan1~14 20 COMB LCCOMB_X31_Y1_N26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 7.774 ns; Loc. = LCCOMB_X31_Y1_N26; Fanout = 2; COMB Node = 'maxMemValue:inst2\|LessThan1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { maxMemValue:inst2|LessThan1~13 maxMemValue:inst2|LessThan1~14 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.174 ns maxMemValue:inst2\|maxVal~10 21 COMB LCCOMB_X31_Y1_N30 7 " "Info: 21: + IC(0.250 ns) + CELL(0.150 ns) = 8.174 ns; Loc. = LCCOMB_X31_Y1_N30; Fanout = 7; COMB Node = 'maxMemValue:inst2\|maxVal~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { maxMemValue:inst2|LessThan1~14 maxMemValue:inst2|maxVal~10 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 9.062 ns maxMemValue:inst2\|maxVal\[7\] 22 REG LCFF_X31_Y1_N1 3 " "Info: 22: + IC(0.228 ns) + CELL(0.660 ns) = 9.062 ns; Loc. = LCFF_X31_Y1_N1; Fanout = 3; REG Node = 'maxMemValue:inst2\|maxVal\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { maxMemValue:inst2|maxVal~10 maxMemValue:inst2|maxVal[7] } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.681 ns ( 73.73 % ) " "Info: Total cell delay = 6.681 ns ( 73.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.381 ns ( 26.27 % ) " "Info: Total interconnect delay = 2.381 ns ( 26.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[0] maxMemValue:inst2|out[0]~9 maxMemValue:inst2|out[1]~11 maxMemValue:inst2|out[2]~13 maxMemValue:inst2|out[3]~15 maxMemValue:inst2|out[4]~17 maxMemValue:inst2|out[5]~19 maxMemValue:inst2|out[6]~21 maxMemValue:inst2|out[7]~23 maxMemValue:inst2|LessThan0~0 maxMemValue:inst2|maxVal~8 maxMemValue:inst2|LessThan1~1 maxMemValue:inst2|LessThan1~3 maxMemValue:inst2|LessThan1~5 maxMemValue:inst2|LessThan1~7 maxMemValue:inst2|LessThan1~9 maxMemValue:inst2|LessThan1~11 maxMemValue:inst2|LessThan1~13 maxMemValue:inst2|LessThan1~14 maxMemValue:inst2|maxVal~10 maxMemValue:inst2|maxVal[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[0] {} maxMemValue:inst2|out[0]~9 {} maxMemValue:inst2|out[1]~11 {} maxMemValue:inst2|out[2]~13 {} maxMemValue:inst2|out[3]~15 {} maxMemValue:inst2|out[4]~17 {} maxMemValue:inst2|out[5]~19 {} maxMemValue:inst2|out[6]~21 {} maxMemValue:inst2|out[7]~23 {} maxMemValue:inst2|LessThan0~0 {} maxMemValue:inst2|maxVal~8 {} maxMemValue:inst2|LessThan1~1 {} maxMemValue:inst2|LessThan1~3 {} maxMemValue:inst2|LessThan1~5 {} maxMemValue:inst2|LessThan1~7 {} maxMemValue:inst2|LessThan1~9 {} maxMemValue:inst2|LessThan1~11 {} maxMemValue:inst2|LessThan1~13 {} maxMemValue:inst2|LessThan1~14 {} maxMemValue:inst2|maxVal~10 {} maxMemValue:inst2|maxVal[7] {} } { 0.000ns 0.000ns 1.164ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.288ns 0.451ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.250ns 0.228ns } { 0.000ns 2.991ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.080 ns - Smallest " "Info: - Smallest clock skew is -0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 88 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 88; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.537 ns) 2.677 ns maxMemValue:inst2\|maxVal\[7\] 3 REG LCFF_X31_Y1_N1 3 " "Info: 3: + IC(1.048 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X31_Y1_N1; Fanout = 3; REG Node = 'maxMemValue:inst2\|maxVal\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl maxMemValue:inst2|maxVal[7] } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.63 % ) " "Info: Total cell delay = 1.516 ns ( 56.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.37 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl maxMemValue:inst2|maxVal[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} maxMemValue:inst2|maxVal[7] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.757 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 88 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 88; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.689 ns) 2.757 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a0~portb_re_reg 3 MEM M4K_X26_Y2 4 " "Info: 3: + IC(0.976 ns) + CELL(0.689 ns) = 2.757 ns; Loc. = M4K_X26_Y2; Fanout = 4; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a0~portb_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 60.50 % ) " "Info: Total cell delay = 1.668 ns ( 60.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.089 ns ( 39.50 % ) " "Info: Total interconnect delay = 1.089 ns ( 39.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 0.000ns 0.113ns 0.976ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl maxMemValue:inst2|maxVal[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} maxMemValue:inst2|maxVal[7] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 0.000ns 0.113ns 0.976ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.062 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[0] maxMemValue:inst2|out[0]~9 maxMemValue:inst2|out[1]~11 maxMemValue:inst2|out[2]~13 maxMemValue:inst2|out[3]~15 maxMemValue:inst2|out[4]~17 maxMemValue:inst2|out[5]~19 maxMemValue:inst2|out[6]~21 maxMemValue:inst2|out[7]~23 maxMemValue:inst2|LessThan0~0 maxMemValue:inst2|maxVal~8 maxMemValue:inst2|LessThan1~1 maxMemValue:inst2|LessThan1~3 maxMemValue:inst2|LessThan1~5 maxMemValue:inst2|LessThan1~7 maxMemValue:inst2|LessThan1~9 maxMemValue:inst2|LessThan1~11 maxMemValue:inst2|LessThan1~13 maxMemValue:inst2|LessThan1~14 maxMemValue:inst2|maxVal~10 maxMemValue:inst2|maxVal[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.062 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[0] {} maxMemValue:inst2|out[0]~9 {} maxMemValue:inst2|out[1]~11 {} maxMemValue:inst2|out[2]~13 {} maxMemValue:inst2|out[3]~15 {} maxMemValue:inst2|out[4]~17 {} maxMemValue:inst2|out[5]~19 {} maxMemValue:inst2|out[6]~21 {} maxMemValue:inst2|out[7]~23 {} maxMemValue:inst2|LessThan0~0 {} maxMemValue:inst2|maxVal~8 {} maxMemValue:inst2|LessThan1~1 {} maxMemValue:inst2|LessThan1~3 {} maxMemValue:inst2|LessThan1~5 {} maxMemValue:inst2|LessThan1~7 {} maxMemValue:inst2|LessThan1~9 {} maxMemValue:inst2|LessThan1~11 {} maxMemValue:inst2|LessThan1~13 {} maxMemValue:inst2|LessThan1~14 {} maxMemValue:inst2|maxVal~10 {} maxMemValue:inst2|maxVal[7] {} } { 0.000ns 0.000ns 1.164ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.288ns 0.451ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.250ns 0.228ns } { 0.000ns 2.991ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl maxMemValue:inst2|maxVal[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} maxMemValue:inst2|maxVal[7] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a0~portb_re_reg {} } { 0.000ns 0.000ns 0.113ns 0.976ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "maxMemValue:inst2\|maxVal\[0\] start clk 7.101 ns register " "Info: tsu for register \"maxMemValue:inst2\|maxVal\[0\]\" (data pin = \"start\", clock pin = \"clk\") is 7.101 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.814 ns + Longest pin register " "Info: + Longest pin to register delay is 9.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns start 1 PIN PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; PIN Node = 'start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 376 -32 136 392 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.684 ns) + CELL(0.398 ns) 7.944 ns maxMemValue:inst2\|always0~0 2 COMB LCCOMB_X32_Y1_N2 12 " "Info: 2: + IC(6.684 ns) + CELL(0.398 ns) = 7.944 ns; Loc. = LCCOMB_X32_Y1_N2; Fanout = 12; COMB Node = 'maxMemValue:inst2\|always0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { start maxMemValue:inst2|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.398 ns) 9.057 ns maxMemValue:inst2\|maxVal~17 3 COMB LCCOMB_X32_Y1_N30 1 " "Info: 3: + IC(0.715 ns) + CELL(0.398 ns) = 9.057 ns; Loc. = LCCOMB_X32_Y1_N30; Fanout = 1; COMB Node = 'maxMemValue:inst2\|maxVal~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { maxMemValue:inst2|always0~0 maxMemValue:inst2|maxVal~17 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 9.730 ns maxMemValue:inst2\|maxVal~18 4 COMB LCCOMB_X32_Y1_N26 1 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 9.730 ns; Loc. = LCCOMB_X32_Y1_N26; Fanout = 1; COMB Node = 'maxMemValue:inst2\|maxVal~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { maxMemValue:inst2|maxVal~17 maxMemValue:inst2|maxVal~18 } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.814 ns maxMemValue:inst2\|maxVal\[0\] 5 REG LCFF_X32_Y1_N27 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.814 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 4; REG Node = 'maxMemValue:inst2\|maxVal\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { maxMemValue:inst2|maxVal~18 maxMemValue:inst2|maxVal[0] } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.162 ns ( 22.03 % ) " "Info: Total cell delay = 2.162 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.652 ns ( 77.97 % ) " "Info: Total interconnect delay = 7.652 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.814 ns" { start maxMemValue:inst2|always0~0 maxMemValue:inst2|maxVal~17 maxMemValue:inst2|maxVal~18 maxMemValue:inst2|maxVal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.814 ns" { start {} start~combout {} maxMemValue:inst2|always0~0 {} maxMemValue:inst2|maxVal~17 {} maxMemValue:inst2|maxVal~18 {} maxMemValue:inst2|maxVal[0] {} } { 0.000ns 0.000ns 6.684ns 0.715ns 0.253ns 0.000ns } { 0.000ns 0.862ns 0.398ns 0.398ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 88 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 88; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.537 ns) 2.677 ns maxMemValue:inst2\|maxVal\[0\] 3 REG LCFF_X32_Y1_N27 4 " "Info: 3: + IC(1.048 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 4; REG Node = 'maxMemValue:inst2\|maxVal\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl maxMemValue:inst2|maxVal[0] } "NODE_NAME" } } { "maxMemValue.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/maxMemValue.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.63 % ) " "Info: Total cell delay = 1.516 ns ( 56.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.37 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl maxMemValue:inst2|maxVal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} maxMemValue:inst2|maxVal[0] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.814 ns" { start maxMemValue:inst2|always0~0 maxMemValue:inst2|maxVal~17 maxMemValue:inst2|maxVal~18 maxMemValue:inst2|maxVal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.814 ns" { start {} start~combout {} maxMemValue:inst2|always0~0 {} maxMemValue:inst2|maxVal~17 {} maxMemValue:inst2|maxVal~18 {} maxMemValue:inst2|maxVal[0] {} } { 0.000ns 0.000ns 6.684ns 0.715ns 0.253ns 0.000ns } { 0.000ns 0.862ns 0.398ns 0.398ns 0.420ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl maxMemValue:inst2|maxVal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} maxMemValue:inst2|maxVal[0] {} } { 0.000ns 0.000ns 0.113ns 1.048ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk readOut\[4\] lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~portb_re_reg 11.674 ns memory " "Info: tco from clock \"clk\" to destination pin \"readOut\[4\]\" through memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~portb_re_reg\" is 11.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.758 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 88 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 88; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.689 ns) 2.758 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~portb_re_reg 3 MEM M4K_X26_Y1 4 " "Info: 3: + IC(0.977 ns) + CELL(0.689 ns) = 2.758 ns; Loc. = M4K_X26_Y1; Fanout = 4; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~portb_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg } "NODE_NAME" } } { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 60.48 % ) " "Info: Total cell delay = 1.668 ns ( 60.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 39.52 % ) " "Info: Total interconnect delay = 1.090 ns ( 39.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg {} } { 0.000ns 0.000ns 0.113ns 0.977ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 170 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.707 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~portb_re_reg 1 MEM M4K_X26_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y1; Fanout = 4; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~portb_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg } "NODE_NAME" } } { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|q_b\[4\] 2 MEM M4K_X26_Y1 7 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y1; Fanout = 7; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|q_b\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[4] } "NODE_NAME" } } { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(2.828 ns) 8.707 ns readOut\[4\] 3 PIN PIN_U18 0 " "Info: 3: + IC(2.888 ns) + CELL(2.828 ns) = 8.707 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'readOut\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.716 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[4] readOut[4] } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 136 768 944 152 "readOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.819 ns ( 66.83 % ) " "Info: Total cell delay = 5.819 ns ( 66.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.888 ns ( 33.17 % ) " "Info: Total interconnect delay = 2.888 ns ( 33.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.707 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[4] readOut[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.707 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[4] {} readOut[4] {} } { 0.000ns 0.000ns 2.888ns } { 0.000ns 2.991ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg {} } { 0.000ns 0.000ns 0.113ns 0.977ns } { 0.000ns 0.979ns 0.000ns 0.689ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.707 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[4] readOut[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.707 ns" { lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~portb_re_reg {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|q_b[4] {} readOut[4] {} } { 0.000ns 0.000ns 2.888ns } { 0.000ns 2.991ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~porta_datain_reg1 input\[5\] clk 0.654 ns memory " "Info: th for memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~porta_datain_reg1\" (data pin = \"input\[5\]\", clock pin = \"clk\") is 0.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.729 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 88 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 88; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 176 -32 136 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.660 ns) 2.729 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~porta_datain_reg1 3 MEM M4K_X26_Y1 1 " "Info: 3: + IC(0.977 ns) + CELL(0.660 ns) = 2.729 ns; Loc. = M4K_X26_Y1; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 60.06 % ) " "Info: Total cell delay = 1.639 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 39.94 % ) " "Info: Total interconnect delay = 1.090 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.113ns 0.977ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 170 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.309 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns input\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'input\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } } { "MaxValStaticRAM.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/MaxValStaticRAM.bdf" { { 0 -32 136 16 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.106 ns) 2.309 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~porta_datain_reg1 2 MEM M4K_X26_Y1 1 " "Info: 2: + IC(1.214 ns) + CELL(0.106 ns) = 2.309 ns; Loc. = M4K_X26_Y1; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_e3v1:auto_generated\|ram_block1a4~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { input[5] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_e3v1.tdf" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Homework/HW5/Pt3/db/altsyncram_e3v1.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 47.42 % ) " "Info: Total cell delay = 1.095 ns ( 47.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 52.58 % ) " "Info: Total interconnect delay = 1.214 ns ( 52.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { input[5] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { input[5] {} input[5]~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.989ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk clk~clkctrl lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.113ns 0.977ns } { 0.000ns 0.979ns 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { input[5] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.309 ns" { input[5] {} input[5]~combout {} lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.989ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 22:17:50 2010 " "Info: Processing ended: Sun Mar 21 22:17:50 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
