
target_006_control_led_with_button_abstraction.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000184  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800031c  08000324  00010324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800031c  0800031c  00010324  2**0
                  CONTENTS
  4 .ARM          00000000  0800031c  0800031c  00010324  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800031c  08000324  00010324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800031c  0800031c  0001031c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000320  08000320  00010320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000324  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000324  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010324  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001034e  2**0
                  CONTENTS, READONLY
 13 .debug_info   000004c3  00000000  00000000  00010391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000000c4  00000000  00000000  00010854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  00010918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000002d  00000000  00000000  00010960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000f5c  00000000  00000000  0001098d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000004b2  00000000  00000000  000118e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003d37  00000000  00000000  00011d9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000058  00000000  00000000  00015ad4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00015b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000304 	.word	0x08000304

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000304 	.word	0x08000304

080001d8 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	b087      	sub	sp, #28
 80001dc:	af00      	add	r7, sp, #0
	RCC_AHB1_ENR_t volatile *const p_clock_control_reg =
 80001de:	4b1d      	ldr	r3, [pc, #116]	; (8000254 <main+0x7c>)
 80001e0:	617b      	str	r3, [r7, #20]
			(RCC_AHB1_ENR_t*) 0x40023830;

	GPIOx_MODE_REG_t volatile *const p_port_d_mode_reg =
 80001e2:	4b1d      	ldr	r3, [pc, #116]	; (8000258 <main+0x80>)
 80001e4:	613b      	str	r3, [r7, #16]
			(GPIOx_MODE_REG_t*) 0x40020C00;
	GPIOx_ODR_t volatile *const p_port_d_output_reg = (GPIOx_ODR_t*) 0x40020C14;
 80001e6:	4b1d      	ldr	r3, [pc, #116]	; (800025c <main+0x84>)
 80001e8:	60fb      	str	r3, [r7, #12]

	GPIOx_MODE_REG_t volatile *const p_port_a_mode_reg =
 80001ea:	4b1d      	ldr	r3, [pc, #116]	; (8000260 <main+0x88>)
 80001ec:	60bb      	str	r3, [r7, #8]
			(GPIOx_MODE_REG_t*) 0x40020000;
	GPIOx_IDR_t const volatile *const p_port_a_input_reg =
 80001ee:	4b1d      	ldr	r3, [pc, #116]	; (8000264 <main+0x8c>)
 80001f0:	607b      	str	r3, [r7, #4]
			(GPIOx_IDR_t*) 0x40020010;

	// 1. Enable the clock for GPIOA peripheral in the AHB1ENR
	p_clock_control_reg->gpio_a_en = 1;
 80001f2:	697a      	ldr	r2, [r7, #20]
 80001f4:	6813      	ldr	r3, [r2, #0]
 80001f6:	f043 0301 	orr.w	r3, r3, #1
 80001fa:	6013      	str	r3, [r2, #0]

	// 2. Enable the clock for GPIOD peripheral in the AHB1ENR
	p_clock_control_reg->gpio_d_en = 1;
 80001fc:	697a      	ldr	r2, [r7, #20]
 80001fe:	6813      	ldr	r3, [r2, #0]
 8000200:	f043 0308 	orr.w	r3, r3, #8
 8000204:	6013      	str	r3, [r2, #0]

	// 3. Configure the mode of the button pin A0 as input
	// a. Clear the 0th and 1st bit position (CLEAR)
	p_port_a_mode_reg->pin_0 = 0;
 8000206:	68ba      	ldr	r2, [r7, #8]
 8000208:	6813      	ldr	r3, [r2, #0]
 800020a:	f36f 0301 	bfc	r3, #0, #2
 800020e:	6013      	str	r3, [r2, #0]

	// 4. Configure the mode of the IO pin D12 as output
	// a. Clear the 24th and 25th bit position (CLEAR)
	p_port_d_mode_reg->pin_12 = 0;
 8000210:	693a      	ldr	r2, [r7, #16]
 8000212:	6813      	ldr	r3, [r2, #0]
 8000214:	f36f 6319 	bfc	r3, #24, #2
 8000218:	6013      	str	r3, [r2, #0]
	// b. Make 24th bit as 1 (SET)
	p_port_d_mode_reg->pin_12 = 1;
 800021a:	693a      	ldr	r2, [r7, #16]
 800021c:	6813      	ldr	r3, [r2, #0]
 800021e:	2101      	movs	r1, #1
 8000220:	f361 6319 	bfi	r3, r1, #24, #2
 8000224:	6013      	str	r3, [r2, #0]

	/* Loop forever */
	while (1)
	{
		uint8_t volatile pin_status = (uint8_t) (p_port_a_input_reg->pin_0);
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800022e:	b2db      	uxtb	r3, r3
 8000230:	70fb      	strb	r3, [r7, #3]
		if (pin_status)
 8000232:	78fb      	ldrb	r3, [r7, #3]
 8000234:	b2db      	uxtb	r3, r3
 8000236:	2b00      	cmp	r3, #0
 8000238:	d005      	beq.n	8000246 <main+0x6e>
		{
			//3. Set 12th bit of the output data register to make I/O pin-12 as HIGH
			p_port_d_output_reg->pin_12 = 1;
 800023a:	68fa      	ldr	r2, [r7, #12]
 800023c:	6813      	ldr	r3, [r2, #0]
 800023e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000242:	6013      	str	r3, [r2, #0]
 8000244:	e7ef      	b.n	8000226 <main+0x4e>
		}
		else
		{
			p_port_d_output_reg->pin_12 = 0;
 8000246:	68fa      	ldr	r2, [r7, #12]
 8000248:	6813      	ldr	r3, [r2, #0]
 800024a:	f36f 330c 	bfc	r3, #12, #1
 800024e:	6013      	str	r3, [r2, #0]
	{
 8000250:	e7e9      	b.n	8000226 <main+0x4e>
 8000252:	bf00      	nop
 8000254:	40023830 	.word	0x40023830
 8000258:	40020c00 	.word	0x40020c00
 800025c:	40020c14 	.word	0x40020c14
 8000260:	40020000 	.word	0x40020000
 8000264:	40020010 	.word	0x40020010

08000268 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000268:	480d      	ldr	r0, [pc, #52]	; (80002a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800026a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800026c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000270:	480c      	ldr	r0, [pc, #48]	; (80002a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000272:	490d      	ldr	r1, [pc, #52]	; (80002a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000274:	4a0d      	ldr	r2, [pc, #52]	; (80002ac <LoopForever+0xe>)
  movs r3, #0
 8000276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000278:	e002      	b.n	8000280 <LoopCopyDataInit>

0800027a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800027a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800027c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800027e:	3304      	adds	r3, #4

08000280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000284:	d3f9      	bcc.n	800027a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000286:	4a0a      	ldr	r2, [pc, #40]	; (80002b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000288:	4c0a      	ldr	r4, [pc, #40]	; (80002b4 <LoopForever+0x16>)
  movs r3, #0
 800028a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800028c:	e001      	b.n	8000292 <LoopFillZerobss>

0800028e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800028e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000290:	3204      	adds	r2, #4

08000292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000294:	d3fb      	bcc.n	800028e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000296:	f000 f811 	bl	80002bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800029a:	f7ff ff9d 	bl	80001d8 <main>

0800029e <LoopForever>:

LoopForever:
  b LoopForever
 800029e:	e7fe      	b.n	800029e <LoopForever>
  ldr   r0, =_estack
 80002a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002a8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002ac:	08000324 	.word	0x08000324
  ldr r2, =_sbss
 80002b0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002b4:	2000001c 	.word	0x2000001c

080002b8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002b8:	e7fe      	b.n	80002b8 <ADC_IRQHandler>
	...

080002bc <__libc_init_array>:
 80002bc:	b570      	push	{r4, r5, r6, lr}
 80002be:	4d0d      	ldr	r5, [pc, #52]	; (80002f4 <__libc_init_array+0x38>)
 80002c0:	4c0d      	ldr	r4, [pc, #52]	; (80002f8 <__libc_init_array+0x3c>)
 80002c2:	1b64      	subs	r4, r4, r5
 80002c4:	10a4      	asrs	r4, r4, #2
 80002c6:	2600      	movs	r6, #0
 80002c8:	42a6      	cmp	r6, r4
 80002ca:	d109      	bne.n	80002e0 <__libc_init_array+0x24>
 80002cc:	4d0b      	ldr	r5, [pc, #44]	; (80002fc <__libc_init_array+0x40>)
 80002ce:	4c0c      	ldr	r4, [pc, #48]	; (8000300 <__libc_init_array+0x44>)
 80002d0:	f000 f818 	bl	8000304 <_init>
 80002d4:	1b64      	subs	r4, r4, r5
 80002d6:	10a4      	asrs	r4, r4, #2
 80002d8:	2600      	movs	r6, #0
 80002da:	42a6      	cmp	r6, r4
 80002dc:	d105      	bne.n	80002ea <__libc_init_array+0x2e>
 80002de:	bd70      	pop	{r4, r5, r6, pc}
 80002e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80002e4:	4798      	blx	r3
 80002e6:	3601      	adds	r6, #1
 80002e8:	e7ee      	b.n	80002c8 <__libc_init_array+0xc>
 80002ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80002ee:	4798      	blx	r3
 80002f0:	3601      	adds	r6, #1
 80002f2:	e7f2      	b.n	80002da <__libc_init_array+0x1e>
 80002f4:	0800031c 	.word	0x0800031c
 80002f8:	0800031c 	.word	0x0800031c
 80002fc:	0800031c 	.word	0x0800031c
 8000300:	08000320 	.word	0x08000320

08000304 <_init>:
 8000304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000306:	bf00      	nop
 8000308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800030a:	bc08      	pop	{r3}
 800030c:	469e      	mov	lr, r3
 800030e:	4770      	bx	lr

08000310 <_fini>:
 8000310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000312:	bf00      	nop
 8000314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000316:	bc08      	pop	{r3}
 8000318:	469e      	mov	lr, r3
 800031a:	4770      	bx	lr
