 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CHIP
Version: P-2019.03-SP1-1
Date   : Tue Jan 14 14:41:49 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p72vm40c   Library: N16ADFP_StdCellss0p72vm40c
Wire Load Model Mode: segmented

  Startpoint: u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/read_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by axi_clk)
  Endpoint: u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by axi_clk)
  Path Group: axi_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  B_FIFO_7           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_6           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_5           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_4           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_3           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_2           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_1           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_0           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_7           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_6           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_5           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_4           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_3           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_2           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_1           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_0           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_7          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_6          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_5          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_4          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_3          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_2          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_1          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_0          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_7           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_6           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_5           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_4           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_3           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_2           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_1           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_0           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_7          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_6          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_5          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_4          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_3          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_2          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_1          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_0          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_4    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_3    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_2    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_1    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_0    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_master_1   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_master_0   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_8           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_8           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_8          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_8           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_8          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_5    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_bridge         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_master_2   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CHIP               ZeroWireload          N16ADFP_StdCellss0p72vm40c
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_decoder_4      ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock axi_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/read_ptr_reg_1_/CP (DFQD1BWP20P90LVT)
                                                          0.00 #     0.50 r
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/read_ptr_reg_1_/Q (DFQD1BWP20P90LVT)
                                                          0.07       0.57 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/U4/Z (CKBD2BWP20P90)
                                                          0.02       0.59 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/U302/Z (CKBD1BWP16P90LVT)
                                                          0.01       0.60 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/U301/Z (CKBD1BWP16P90LVT)
                                                          0.01       0.61 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/U300/Z (CKBD1BWP16P90LVT)
                                                          0.01       0.62 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/U318/ZN (CKND1BWP20P90LVT)
                                                          0.01       0.63 r
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/U314/ZN (NR2D1BWP20P90LVT)
                                                          0.06       0.69 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/U692/ZN (AOI22D1BWP16P90)
                                                          0.04       0.73 r
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/U694/ZN (ND2D1BWP16P90)
                                                          0.02       0.75 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_AW_FIFO/r_data[33] (AW_FIFO_8)
                                                          0.00       0.75 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/AWADDR_AXI[24] (AXI_CDC_master_2)
                                                          0.00       0.75 f
  u_TOP/AXI_BUS/i_AXI_bridge/AWADDR_M[88] (AXI_bridge)
                                                          0.00       0.75 f
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/addr_i[24] (AXI_decoder_4)
                                                          0.00       0.75 f
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/U25/Z (OR2D1BWP16P90)
                                                          0.02       0.77 f
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/U24/ZN (NR4D1BWP16P90)
                                                          0.03       0.80 r
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/U23/ZN (IINR3D1BWP16P90)
                                                          0.03       0.83 r
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/U22/ZN (IND3D1BWP16P90)
                                                          0.02       0.85 f
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/U19/ZN (NR3D1BWP16P90)
                                                          0.03       0.88 r
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/U9/ZN (INR4D1BWP16P90)
                                                          0.04       0.92 r
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/U5/ZN (OAI31D1BWP16P90)
                                                          0.03       0.95 f
  u_TOP/AXI_BUS/i_AXI_bridge/ADDR_decoder_0__aw_addr_decoder/slave_id_o[2] (AXI_decoder_4)
                                                          0.00       0.95 f
  u_TOP/AXI_BUS/i_AXI_bridge/U695/ZN (AOI222D1BWP16P90LVT)
                                                          0.04       0.99 r
  u_TOP/AXI_BUS/i_AXI_bridge/U350/ZN (ND4D1BWP16P90LVT)
                                                          0.02       1.01 f
  u_TOP/AXI_BUS/i_AXI_bridge/U616/ZN (ND4D1BWP16P90LVT)
                                                          0.01       1.03 r
  u_TOP/AXI_BUS/i_AXI_bridge/U141/ZN (ND2D1BWP20P90)      0.02       1.05 f
  u_TOP/AXI_BUS/i_AXI_bridge/U603/ZN (CKND1BWP16P90LVT)
                                                          0.01       1.06 r
  u_TOP/AXI_BUS/i_AXI_bridge/U131/ZN (OAI22D1BWP20P90)
                                                          0.03       1.09 f
  u_TOP/AXI_BUS/i_AXI_bridge/U1749/ZN (ND3D4BWP16P90LVT)
                                                          0.01       1.10 r
  u_TOP/AXI_BUS/i_AXI_bridge/U2019/ZN (CKND1BWP16P90LVT)
                                                          0.01       1.12 f
  u_TOP/AXI_BUS/i_AXI_bridge/U225/ZN (AOI22D1BWP20P90LVT)
                                                          0.19       1.31 r
  u_TOP/AXI_BUS/i_AXI_bridge/U327/ZN (OAI222D1BWP16P90LVT)
                                                          0.05       1.36 f
  u_TOP/AXI_BUS/i_AXI_bridge/U1937/ZN (AOI32D1BWP16P90LVT)
                                                          0.02       1.37 r
  u_TOP/AXI_BUS/i_AXI_bridge/U146/ZN (AOI211D1BWP20P90)
                                                          0.03       1.40 f
  u_TOP/AXI_BUS/i_AXI_bridge/U690/ZN (AOI211D1BWP16P90LVT)
                                                          0.03       1.43 r
  u_TOP/AXI_BUS/i_AXI_bridge/U159/ZN (OAI221D1BWP20P90LVT)
                                                          0.12       1.55 f
  u_TOP/AXI_BUS/i_AXI_bridge/U643/ZN (AOI22D1BWP16P90LVT)
                                                          0.03       1.58 r
  u_TOP/AXI_BUS/i_AXI_bridge/U642/ZN (OAI22D1BWP16P90LVT)
                                                          0.01       1.59 f
  u_TOP/AXI_BUS/i_AXI_bridge/U1410/ZN (AOI22D1BWP16P90LVT)
                                                          0.01       1.61 r
  u_TOP/AXI_BUS/i_AXI_bridge/U1409/ZN (OAI22D1BWP16P90LVT)
                                                          0.01       1.62 f
  u_TOP/AXI_BUS/i_AXI_bridge/RVALID_M[0] (AXI_bridge)     0.00       1.62 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/RVALID_AXI (AXI_CDC_master_2)
                                                          0.00       1.62 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/U14/ZN (INR2D1BWP16P90LVT)
                                                          0.02       1.64 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/w_push (R_FIFO_8)
                                                          0.00       1.64 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/U328/ZN (ND3D1BWP16P90LVT)
                                                          0.01       1.65 r
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/U389/ZN (NR2D1BWP16P90LVT)
                                                          0.01       1.66 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/U294/ZN (AOI21D1BWP20P90LVT)
                                                          0.10       1.75 r
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/U319/ZN (CKND1BWP16P90LVT)
                                                          0.02       1.77 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/U296/ZN (ND2D1BWP20P90LVT)
                                                          0.06       1.83 r
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/U93/ZN (IOA22D1BWP20P90)
                                                          0.03       1.87 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/U92/Z (DEL050D1BWP20P90)
                                                          0.09       1.95 f
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/mem_reg_0__0_/D (DFQD2BWP16P90LVT)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock axi_clk (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.50       3.00
  clock uncertainty                                      -0.10       2.90
  u_TOP/AXI_BUS/i_axi_cdc_master0/i_R_FIFO/mem_reg_0__0_/CP (DFQD2BWP16P90LVT)
                                                          0.00       2.90 r
  library setup time                                      0.02       2.92
  data required time                                                 2.92
  --------------------------------------------------------------------------
  data required time                                                 2.92
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/mcycle_reg_0_
              (rising edge-triggered flip-flop clocked by cpu_clk)
  Endpoint: u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/mcycle_reg_63_
            (rising edge-triggered flip-flop clocked by cpu_clk)
  Path Group: cpu_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  VPU_mul_6          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_5          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_4          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_3          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_2          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_1          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_0          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_6         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_5         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_4         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_3         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_2         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_1         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_0         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_7           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_6           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_4           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_3           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_2           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_7           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_6           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_4           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_3           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_2           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_7          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_6          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_4          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_3          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_2          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_7           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_6           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_4           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_3           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_2           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_7          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_6          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_4          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_3          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_2          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  tag_array_wrapper_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  data_array_wrapper_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_4    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_3    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_2    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_master_1   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_master_0   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_mul_7          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_7         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  fpu_mul_alu        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lsu            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_elem           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_sld            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_lane_wrapper   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_instruction_queue
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  csr                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  multiplier         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  FPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  fp_regfiles        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  regfiles           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ras                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  btb                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  bht                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Two_Flip_Flop_1    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_8           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_8           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_8          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_8           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_8          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  tag_array_wrapper_1
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  data_array_wrapper_1
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_regfile        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_execute_stage  ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_cfg            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_issue_stage    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU_id_stage       ZeroWireload          N16ADFP_StdCellss0p72vm40c
  controller         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  wb_stage           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  mem_stage          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  exe_stage          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  id_stage           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  if_stage           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Async_FIFO_1bit    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_master_2   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DMA                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  L1C_data           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  L1C_inst           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  VPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  WDT_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DM_wrapper         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  IM_wrapper         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DMA_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CHIP               ZeroWireload          N16ADFP_StdCellss0p72vm40c
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  csr_DW01_inc_J402_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cpu_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/mcycle_reg_0_/CP (DFQD2BWP16P90LVT)
                                                          0.00 #     0.50 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/mcycle_reg_0_/Q (DFQD2BWP16P90LVT)
                                                          0.06       0.56 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/A[0] (csr_DW01_inc_J402_0)
                                                          0.00       0.56 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U247/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.56 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U246/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.57 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U236/ZN (ND2D2BWP20P90LVT)
                                                          0.01       0.58 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U218/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.59 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U217/ZN (ND2D4BWP16P90LVT)
                                                          0.01       0.60 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U219/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.60 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U229/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.61 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U228/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.62 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U222/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.62 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U248/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.63 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U235/ZN (ND2D2BWP20P90LVT)
                                                          0.01       0.64 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U221/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.65 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U220/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.65 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U234/ZN (NR2D2BWP20P90LVT)
                                                          0.01       0.66 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U231/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.67 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U230/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.68 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U223/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.68 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U261/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.69 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U224/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.70 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U263/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.71 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U225/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.71 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U265/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.72 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U233/ZN (ND2D2BWP20P90LVT)
                                                          0.01       0.73 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U227/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.74 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U226/ZN (CKND2D4BWP16P90LVT)
                                                          0.01       0.74 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U259/ZN (CKNR2D4BWP16P90LVT)
                                                          0.01       0.75 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U232/CO (HA1D2BWP20P90)
                                                          0.03       0.78 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U243/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.80 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U242/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.81 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U250/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.83 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U249/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.84 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U258/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.86 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U257/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.88 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U253/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.89 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U252/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.91 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U251/CO (HA1D4BWP16P90LVT)
                                                          0.02       0.92 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U240/CO (HA1D1BWP16P90)
                                                          0.02       0.95 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U303/CO (HA1D1BWP16P90LVT)
                                                          0.02       0.96 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U302/CO (HA1D1BWP16P90LVT)
                                                          0.02       0.98 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U24/CO (HA1D2BWP16P90LVT)
                                                          0.02       1.00 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U295/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.02 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U298/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.03 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U305/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.05 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U304/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.07 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U301/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.08 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U245/ZN (CKND2D2BWP16P90LVT)
                                                          0.01       1.09 f
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U244/ZN (CKND2BWP16P90LVT)
                                                          0.01       1.10 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U239/CO (HA1D1BWP16P90)
                                                          0.02       1.12 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U16/CO (HA1D2BWP16P90LVT)
                                                          0.02       1.14 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U15/CO (HA1D2BWP16P90LVT)
                                                          0.02       1.16 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U14/CO (HA1D2BWP16P90LVT)
                                                          0.02       1.17 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U255/CO (HA1D4BWP16P90LVT)
                                                          0.02       1.19 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U254/CO (HA1D4BWP16P90LVT)
                                                          0.02       1.21 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U238/CO (HA1D4BWP16P90LVT)
                                                          0.02       1.22 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U237/CO (HA1D4BWP16P90LVT)
                                                          0.02       1.24 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U300/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.25 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U299/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.27 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U256/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.29 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U283/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.30 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U297/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.32 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U296/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.34 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U282/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.36 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U281/CO (HA1D1BWP16P90LVT)
                                                          0.02       1.37 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/U270/Z (XOR2D1BWP16P90LVT)
                                                          0.01       1.38 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/add_153/SUM[63] (csr_DW01_inc_J402_0)
                                                          0.00       1.38 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/U769/Z (AN2D1BWP16P90LVT)
                                                          0.01       1.40 r
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/mcycle_reg_63_/D (DFQD2BWP16P90LVT)
                                                          0.00       1.40 r
  data arrival time                                                  1.40

  clock cpu_clk (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.50       1.50
  clock uncertainty                                      -0.10       1.40
  u_TOP/CPU_wrapper/CPU1/i_wb_stage/i_csr/mcycle_reg_63_/CP (DFQD2BWP16P90LVT)
                                                          0.00       1.40 r
  library setup time                                      0.00       1.40
  data required time                                                 1.40
  --------------------------------------------------------------------------
  data required time                                                 1.40
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DRAM_valid (input port clocked by dram_clk)
  Endpoint: DRAM_RASn (output port clocked by dram_clk)
  Path Group: dram_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DRAM_wrapper       ZeroWireload          N16ADFP_StdCellss0p72vm40c
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  DRAM_wrapper_DW01_sub_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dram_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    3.00       3.50 f
  DRAM_valid (in)                                         0.00       3.50 f
  ipad_DRAM_valid/PAD (PDCDG_H)                           0.00       3.50 f
  ipad_DRAM_valid/C (PDCDG_H)                             0.22       3.72 f
  u_TOP/DRAM_valid (top)                                  0.00       3.72 f
  u_TOP/DRAM_wrapper/DRAM_valid (DRAM_wrapper)            0.00       3.72 f
  u_TOP/DRAM_wrapper/U582/ZN (CKND1BWP16P90LVT)           0.01       3.73 r
  u_TOP/DRAM_wrapper/U1071/ZN (ND2D1BWP16P90LVT)          0.01       3.74 f
  u_TOP/DRAM_wrapper/U357/Z (AN2D1BWP16P90LVT)            0.04       3.79 f
  u_TOP/DRAM_wrapper/U1114/Z (MUX2D1BWP16P90LVT)          0.02       3.81 r
  u_TOP/DRAM_wrapper/U373/ZN (CKND1BWP16P90LVT)           0.01       3.82 f
  u_TOP/DRAM_wrapper/U973/ZN (IOA21D1BWP16P90LVT)         0.01       3.83 f
  u_TOP/DRAM_wrapper/U972/Z (AO21D1BWP16P90LVT)           0.02       3.85 f
  u_TOP/DRAM_wrapper/sub_352/A[18] (DRAM_wrapper_DW01_sub_0)
                                                          0.00       3.85 f
  u_TOP/DRAM_wrapper/sub_352/U2_18/S (FA1D1BWP16P90LVT)
                                                          0.02       3.87 f
  u_TOP/DRAM_wrapper/sub_352/DIFF_18_ (DRAM_wrapper_DW01_sub_0)
                                                          0.00       3.87 f
  u_TOP/DRAM_wrapper/U1040/Z (XOR2D1BWP16P90LVT)          0.02       3.90 r
  u_TOP/DRAM_wrapper/U366/ZN (CKND1BWP16P90LVT)           0.01       3.90 f
  u_TOP/DRAM_wrapper/U1041/ZN (NR4D1BWP16P90LVT)          0.01       3.92 r
  u_TOP/DRAM_wrapper/U1042/ZN (ND3D1BWP16P90LVT)          0.02       3.94 f
  u_TOP/DRAM_wrapper/U1043/ZN (ND2D1BWP16P90LVT)          0.02       3.96 r
  u_TOP/DRAM_wrapper/U1293/ZN (ND2D1BWP16P90LVT)          0.01       3.97 f
  u_TOP/DRAM_wrapper/U1294/ZN (ND3D1BWP16P90LVT)          0.01       3.98 r
  u_TOP/DRAM_wrapper/DRAM_RASn (DRAM_wrapper)             0.00       3.98 r
  u_TOP/DRAM_RASn (top)                                   0.00       3.98 r
  opad_DRAM_RASn/PAD (PDCDG_H)                            0.53       4.51 r
  DRAM_RASn (out)                                         0.00       4.51 r
  data arrival time                                                  4.51

  clock dram_clk (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.50       5.50
  clock uncertainty                                      -0.10       5.40
  output external delay                                  -0.50       4.90
  data required time                                                 4.90
  --------------------------------------------------------------------------
  data required time                                                 4.90
  data arrival time                                                 -4.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: u_TOP/WDT_wrapper/REQUEST_q_reg_addr__0_
              (rising edge-triggered flip-flop clocked by rom_clk)
  Endpoint: u_TOP/WDT_wrapper/WTOCNT_q_reg_16_
            (rising edge-triggered flip-flop clocked by rom_clk)
  Path Group: rom_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Two_Flip_Flop_0    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_5           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  B_FIFO_1           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_5           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  W_FIFO_1           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_5          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AW_FIFO_1          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_5           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  R_FIFO_1           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_5          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AR_FIFO_1          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_1    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Async_FIFO_1bit    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  WDT                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI_CDC_slave_5    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  WDT_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ROM_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CHIP               ZeroWireload          N16ADFP_StdCellss0p72vm40c
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  WDT_wrapper_DW01_add_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  WDT_wrapper_DW01_sub_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rom_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  u_TOP/WDT_wrapper/REQUEST_q_reg_addr__0_/CP (DFQD2BWP16P90LVT)
                                                          0.00       0.50 r
  u_TOP/WDT_wrapper/REQUEST_q_reg_addr__0_/Q (DFQD2BWP16P90LVT)
                                                          0.06       0.56 f
  u_TOP/WDT_wrapper/U159/Z (DEL050D1BWP20P90)             0.08       0.65 f
  u_TOP/WDT_wrapper/add_151/A[0] (WDT_wrapper_DW01_add_0)
                                                          0.00       0.65 f
  u_TOP/WDT_wrapper/add_151/U1/Z (AN2D1BWP16P90LVT)       0.01       0.66 f
  u_TOP/WDT_wrapper/add_151/U1_1/CO (FA1D1BWP16P90LVT)
                                                          0.02       0.68 f
  u_TOP/WDT_wrapper/add_151/U1_2/CO (FA1D1BWP16P90LVT)
                                                          0.03       0.71 f
  u_TOP/WDT_wrapper/add_151/U1_3/CO (FA1D1BWP16P90LVT)
                                                          0.03       0.74 f
  u_TOP/WDT_wrapper/add_151/U1_4/CO (FA1D1BWP16P90LVT)
                                                          0.03       0.76 f
  u_TOP/WDT_wrapper/add_151/U1_5/CO (FA1D1BWP16P90LVT)
                                                          0.03       0.79 f
  u_TOP/WDT_wrapper/add_151/U1_6/CO (FA1D1BWP16P90LVT)
                                                          0.03       0.82 f
  u_TOP/WDT_wrapper/add_151/U1_7/CO (FA1D1BWP16P90LVT)
                                                          0.02       0.84 f
  u_TOP/WDT_wrapper/add_151/U27/Z (AN2D1BWP16P90LVT)      0.01       0.85 f
  u_TOP/WDT_wrapper/add_151/U28/Z (AN2D1BWP16P90LVT)      0.01       0.87 f
  u_TOP/WDT_wrapper/add_151/U29/Z (AN2D1BWP16P90LVT)      0.01       0.88 f
  u_TOP/WDT_wrapper/add_151/U30/Z (AN2D1BWP16P90LVT)      0.01       0.89 f
  u_TOP/WDT_wrapper/add_151/U31/Z (AN2D1BWP16P90LVT)      0.01       0.90 f
  u_TOP/WDT_wrapper/add_151/U32/Z (AN2D1BWP16P90LVT)      0.01       0.91 f
  u_TOP/WDT_wrapper/add_151/U33/Z (AN2D1BWP16P90LVT)      0.01       0.92 f
  u_TOP/WDT_wrapper/add_151/U34/Z (AN2D1BWP16P90LVT)      0.01       0.93 f
  u_TOP/WDT_wrapper/add_151/U13/Z (XOR2D1BWP16P90LVT)     0.02       0.95 f
  u_TOP/WDT_wrapper/add_151/SUM[16] (WDT_wrapper_DW01_add_0)
                                                          0.00       0.95 f
  u_TOP/WDT_wrapper/U386/ZN (CKND1BWP16P90LVT)            0.01       0.96 r
  u_TOP/WDT_wrapper/U336/ZN (OAI222D1BWP16P90LVT)         0.02       0.98 f
  u_TOP/WDT_wrapper/r397/A[16] (WDT_wrapper_DW01_sub_0)
                                                          0.00       0.98 f
  u_TOP/WDT_wrapper/r397/U2_16/CO (FA1D1BWP16P90LVT)      0.03       1.01 f
  u_TOP/WDT_wrapper/r397/U2_17/CO (FA1D1BWP16P90LVT)      0.02       1.04 f
  u_TOP/WDT_wrapper/r397/U2_18/CO (FA1D1BWP16P90LVT)      0.02       1.06 f
  u_TOP/WDT_wrapper/r397/U2_19/CO (FA1D1BWP16P90LVT)      0.02       1.09 f
  u_TOP/WDT_wrapper/r397/U2_20/CO (FA1D1BWP16P90LVT)      0.02       1.11 f
  u_TOP/WDT_wrapper/r397/U2_21/CO (FA1D1BWP16P90LVT)      0.02       1.14 f
  u_TOP/WDT_wrapper/r397/U2_22/CO (FA1D1BWP16P90LVT)      0.02       1.16 f
  u_TOP/WDT_wrapper/r397/U2_23/CO (FA1D1BWP16P90LVT)      0.02       1.19 f
  u_TOP/WDT_wrapper/r397/U2_24/CO (FA1D1BWP16P90LVT)      0.02       1.21 f
  u_TOP/WDT_wrapper/r397/U2_25/CO (FA1D1BWP16P90LVT)      0.02       1.24 f
  u_TOP/WDT_wrapper/r397/U2_26/CO (FA1D1BWP16P90LVT)      0.02       1.26 f
  u_TOP/WDT_wrapper/r397/U2_27/CO (FA1D1BWP16P90LVT)      0.02       1.29 f
  u_TOP/WDT_wrapper/r397/U2_28/CO (FA1D1BWP16P90LVT)      0.03       1.31 f
  u_TOP/WDT_wrapper/r397/U2_29/CO (FA1D1BWP16P90LVT)      0.02       1.34 f
  u_TOP/WDT_wrapper/r397/U2_30/CO (FA1D1BWP16P90LVT)      0.02       1.36 f
  u_TOP/WDT_wrapper/r397/U2_31/Z (XOR3D2BWP16P90LVT)      0.03       1.38 f
  u_TOP/WDT_wrapper/r397/DIFF[31] (WDT_wrapper_DW01_sub_0)
                                                          0.00       1.38 f
  u_TOP/WDT_wrapper/U292/ZN (NR4D1BWP16P90LVT)            0.01       1.40 r
  u_TOP/WDT_wrapper/U273/ZN (ND4D1BWP16P90LVT)            0.01       1.41 f
  u_TOP/WDT_wrapper/U271/ZN (NR2D1BWP16P90LVT)            0.01       1.42 r
  u_TOP/WDT_wrapper/U216/ZN (ND3D1BWP16P90LVT)            0.02       1.44 f
  u_TOP/WDT_wrapper/U203/ZN (NR2D1BWP16P90LVT)            0.03       1.48 r
  u_TOP/WDT_wrapper/U96/Z (AO22D2BWP20P90LVT)             0.02       1.50 r
  u_TOP/WDT_wrapper/U95/Z (DEL050D1BWP20P90)              0.08       1.58 r
  u_TOP/WDT_wrapper/WTOCNT_q_reg_16_/D (DFQD2BWP16P90LVT)
                                                          0.00       1.58 r
  data arrival time                                                  1.58

  clock rom_clk (rise edge)                              50.10      50.10
  clock network delay (ideal)                             0.50      50.60
  clock uncertainty                                      -0.10      50.50
  u_TOP/WDT_wrapper/WTOCNT_q_reg_16_/CP (DFQD2BWP16P90LVT)
                                                          0.00      50.50 r
  library setup time                                      0.00      50.50
  data required time                                                50.50
  --------------------------------------------------------------------------
  data required time                                                50.50
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                       48.92


1
