/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az75-282
+ date
Thu Mar 18 23:13:12 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1616109192
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 18 2021 (23:05:31)
Run date:          Mar 18 2021 (23:13:12+0000)
Run host:          fv-az75-282.lcszdupyzu1ebnciuihqtwhgkd.bx.internal.cloudapp.net (pid=107817)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az75-282
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121280KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=516d852c-48a3-884e-a672-0bb2ab0d90ff, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42-Ubuntu SMP Fri Feb 5 15:39:06 UTC 2021", HostName=fv-az75-282, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121280KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0016253 sec
      iterations=10000000... time=0.0160799 sec
      iterations=100000000... time=0.160788 sec
      iterations=700000000... time=1.12467 sec
      iterations=700000000... time=1.1258 sec
      result: -1231.74 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00358261 sec
      iterations=10000000... time=0.0358363 sec
      iterations=100000000... time=0.358537 sec
      iterations=300000000... time=1.07618 sec
      result: 8.92044 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00223234 sec
      iterations=10000000... time=0.022126 sec
      iterations=100000000... time=0.221361 sec
      iterations=500000000... time=1.10396 sec
      result: 7.24664 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161632 sec
      iterations=10000... time=0.00161122 sec
      iterations=100000... time=0.0160218 sec
      iterations=1000000... time=0.16057 sec
      iterations=7000000... time=1.12348 sec
      result: 1.60497 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000796948 sec
      iterations=10000... time=0.00775056 sec
      iterations=100000... time=0.0771696 sec
      iterations=1000000... time=0.772276 sec
      iterations=2000000... time=1.54544 sec
      result: 7.72722 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.901e-06 sec
      iterations=100... time=3.6906e-05 sec
      iterations=1000... time=0.000366055 sec
      iterations=10000... time=0.00366825 sec
      iterations=100000... time=0.0366533 sec
      iterations=1000000... time=0.366602 sec
      iterations=3000000... time=1.09855 sec
      result: 67.114 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.1103e-05 sec
      iterations=10... time=0.000190129 sec
      iterations=100... time=0.00204281 sec
      iterations=1000... time=0.0201243 sec
      iterations=10000... time=0.201477 sec
      iterations=50000... time=1.00913 sec
      result: 38.9659 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=3.2505e-05 sec
      iterations=100000... time=0.000321249 sec
      iterations=1000000... time=0.00321889 sec
      iterations=10000000... time=0.0321742 sec
      iterations=100000000... time=0.321756 sec
      iterations=300000000... time=0.963717 sec
      iterations=600000000... time=1.92888 sec
      result: 0.401851 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.2605e-05 sec
      iterations=10000... time=0.000176927 sec
      iterations=100000... time=0.00172496 sec
      iterations=1000000... time=0.0171708 sec
      iterations=10000000... time=0.171599 sec
      iterations=60000000... time=1.02804 sec
      result: 2.14176 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=6.901e-06 sec
      iterations=100... time=1.8901e-05 sec
      iterations=1000... time=0.000187211 sec
      iterations=10000... time=0.00187601 sec
      iterations=100000... time=0.0187177 sec
      iterations=1000000... time=0.187074 sec
      iterations=6000000... time=1.12263 sec
      result: 131.348 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.3301e-05 sec
      iterations=10... time=0.000237114 sec
      iterations=100... time=0.00237244 sec
      iterations=1000... time=0.0233525 sec
      iterations=10000... time=0.206462 sec
      iterations=50000... time=0.906746 sec
      iterations=100000... time=1.7352 sec
      result: 45.3223 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.3602e-05 sec
      iterations=10... time=0.000244514 sec
      iterations=100... time=0.00242324 sec
      iterations=1000... time=0.0241168 sec
      iterations=10000... time=0.24133 sec
      iterations=50000... time=1.20605 sec
      result: 0.0716389 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000215313 sec
      iterations=10... time=0.00199782 sec
      iterations=100... time=0.0198503 sec
      iterations=1000... time=0.198863 sec
      iterations=6000... time=1.19398 sec
      result: 0.254542 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00466887 sec
      iterations=10... time=0.0501946 sec
      iterations=100... time=0.48838 sec
      iterations=200... time=0.985272 sec
      iterations=400... time=1.94823 sec
      result: 0.363728 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00224973 sec
      iterations=10000000... time=0.0163576 sec
      iterations=100000000... time=0.16131 sec
      iterations=700000000... time=1.12731 sec
      iterations=700000000... time=1.12974 sec
      result: -576.655 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00358701 sec
      iterations=10000000... time=0.0358839 sec
      iterations=100000000... time=0.371912 sec
      iterations=300000000... time=1.07699 sec
      result: 8.91376 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00221648 sec
      iterations=10000000... time=0.022073 sec
      iterations=100000000... time=0.220575 sec
      iterations=500000000... time=1.10881 sec
      result: 7.21493 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00016146 sec
      iterations=10000... time=0.00160809 sec
      iterations=100000... time=0.0161228 sec
      iterations=1000000... time=0.161233 sec
      iterations=7000000... time=1.12916 sec
      result: 1.61308 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000930402 sec
      iterations=10000... time=0.00885924 sec
      iterations=100000... time=0.0886598 sec
      iterations=1000000... time=0.915385 sec
      iterations=2000000... time=1.7765 sec
      result: 8.88251 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.15e-06 sec
      iterations=10... time=5.5005e-06 sec
      iterations=100... time=5.14025e-05 sec
      iterations=1000... time=0.000510329 sec
      iterations=10000... time=0.00411458 sec
      iterations=100000... time=0.0372365 sec
      iterations=1000000... time=0.367983 sec
      iterations=3000000... time=1.10777 sec
      result: 66.5553 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.5652e-05 sec
      iterations=10... time=0.000207412 sec
      iterations=100... time=0.00206731 sec
      iterations=1000... time=0.0206761 sec
      iterations=10000... time=0.206992 sec
      iterations=50000... time=1.03513 sec
      result: 37.987 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=5.3e-06 sec
      iterations=10000... time=4.5203e-05 sec
      iterations=100000... time=0.000447725 sec
      iterations=1000000... time=0.00357275 sec
      iterations=10000000... time=0.0323495 sec
      iterations=100000000... time=0.322322 sec
      iterations=300000000... time=0.967177 sec
      iterations=600000000... time=1.93592 sec
      result: 0.403316 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.6001e-05 sec
      iterations=10000... time=0.000182559 sec
      iterations=100000... time=0.00177004 sec
      iterations=1000000... time=0.017844 sec
      iterations=10000000... time=0.177467 sec
      iterations=60000000... time=1.06619 sec
      result: 2.22122 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=2.45e-06 sec
      iterations=100... time=1.8551e-05 sec
      iterations=1000... time=0.000180459 sec
      iterations=10000... time=0.00180164 sec
      iterations=100000... time=0.0208326 sec
      iterations=1000000... time=0.18179 sec
      iterations=6000000... time=1.08415 sec
      result: 136.011 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.3702e-05 sec
      iterations=10... time=0.00033997 sec
      iterations=100... time=0.00336995 sec
      iterations=1000... time=0.0311607 sec
      iterations=10000... time=0.229691 sec
      iterations=50000... time=0.872734 sec
      iterations=100000... time=1.73338 sec
      result: 45.3699 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.9505e-06 sec
      iterations=10... time=3.4552e-05 sec
      iterations=100... time=0.000320819 sec
      iterations=1000... time=0.00315809 sec
      iterations=10000... time=0.0307645 sec
      iterations=100000... time=0.309461 sec
      iterations=400000... time=1.23839 sec
      result: 0.235468 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.47515e-05 sec
      iterations=10... time=0.000314311 sec
      iterations=100... time=0.0030676 sec
      iterations=1000... time=0.0306499 sec
      iterations=10000... time=0.307147 sec
      iterations=40000... time=1.23118 sec
      result: 0.792376 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00117332 sec
      iterations=10... time=0.0116182 sec
      iterations=100... time=0.117641 sec
      iterations=900... time=1.04108 sec
      result: 1.53149 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Mar 18 23:14:09 UTC 2021
+ echo Done.
Done.
  Elapsed time: 57.5 s
