INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sim_1/new/tb3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [C:/Users/kccistc/Desktop/FPGA_JIHO_OUT/250318_UARTT/project_1/project_1.srcs/sim_1/new/tb3.v:31]
