Merged \
&emsp;[Refactor vstart assignments to use set_vstart function](https://github.com/riscv/sail-riscv/pull/688) 对vstart赋值统一使用set_vstart \ 

&emsp;[Add dec_bits library file](https://github.com/rems-project/sail/pull/845) 使sail支持对十进制数转成字符串 \ 

In progress \
&emsp;[Add Zvbb extension](https://github.com/riscv/sail-riscv/pull/558) \
&emsp;[zcmp扩展](https://github.com/riscv/sail-riscv/pull/610)                   <----------- \
&emsp;[zcmp测试](https://github.com/riscv-software-src/riscv-tests/pull/592) \
&emsp;[重构v扩展，使用更安全的bits](https://github.com/riscv/sail-riscv/pull/622)   <-----------will be merged \
&emsp;[Remove pc alignment mask](https://github.com/riscv/sail-riscv/pull/618) \
&emsp;[lean-mlir定理证明or_sub_xor_eq_and](https://github.com/opencompl/lean-mlir/pull/924)
