#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 23 12:09:47 2023
# Process ID: 19132
# Current directory: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28712 E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.xpr
# Log file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/vivado.log
# Journal file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.xpr
INFO: [Project 1-313] Project file moved from 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_02' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files', nor could it be found using path 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_02/TEST_02.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/DAC_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TimeController'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.777 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
Reading block design file <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:user:DAC_Controller:1.0 - DAC_Controller_0
Adding component instance block -- xilinx.com:user:TimeController:1.0 - TimeController_0
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.4 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
Successfully read diagram <TEST_02_Block> from block design file <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.836 ; gain = 160.926
startgroup
set_property -dict [list CONFIG.DAC_Output_Current {0} CONFIG.Analog_Detection {0} CONFIG.DAC0_Sampling_Rate {1.6} CONFIG.DAC0_Refclk_Freq {1600.000} CONFIG.DAC0_Fabric_Freq {100.000} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_Mixer_Type00 {0} CONFIG.DAC_Mixer_Mode00 {2} CONFIG.DAC_RESERVED_1_00 {0} CONFIG.DAC_RESERVED_1_01 {0} CONFIG.DAC_RESERVED_1_02 {0} CONFIG.DAC_RESERVED_1_03 {0}] [get_bd_cells usp_rf_data_converter_0]
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac00_nco_freq is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac00_nco_phase is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac00_nco_phase_rst is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac00_nco_update_en is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac0_nco_update_req is now disabled. All connections to this pin have been removed. 
WARNING: [BD 41-1684] Pin /usp_rf_data_converter_0/dac0_nco_update_busy is now disabled. All connections to this pin have been removed. 
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
delete_bd_objs [get_bd_nets DAC_Controller_0_dac00_nco_freq] [get_bd_nets DAC_Controller_0_dac00_nco_phase] [get_bd_nets DAC_Controller_0_dac00_nco_phase_rst] [get_bd_nets DAC_Controller_0_dac00_nco_update_en] [get_bd_nets DAC_Controller_0_dac0_nco_update_req] [get_bd_nets usp_rf_data_converter_0_dac0_nco_update_busy]
endgroup
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
