// Seed: 1418086286
module module_0;
  wire id_1, id_2;
  module_2 modCall_1 ();
  wire id_3;
endmodule
module module_1 (
    input wor  id_0,
    input wire id_1,
    input tri0 id_2,
    input wor  id_3
);
  tri1 id_5, id_6;
  wire id_7;
  always @(posedge 1) id_5 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  final $display(1);
  assign id_1 = 1;
  assign module_3.id_0 = 0;
  initial
  fork
  join
endmodule
module module_3 (
    input  tri  id_0,
    output wand id_1,
    output wire id_2
);
  assign id_1 = 1'b0;
  wire id_4;
  module_2 modCall_1 ();
endmodule
