#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan  6 16:22:54 2020
# Process ID: 19208
# Current directory: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16156 C:\Users\Kayode Hadilou ADJE\Downloads\creeping.xpr\creeping\creeping.xpr
# Log file: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/vivado.log
# Journal file: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Kayode Hadilou ADJE/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14524-Kayode/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 762.648 ; gain = 114.199
launch_runs synth_1 -jobs 4
[Mon Jan  6 17:15:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan  6 17:17:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 17:19:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 17:30:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
[Mon Jan  6 17:30:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 17:38:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
[Mon Jan  6 17:38:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 17:43:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
[Mon Jan  6 17:43:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 17:46:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
[Mon Jan  6 17:46:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 18:00:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 18:13:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
[Mon Jan  6 18:13:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 18:17:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
[Mon Jan  6 18:17:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 18:22:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
[Mon Jan  6 18:22:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 18:28:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/synth_1/runme.log
[Mon Jan  6 18:28:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thirdStepTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thirdStepTest_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigCounterDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bigCounterDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bigMux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/fourBitDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fourBitDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/threeBitCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'threeBitCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/thirdStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'thirdStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/two_bits_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_bits_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/secondStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'secondStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/firstStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'firstStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/new/secondStepTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'secondStepTest'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/new/thirdStepTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'thirdStepTest'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/new/firstStepTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'firstStepTest'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.sim/sim_1/behav/xsim'
"xelab -wto e3a30d297da14d66af767fabc1fc9a53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirdStepTest_behav xil_defaultlib.thirdStepTest -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e3a30d297da14d66af767fabc1fc9a53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirdStepTest_behav xil_defaultlib.thirdStepTest -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.threeBitCounter [threebitcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.bigMux [bigmux_default]
Compiling architecture behavioral of entity xil_defaultlib.fourBitDecoder [fourbitdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.bigCounterDecoder [bigcounterdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.thirdStep [thirdstep_default]
Compiling architecture behavioral of entity xil_defaultlib.thirdsteptest
Built simulation snapshot thirdStepTest_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kayode -notrace
couldn't read file "C:/Users/Kayode": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jan  6 18:34:27 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1066.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thirdStepTest_behav -key {Behavioral:sim_1:Functional:thirdStepTest} -tclbatch {thirdStepTest.tcl} -view {{C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/imports/creeping/firstStepTest_behav.wcfg}} -view {{C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/imports/creeping/secondStepTest_behav.wcfg}} -view {{C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/imports/creeping/secondStepTest_behav1.wcfg}} -view {{C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/imports/creeping/thirdStepTest_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/imports/creeping/firstStepTest_behav.wcfg}
WARNING: Simulation object /firstStepTest/s_sw0 was not found in the design.
WARNING: Simulation object /firstStepTest/s_sw1 was not found in the design.
WARNING: Simulation object /firstStepTest/s_sw2 was not found in the design.
WARNING: Simulation object /firstStepTest/s_sw3 was not found in the design.
WARNING: Simulation object /firstStepTest/s_output was not found in the design.
WARNING: Simulation object /firstStepTest/s_selectedOutput was not found in the design.
open_wave_config {C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/imports/creeping/secondStepTest_behav.wcfg}
WARNING: Simulation object /secondStepTest/uut_second/sw0_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw1_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw2_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw3_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw4_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw5_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw6_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw7_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw8_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw9_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw10_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw11_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw12_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw13_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw14_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw15_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/clk_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/mult_entity/enable was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/mult_entity/outputMux was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/output_segment was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/output_selected was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/s_output_counter was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/s_output_multiplexer was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/s_output_2bit_decoder was not found in the design.
open_wave_config {C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/imports/creeping/secondStepTest_behav1.wcfg}
WARNING: Simulation object /secondStepTest/uut_second/sw0_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw1_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw2_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw3_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw4_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw5_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw6_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw7_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw8_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw9_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw10_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw11_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw12_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw13_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw14_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/sw15_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/clk_in was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/mult_entity/enable was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/mult_entity/outputMux was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/output_segment was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/output_selected was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/s_output_counter was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/s_output_multiplexer was not found in the design.
WARNING: Simulation object /secondStepTest/uut_second/s_output_2bit_decoder was not found in the design.
open_wave_config {C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sim_1/imports/creeping/thirdStepTest_behav.wcfg}
source thirdStepTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1066.516 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thirdStepTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1066.516 ; gain = 0.000
run 20 ms
run 20 s
run: Time (s): cpu = 00:06:17 ; elapsed = 00:07:46 . Memory (MB): peak = 1066.516 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 s
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1066.516 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: thirdStep
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.727 ; gain = 175.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'thirdStep' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/thirdStep.vhd:40]
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/shift_register.vhd:35' bound to instance 'uut_shift_register' of component 'shift_register' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/thirdStep.vhd:71]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/shift_register.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (1#1) [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/shift_register.vhd:40]
INFO: [Synth 8-3491] module 'threeBitCounter' declared at 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/threeBitCounter.vhd:36' bound to instance 'uut_counter' of component 'threeBitCounter' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/thirdStep.vhd:74]
INFO: [Synth 8-638] synthesizing module 'threeBitCounter' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/threeBitCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'threeBitCounter' (2#1) [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/threeBitCounter.vhd:41]
INFO: [Synth 8-3491] module 'bigMux' declared at 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigMux.vhd:34' bound to instance 'uut_mux' of component 'bigMux' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/thirdStep.vhd:76]
INFO: [Synth 8-638] synthesizing module 'bigMux' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigMux.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigMux.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'bigMux' (3#1) [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigMux.vhd:40]
INFO: [Synth 8-3491] module 'fourBitDecoder' declared at 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/fourBitDecoder.vhd:34' bound to instance 'uut_decoder' of component 'fourBitDecoder' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/thirdStep.vhd:80]
INFO: [Synth 8-638] synthesizing module 'fourBitDecoder' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/fourBitDecoder.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/fourBitDecoder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'fourBitDecoder' (4#1) [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/fourBitDecoder.vhd:42]
INFO: [Synth 8-3491] module 'bigCounterDecoder' declared at 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigCounterDecoder.vhd:34' bound to instance 'uut_counter_decoder' of component 'bigCounterDecoder' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/thirdStep.vhd:86]
INFO: [Synth 8-638] synthesizing module 'bigCounterDecoder' [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigCounterDecoder.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigCounterDecoder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'bigCounterDecoder' (5#1) [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/bigCounterDecoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'thirdStep' (6#1) [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/sources_1/new/thirdStep.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1456.445 ; gain = 214.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1456.445 ; gain = 214.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1456.445 ; gain = 214.754
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/constrs_1/imports/CreepingLine3/display_const.xdc]
Finished Parsing XDC File [C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/creeping.srcs/constrs_1/imports/CreepingLine3/display_const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1587.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1614.027 ; gain = 372.336
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1614.027 ; gain = 547.512
archive_project {C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping.xpr.zip} -temp_dir {C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/.Xil/Vivado-19208-Kayode} -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/.Xil/Vivado-19208-Kayode' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Kayode Hadilou ADJE/Downloads/creeping.xpr/creeping/.Xil/Vivado-19208-Kayode/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
