
*** Running vivado
    with args -log mcs_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source mcs_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mcs_top.tcl -notrace
Command: synth_design -top mcs_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 297.766 ; gain = 89.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mcs_top' [H:/project_dft/project_dft.srcs/sources_1/new/mcs_dft.vhd:25]
INFO: [Synth 8-3491] module 'microblaze_mcs_0' declared at 'H:/project_dft/project_dft.runs/synth_1/.Xil/Vivado-12468-2002-07/realtime/microblaze_mcs_0_stub.v:6' bound to instance 'processor1' of component 'microblaze_mcs_0' [H:/project_dft/project_dft.srcs/sources_1/new/mcs_dft.vhd:87]
INFO: [Synth 8-638] synthesizing module 'microblaze_mcs_0' [H:/project_dft/project_dft.runs/synth_1/.Xil/Vivado-12468-2002-07/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_mcs_0' (1#1) [H:/project_dft/project_dft.runs/synth_1/.Xil/Vivado-12468-2002-07/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-3491] module 'rom' declared at 'H:/project_dft/project_dft.srcs/sources_1/new/memory.vhd:7' bound to instance 'rom1' of component 'rom' [H:/project_dft/project_dft.srcs/sources_1/new/mcs_dft.vhd:92]
INFO: [Synth 8-638] synthesizing module 'rom' [H:/project_dft/project_dft.srcs/sources_1/new/memory.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'rom' (2#1) [H:/project_dft/project_dft.srcs/sources_1/new/memory.vhd:18]
INFO: [Synth 8-3491] module 'dft' declared at 'H:/project_dft/project_dft.srcs/sources_1/new/dft.vhd:9' bound to instance 'dft1' of component 'dft' [H:/project_dft/project_dft.srcs/sources_1/new/mcs_dft.vhd:94]
INFO: [Synth 8-638] synthesizing module 'dft' [H:/project_dft/project_dft.srcs/sources_1/new/dft.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'dft' (3#1) [H:/project_dft/project_dft.srcs/sources_1/new/dft.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mcs_top' (4#1) [H:/project_dft/project_dft.srcs/sources_1/new/mcs_dft.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 335.094 ; gain = 126.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 335.094 ; gain = 126.586
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'microblaze_mcs_0' instantiated as 'processor1' [H:/project_dft/project_dft.srcs/sources_1/new/mcs_dft.vhd:87]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/project_dft/project_dft.runs/synth_1/.Xil/Vivado-12468-2002-07/dcp/microblaze_mcs_0_in_context.xdc] for cell 'processor1'
Finished Parsing XDC File [H:/project_dft/project_dft.runs/synth_1/.Xil/Vivado-12468-2002-07/dcp/microblaze_mcs_0_in_context.xdc] for cell 'processor1'
Parsing XDC File [H:/project_dft/project_dft.srcs/constrs_1/new/constt.xdc]
Finished Parsing XDC File [H:/project_dft/project_dft.srcs/constrs_1/new/constt.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/project_dft/project_dft.srcs/constrs_1/new/constt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mcs_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mcs_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 640.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 640.055 ; gain = 431.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 640.055 ; gain = 431.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 640.055 ; gain = 431.547
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "temp_mult_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "addr1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ram_w_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IO_read_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 640.055 ; gain = 431.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mcs_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 640.055 ; gain = 431.547
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'sum_i_reg[15:0]' into 'sum_i_reg[15:0]' [H:/project_dft/project_dft.srcs/sources_1/new/dft.vhd:44]
INFO: [Synth 8-4471] merging register 'sum_r_reg[15:0]' into 'sum_r_reg[15:0]' [H:/project_dft/project_dft.srcs/sources_1/new/dft.vhd:44]
INFO: [Synth 8-4471] merging register 'sum_i_reg[15:0]' into 'sum_i_reg[15:0]' [H:/project_dft/project_dft.srcs/sources_1/new/dft.vhd:44]
INFO: [Synth 8-4471] merging register 'sum_r_reg[15:0]' into 'sum_r_reg[15:0]' [H:/project_dft/project_dft.srcs/sources_1/new/dft.vhd:44]
INFO: [Synth 8-5546] ROM "temp_mult_r" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP temp_mult_i_reg1, operation Mode is: A*B2.
DSP Report: register sum_i_reg is absorbed into DSP temp_mult_i_reg1.
DSP Report: operator temp_mult_i_reg1 is absorbed into DSP temp_mult_i_reg1.
DSP Report: Generating DSP temp_mult_r_reg1, operation Mode is: A*B2.
DSP Report: register sum_r_reg is absorbed into DSP temp_mult_r_reg1.
DSP Report: operator temp_mult_r_reg1 is absorbed into DSP temp_mult_r_reg1.
DSP Report: Generating DSP temp_mult_r_reg, operation Mode is: (PCIN-A*B2)'.
DSP Report: register sum_i_reg is absorbed into DSP temp_mult_r_reg.
DSP Report: register temp_mult_r_reg is absorbed into DSP temp_mult_r_reg.
DSP Report: operator temp_mult_r_reg0 is absorbed into DSP temp_mult_r_reg.
DSP Report: operator temp_mult_r_reg1 is absorbed into DSP temp_mult_r_reg.
DSP Report: Generating DSP temp_mult_i_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register sum_r_reg is absorbed into DSP temp_mult_i_reg.
DSP Report: register temp_mult_i_reg is absorbed into DSP temp_mult_i_reg.
DSP Report: operator temp_mult_i_reg0 is absorbed into DSP temp_mult_i_reg.
DSP Report: operator temp_mult_i_reg1 is absorbed into DSP temp_mult_i_reg.
INFO: [Synth 8-5546] ROM "IO_read_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 640.055 ; gain = 431.547
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 640.055 ; gain = 431.547

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rom         | mem_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dft         | A*B2         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dft         | A*B2         | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dft         | (PCIN-A*B2)' | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|dft         | (PCIN+A*B2)' | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 640.055 ; gain = 431.547
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 640.055 ; gain = 431.547

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processor1/IO_addr_strobe' to pin 'processor1/bbstub_IO_addr_strobe/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processor1/IO_read_strobe' to pin 'processor1/bbstub_IO_read_strobe/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processor1/IO_write_strobe' to pin 'processor1/bbstub_IO_write_strobe/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processor1/UART_txd' to pin 'processor1/bbstub_UART_txd/O'
INFO: [Synth 8-5820] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 642.207 ; gain = 433.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 643.188 ; gain = 434.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance rom1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |microblaze_mcs_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |microblaze_mcs_0 |     1|
|2     |BUFG             |     1|
|3     |CARRY4           |     8|
|4     |DSP48E1          |     2|
|5     |DSP48E1_1        |     2|
|6     |LUT2             |    36|
|7     |LUT3             |    34|
|8     |LUT4             |     3|
|9     |LUT5             |     4|
|10    |LUT6             |    13|
|11    |MUXF7            |     1|
|12    |RAMB18E1         |     1|
|13    |FDRE             |   145|
|14    |IBUF             |     3|
|15    |OBUF             |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   326|
|2     |  dft1   |dft    |   159|
|3     |  rom1   |rom    |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 663.582 ; gain = 455.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 663.582 ; gain = 131.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 663.582 ; gain = 455.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 663.582 ; gain = 441.469
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 663.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 03 22:48:33 2017...
