// Seed: 3048551736
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   id_2
);
  wire id_4;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output uwire id_5,
    input tri module_1,
    output wand id_7,
    input supply0 id_8,
    output uwire id_9,
    input wand id_10,
    input tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    output wor id_14,
    input uwire id_15,
    output tri0 id_16,
    output supply0 id_17,
    input supply1 id_18,
    output wand id_19,
    output wire id_20,
    input uwire id_21
);
  or primCall (
      id_19,
      id_13,
      id_11,
      id_24,
      id_4,
      id_23,
      id_10,
      id_15,
      id_8,
      id_2,
      id_21,
      id_1,
      id_18,
      id_3,
      id_0
  );
  genvar id_23;
  tri1 id_24 = id_8 - 1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_13
  );
endmodule
