/**
 * (c) 2013 Xilinx Inc.
 * XREGDB v0.91
 * XREGCHDR v0.15
 *
 * Generated on: 2018-08-14
 *
 * @file: cpm_slcr.h
 *
 *
 * This file contains confidential and proprietary information
 * of Xilinx, Inc. and is protected under U.S. and
 * international copyright and other intellectual property
 * laws.
 *
 * DISCLAIMER
 * This disclaimer is not a license and does not grant any
 * rights to the materials distributed herewith. Except as
 * otherwise provided in a valid license issued to you by
 * Xilinx, and to the maximum extent permitted by applicable
 * law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
 * WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
 * AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
 * BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
 * INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
 * (2) Xilinx shall not be liable (whether in contract or tort,
 * including negligence, or under any other theory of
 * liability) for any loss or damage of any kind or nature
 * related to, arising under or in connection with these
 * materials, including for any direct, or any indirect,
 * special, incidental, or consequential loss or damage
 * (including loss of data, profits, goodwill, or any type of
 * loss or damage suffered as a result of any action brought
 * by a third party) even if such damage or loss was
 * reasonably foreseeable or Xilinx had been advised of the
 * possibility of the same.
 *
 * CRITICAL APPLICATIONS
 * Xilinx products are not designed or intended to be fail-
 * safe, or for use in any application requiring fail-safe
 * performance, such as life-support or safety devices or
 * systems, Class III medical devices, nuclear facilities,
 * applications related to the deployment of airbags, or any
 * other applications that could lead to death, personal
 * injury, or severe property or environmental damage
 * (individually and collectively, "Critical
 * Applications"). Customer assumes the sole risk and
 * liability of any use of Xilinx products in Critical
 * Applications, subject only to applicable laws and
 * regulations governing limitations on product liability.
 *
 * THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
 * PART OF THIS FILE AT ALL TIMES.
 *
 * Naming Convention: <MODULE>_<REGISTER>[_<FIELD>[_<DESC>]]
 *     <MODULE>       Module name (e.g. can or usb)
 *     <REGISTER>     Register within the current module
 *     [_<FIELD>]     Bit field within a register
 *     [_<DESC>]      Type of bit field define:
 *         SHIFT:     Least significant bit for the field
 *         WIDTH:     Size of field in bites
 *         MASK:      A masking over a range of bits or a bit to
 *                    be used for setting or clearing
 *
 */

#ifndef _CPM_SLCR_H_
#define _CPM_SLCR_H_

#ifdef __cplusplus
extern "C" {
#endif

/**
 * CPM_SLCR Base Address
 */
#define CPM_SLCR_BASEADDR      0XFCA10000

/**
 * Register: CPM_SLCR_REG_CTRL
 */
#define CPM_SLCR_REG_CTRL    ( ( CPM_SLCR_BASEADDR ) + 0X00000000 )

#define CPM_SLCR_REG_CTRL_SLVERR_ENABLE_SHIFT   0
#define CPM_SLCR_REG_CTRL_SLVERR_ENABLE_WIDTH   1
#define CPM_SLCR_REG_CTRL_SLVERR_ENABLE_MASK    0X00000001

/**
 * Register: CPM_SLCR_IR_STATUS
 */
#define CPM_SLCR_IR_STATUS    ( ( CPM_SLCR_BASEADDR ) + 0X00000004 )

#define CPM_SLCR_IR_STATUS_ADDR_DECODE_ERR_SHIFT   0
#define CPM_SLCR_IR_STATUS_ADDR_DECODE_ERR_WIDTH   1
#define CPM_SLCR_IR_STATUS_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_IR_MASK
 */
#define CPM_SLCR_IR_MASK    ( ( CPM_SLCR_BASEADDR ) + 0X00000008 )

#define CPM_SLCR_IR_MASK_ADDR_DECODE_ERR_SHIFT   0
#define CPM_SLCR_IR_MASK_ADDR_DECODE_ERR_WIDTH   1
#define CPM_SLCR_IR_MASK_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_IR_ENABLE
 */
#define CPM_SLCR_IR_ENABLE    ( ( CPM_SLCR_BASEADDR ) + 0X0000000C )

#define CPM_SLCR_IR_ENABLE_ADDR_DECODE_ERR_SHIFT   0
#define CPM_SLCR_IR_ENABLE_ADDR_DECODE_ERR_WIDTH   1
#define CPM_SLCR_IR_ENABLE_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_IR_DISABLE
 */
#define CPM_SLCR_IR_DISABLE    ( ( CPM_SLCR_BASEADDR ) + 0X00000010 )

#define CPM_SLCR_IR_DISABLE_ADDR_DECODE_ERR_SHIFT   0
#define CPM_SLCR_IR_DISABLE_ADDR_DECODE_ERR_WIDTH   1
#define CPM_SLCR_IR_DISABLE_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_IR_TRIGGER
 */
#define CPM_SLCR_IR_TRIGGER    ( ( CPM_SLCR_BASEADDR ) + 0X00000014 )

#define CPM_SLCR_IR_TRIGGER_ADDR_DECODE_ERR_SHIFT   0
#define CPM_SLCR_IR_TRIGGER_ADDR_DECODE_ERR_WIDTH   1
#define CPM_SLCR_IR_TRIGGER_ADDR_DECODE_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPM_VERSION
 */
#define CPM_SLCR_CPM_VERSION    ( ( CPM_SLCR_BASEADDR ) + 0X00000020 )

#define CPM_SLCR_CPM_VERSION_PLATFORM_VERSION_SHIFT   28
#define CPM_SLCR_CPM_VERSION_PLATFORM_VERSION_WIDTH   4
#define CPM_SLCR_CPM_VERSION_PLATFORM_VERSION_MASK    0XF0000000

#define CPM_SLCR_CPM_VERSION_PLATFORM_SHIFT   24
#define CPM_SLCR_CPM_VERSION_PLATFORM_WIDTH   4
#define CPM_SLCR_CPM_VERSION_PLATFORM_MASK    0X0F000000

#define CPM_SLCR_CPM_VERSION_RTL_VERSION_SHIFT   16
#define CPM_SLCR_CPM_VERSION_RTL_VERSION_WIDTH   8
#define CPM_SLCR_CPM_VERSION_RTL_VERSION_MASK    0X00FF0000

#define CPM_SLCR_CPM_VERSION_CPM_VERSION_SHIFT   8
#define CPM_SLCR_CPM_VERSION_CPM_VERSION_WIDTH   8
#define CPM_SLCR_CPM_VERSION_CPM_VERSION_MASK    0X0000FF00

#define CPM_SLCR_CPM_VERSION_CPM_VERSION_MINOR_SHIFT   0
#define CPM_SLCR_CPM_VERSION_CPM_VERSION_MINOR_WIDTH   8
#define CPM_SLCR_CPM_VERSION_CPM_VERSION_MINOR_MASK    0X000000FF

/**
 * Register: CPM_SLCR_ECO_0
 */
#define CPM_SLCR_ECO_0    ( ( CPM_SLCR_BASEADDR ) + 0X00000080 )

#define CPM_SLCR_ECO_0_ECO_SHIFT   0
#define CPM_SLCR_ECO_0_ECO_WIDTH   32
#define CPM_SLCR_ECO_0_ECO_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_ECO_1
 */
#define CPM_SLCR_ECO_1    ( ( CPM_SLCR_BASEADDR ) + 0X00000084 )

#define CPM_SLCR_ECO_1_ECO_SHIFT   0
#define CPM_SLCR_ECO_1_ECO_WIDTH   32
#define CPM_SLCR_ECO_1_ECO_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_ECO_2
 */
#define CPM_SLCR_ECO_2    ( ( CPM_SLCR_BASEADDR ) + 0X00000088 )

#define CPM_SLCR_ECO_2_ECO_SHIFT   0
#define CPM_SLCR_ECO_2_ECO_WIDTH   32
#define CPM_SLCR_ECO_2_ECO_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_CPI0_CTRL
 */
#define CPM_SLCR_CPI0_CTRL    ( ( CPM_SLCR_BASEADDR ) + 0X00000100 )

#define CPM_SLCR_CPI0_CTRL_BYPASS_EN_SHIFT   24
#define CPM_SLCR_CPI0_CTRL_BYPASS_EN_WIDTH   1
#define CPM_SLCR_CPI0_CTRL_BYPASS_EN_MASK    0X01000000

#define CPM_SLCR_CPI0_CTRL_RXDAT_CREDITS_SHIFT   20
#define CPM_SLCR_CPI0_CTRL_RXDAT_CREDITS_WIDTH   4
#define CPM_SLCR_CPI0_CTRL_RXDAT_CREDITS_MASK    0X00F00000

#define CPM_SLCR_CPI0_CTRL_RXRSP_CREDITS_SHIFT   16
#define CPM_SLCR_CPI0_CTRL_RXRSP_CREDITS_WIDTH   4
#define CPM_SLCR_CPI0_CTRL_RXRSP_CREDITS_MASK    0X000F0000

#define CPM_SLCR_CPI0_CTRL_RXREQ_CREDITS_SHIFT   12
#define CPM_SLCR_CPI0_CTRL_RXREQ_CREDITS_WIDTH   4
#define CPM_SLCR_CPI0_CTRL_RXREQ_CREDITS_MASK    0X0000F000

#define CPM_SLCR_CPI0_CTRL_TXDAT_CREDITS_SHIFT   8
#define CPM_SLCR_CPI0_CTRL_TXDAT_CREDITS_WIDTH   4
#define CPM_SLCR_CPI0_CTRL_TXDAT_CREDITS_MASK    0X00000F00

#define CPM_SLCR_CPI0_CTRL_TXRSP_CREDITS_SHIFT   4
#define CPM_SLCR_CPI0_CTRL_TXRSP_CREDITS_WIDTH   4
#define CPM_SLCR_CPI0_CTRL_TXRSP_CREDITS_MASK    0X000000F0

#define CPM_SLCR_CPI0_CTRL_TXSNP_CREDITS_SHIFT   0
#define CPM_SLCR_CPI0_CTRL_TXSNP_CREDITS_WIDTH   4
#define CPM_SLCR_CPI0_CTRL_TXSNP_CREDITS_MASK    0X0000000F

/**
 * Register: CPM_SLCR_CPI1_CTRL
 */
#define CPM_SLCR_CPI1_CTRL    ( ( CPM_SLCR_BASEADDR ) + 0X00000104 )

#define CPM_SLCR_CPI1_CTRL_BYPASS_EN_SHIFT   24
#define CPM_SLCR_CPI1_CTRL_BYPASS_EN_WIDTH   1
#define CPM_SLCR_CPI1_CTRL_BYPASS_EN_MASK    0X01000000

#define CPM_SLCR_CPI1_CTRL_RXDAT_CREDITS_SHIFT   20
#define CPM_SLCR_CPI1_CTRL_RXDAT_CREDITS_WIDTH   4
#define CPM_SLCR_CPI1_CTRL_RXDAT_CREDITS_MASK    0X00F00000

#define CPM_SLCR_CPI1_CTRL_RXRSP_CREDITS_SHIFT   16
#define CPM_SLCR_CPI1_CTRL_RXRSP_CREDITS_WIDTH   4
#define CPM_SLCR_CPI1_CTRL_RXRSP_CREDITS_MASK    0X000F0000

#define CPM_SLCR_CPI1_CTRL_RXREQ_CREDITS_SHIFT   12
#define CPM_SLCR_CPI1_CTRL_RXREQ_CREDITS_WIDTH   4
#define CPM_SLCR_CPI1_CTRL_RXREQ_CREDITS_MASK    0X0000F000

#define CPM_SLCR_CPI1_CTRL_TXDAT_CREDITS_SHIFT   8
#define CPM_SLCR_CPI1_CTRL_TXDAT_CREDITS_WIDTH   4
#define CPM_SLCR_CPI1_CTRL_TXDAT_CREDITS_MASK    0X00000F00

#define CPM_SLCR_CPI1_CTRL_TXRSP_CREDITS_SHIFT   4
#define CPM_SLCR_CPI1_CTRL_TXRSP_CREDITS_WIDTH   4
#define CPM_SLCR_CPI1_CTRL_TXRSP_CREDITS_MASK    0X000000F0

#define CPM_SLCR_CPI1_CTRL_TXSNP_CREDITS_SHIFT   0
#define CPM_SLCR_CPI1_CTRL_TXSNP_CREDITS_WIDTH   4
#define CPM_SLCR_CPI1_CTRL_TXSNP_CREDITS_MASK    0X0000000F

/**
 * Register: CPM_SLCR_CPI0_ECO_REG
 */
#define CPM_SLCR_CPI0_ECO_REG    ( ( CPM_SLCR_BASEADDR ) + 0X00000108 )

#define CPM_SLCR_CPI0_ECO_REG_ECO_SHIFT   0
#define CPM_SLCR_CPI0_ECO_REG_ECO_WIDTH   32
#define CPM_SLCR_CPI0_ECO_REG_ECO_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_CPI1_ECO_REG
 */
#define CPM_SLCR_CPI1_ECO_REG    ( ( CPM_SLCR_BASEADDR ) + 0X0000010C )

#define CPM_SLCR_CPI1_ECO_REG_ECO_SHIFT   0
#define CPM_SLCR_CPI1_ECO_REG_ECO_WIDTH   32
#define CPM_SLCR_CPI1_ECO_REG_ECO_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_CPM_EXT_ECO_REG
 */
#define CPM_SLCR_CPM_EXT_ECO_REG    ( ( CPM_SLCR_BASEADDR ) + 0X00000110 )

#define CPM_SLCR_CPM_EXT_ECO_REG_ECO_SHIFT   0
#define CPM_SLCR_CPM_EXT_ECO_REG_ECO_WIDTH   32
#define CPM_SLCR_CPM_EXT_ECO_REG_ECO_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_HSDP
 */
#define CPM_SLCR_HSDP    ( ( CPM_SLCR_BASEADDR ) + 0X00000200 )

#define CPM_SLCR_HSDP_EN_SHIFT   0
#define CPM_SLCR_HSDP_EN_WIDTH   2
#define CPM_SLCR_HSDP_EN_MASK    0X00000003

/**
 * Register: CPM_SLCR_CMN_CTRL
 */
#define CPM_SLCR_CMN_CTRL    ( ( CPM_SLCR_BASEADDR ) + 0X00000204 )

#define CPM_SLCR_CMN_CTRL_MBIST_CLK_EN_SHIFT   2
#define CPM_SLCR_CMN_CTRL_MBIST_CLK_EN_WIDTH   1
#define CPM_SLCR_CMN_CTRL_MBIST_CLK_EN_MASK    0X00000004

#define CPM_SLCR_CMN_CTRL_CLK_EN_SHIFT   1
#define CPM_SLCR_CMN_CTRL_CLK_EN_WIDTH   1
#define CPM_SLCR_CMN_CTRL_CLK_EN_MASK    0X00000002

#define CPM_SLCR_CMN_CTRL_LATCH_EN_SHIFT   0
#define CPM_SLCR_CMN_CTRL_LATCH_EN_WIDTH   1
#define CPM_SLCR_CMN_CTRL_LATCH_EN_MASK    0X00000001

/**
 * Register: CPM_SLCR_L2_CTRL
 */
#define CPM_SLCR_L2_CTRL    ( ( CPM_SLCR_BASEADDR ) + 0X00000208 )

#define CPM_SLCR_L2_CTRL_CLK_EN_SHIFT   0
#define CPM_SLCR_L2_CTRL_CLK_EN_WIDTH   1
#define CPM_SLCR_L2_CTRL_CLK_EN_MASK    0X00000001

/**
 * Register: CPM_SLCR_L2_BYPASS
 */
#define CPM_SLCR_L2_BYPASS    ( ( CPM_SLCR_BASEADDR ) + 0X0000020C )

#define CPM_SLCR_L2_BYPASS_EN_0_SHIFT   0
#define CPM_SLCR_L2_BYPASS_EN_0_WIDTH   1
#define CPM_SLCR_L2_BYPASS_EN_0_MASK    0X00000001

/**
 * Register: CPM_SLCR_DEBUG_CTRL
 */
#define CPM_SLCR_DEBUG_CTRL    ( ( CPM_SLCR_BASEADDR ) + 0X00000210 )

#define CPM_SLCR_DEBUG_CTRL_ELA_CLKGATE_EN_SHIFT   6
#define CPM_SLCR_DEBUG_CTRL_ELA_CLKGATE_EN_WIDTH   1
#define CPM_SLCR_DEBUG_CTRL_ELA_CLKGATE_EN_MASK    0X00000040

#define CPM_SLCR_DEBUG_CTRL_ELA2_CLK_SEL_SHIFT   4
#define CPM_SLCR_DEBUG_CTRL_ELA2_CLK_SEL_WIDTH   2
#define CPM_SLCR_DEBUG_CTRL_ELA2_CLK_SEL_MASK    0X00000030

#define CPM_SLCR_DEBUG_CTRL_ELA1_CLK_SEL_SHIFT   2
#define CPM_SLCR_DEBUG_CTRL_ELA1_CLK_SEL_WIDTH   2
#define CPM_SLCR_DEBUG_CTRL_ELA1_CLK_SEL_MASK    0X0000000C

#define CPM_SLCR_DEBUG_CTRL_ELA0_CLK_SEL_SHIFT   0
#define CPM_SLCR_DEBUG_CTRL_ELA0_CLK_SEL_WIDTH   2
#define CPM_SLCR_DEBUG_CTRL_ELA0_CLK_SEL_MASK    0X00000003

/**
 * Register: CPM_SLCR_CMN_PORT_SRCID_CTRL
 */
#define CPM_SLCR_CMN_PORT_SRCID_CTRL    ( ( CPM_SLCR_BASEADDR ) + 0X00000214 )

#define CPM_SLCR_CMN_PORT_SRCID_CTRL_PORT1_ID_SHIFT   16
#define CPM_SLCR_CMN_PORT_SRCID_CTRL_PORT1_ID_WIDTH   16
#define CPM_SLCR_CMN_PORT_SRCID_CTRL_PORT1_ID_MASK    0XFFFF0000

#define CPM_SLCR_CMN_PORT_SRCID_CTRL_PORT0_ID_SHIFT   0
#define CPM_SLCR_CMN_PORT_SRCID_CTRL_PORT0_ID_WIDTH   16
#define CPM_SLCR_CMN_PORT_SRCID_CTRL_PORT0_ID_MASK    0X0000FFFF

/**
 * Register: CPM_SLCR_PS_CORR_IR_STATUS
 */
#define CPM_SLCR_PS_CORR_IR_STATUS    ( ( CPM_SLCR_BASEADDR ) + 0X00000300 )

#define CPM_SLCR_PS_CORR_IR_STATUS_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_CORR_IR_STATUS_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_CORR_IR_STATUS_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_CORR_IR_STATUS_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_CORR_IR_STATUS_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_CORR_IR_STATUS_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_CORR_IR_STATUS_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_CORR_IR_STATUS_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_CORR_IR_STATUS_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_CORR_IR_STATUS_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_CORR_IR_STATUS_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_CORR_IR_STATUS_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_STATUS_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_CORR_IR_MASK
 */
#define CPM_SLCR_PS_CORR_IR_MASK    ( ( CPM_SLCR_BASEADDR ) + 0X00000304 )

#define CPM_SLCR_PS_CORR_IR_MASK_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_CORR_IR_MASK_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_CORR_IR_MASK_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_CORR_IR_MASK_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_CORR_IR_MASK_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_CORR_IR_MASK_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_CORR_IR_MASK_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_CORR_IR_MASK_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_CORR_IR_MASK_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_CORR_IR_MASK_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_CORR_IR_MASK_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_CORR_IR_MASK_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_CORR_IR_MASK_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_CORR_IR_MASK_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_CORR_IR_MASK_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_CORR_IR_MASK_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_CORR_IR_MASK_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_MASK_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_CORR_IR_ENABLE
 */
#define CPM_SLCR_PS_CORR_IR_ENABLE    ( ( CPM_SLCR_BASEADDR ) + 0X00000308 )

#define CPM_SLCR_PS_CORR_IR_ENABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_CORR_IR_ENABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_CORR_IR_ENABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_CORR_IR_ENABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_CORR_IR_ENABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_CORR_IR_ENABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_CORR_IR_ENABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_CORR_IR_ENABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_CORR_IR_ENABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_CORR_IR_ENABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_CORR_IR_ENABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_CORR_IR_ENABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_ENABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_CORR_IR_DISABLE
 */
#define CPM_SLCR_PS_CORR_IR_DISABLE    ( ( CPM_SLCR_BASEADDR ) + 0X0000030C )

#define CPM_SLCR_PS_CORR_IR_DISABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_CORR_IR_DISABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_CORR_IR_DISABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_CORR_IR_DISABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_CORR_IR_DISABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_CORR_IR_DISABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_CORR_IR_DISABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_CORR_IR_DISABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_CORR_IR_DISABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_CORR_IR_DISABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_CORR_IR_DISABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_CORR_IR_DISABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_DISABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_CORR_IR_TRIGGER
 */
#define CPM_SLCR_PS_CORR_IR_TRIGGER    ( ( CPM_SLCR_BASEADDR ) + 0X00000310 )

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_CORR_IR_TRIGGER_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_CORR_IR_TRIGGER_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_CORR_IR_TRIGGER_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_CORR_IR_TRIGGER_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_UNCORR_IR_STATUS
 */
#define CPM_SLCR_PS_UNCORR_IR_STATUS    ( ( CPM_SLCR_BASEADDR ) + 0X00000320 )

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_UNCORR_IR_STATUS_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_UNCORR_IR_STATUS_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_UNCORR_IR_STATUS_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_STATUS_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_UNCORR_IR_MASK
 */
#define CPM_SLCR_PS_UNCORR_IR_MASK    ( ( CPM_SLCR_BASEADDR ) + 0X00000324 )

#define CPM_SLCR_PS_UNCORR_IR_MASK_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_UNCORR_IR_MASK_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_UNCORR_IR_MASK_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_UNCORR_IR_MASK_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_UNCORR_IR_MASK_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_UNCORR_IR_MASK_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_UNCORR_IR_MASK_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_UNCORR_IR_MASK_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_UNCORR_IR_MASK_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_UNCORR_IR_MASK_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_UNCORR_IR_MASK_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_UNCORR_IR_MASK_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_MASK_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_UNCORR_IR_ENABLE
 */
#define CPM_SLCR_PS_UNCORR_IR_ENABLE    ( ( CPM_SLCR_BASEADDR ) + 0X00000328 )

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_UNCORR_IR_ENABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_ENABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_UNCORR_IR_DISABLE
 */
#define CPM_SLCR_PS_UNCORR_IR_DISABLE    ( ( CPM_SLCR_BASEADDR ) + 0X0000032C )

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_UNCORR_IR_DISABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_DISABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_UNCORR_IR_TRIGGER
 */
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER    ( ( CPM_SLCR_BASEADDR ) + 0X00000330 )

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_UNCORR_IR_TRIGGER_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_MISC_IR_STATUS
 */
#define CPM_SLCR_PS_MISC_IR_STATUS    ( ( CPM_SLCR_BASEADDR ) + 0X00000340 )

#define CPM_SLCR_PS_MISC_IR_STATUS_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_MISC_IR_STATUS_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_MISC_IR_STATUS_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_MISC_IR_STATUS_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_MISC_IR_STATUS_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_MISC_IR_STATUS_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_MISC_IR_STATUS_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_MISC_IR_STATUS_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_MISC_IR_STATUS_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_MISC_IR_STATUS_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_MISC_IR_STATUS_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_MISC_IR_STATUS_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_STATUS_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_MISC_IR_MASK
 */
#define CPM_SLCR_PS_MISC_IR_MASK    ( ( CPM_SLCR_BASEADDR ) + 0X00000344 )

#define CPM_SLCR_PS_MISC_IR_MASK_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_MISC_IR_MASK_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_MISC_IR_MASK_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_MISC_IR_MASK_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_MISC_IR_MASK_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_MISC_IR_MASK_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_MISC_IR_MASK_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_MISC_IR_MASK_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_MISC_IR_MASK_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_MISC_IR_MASK_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_MISC_IR_MASK_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_MISC_IR_MASK_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_MISC_IR_MASK_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_MISC_IR_MASK_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_MISC_IR_MASK_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_MISC_IR_MASK_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_MISC_IR_MASK_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_MASK_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_MISC_IR_ENABLE
 */
#define CPM_SLCR_PS_MISC_IR_ENABLE    ( ( CPM_SLCR_BASEADDR ) + 0X00000348 )

#define CPM_SLCR_PS_MISC_IR_ENABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_MISC_IR_ENABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_MISC_IR_ENABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_MISC_IR_ENABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_MISC_IR_ENABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_MISC_IR_ENABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_MISC_IR_ENABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_MISC_IR_ENABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_MISC_IR_ENABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_MISC_IR_ENABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_MISC_IR_ENABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_MISC_IR_ENABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_ENABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_MISC_IR_DISABLE
 */
#define CPM_SLCR_PS_MISC_IR_DISABLE    ( ( CPM_SLCR_BASEADDR ) + 0X0000034C )

#define CPM_SLCR_PS_MISC_IR_DISABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_MISC_IR_DISABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_MISC_IR_DISABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_MISC_IR_DISABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_MISC_IR_DISABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_MISC_IR_DISABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_MISC_IR_DISABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_MISC_IR_DISABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_MISC_IR_DISABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_MISC_IR_DISABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_MISC_IR_DISABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_MISC_IR_DISABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_DISABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PS_MISC_IR_TRIGGER
 */
#define CPM_SLCR_PS_MISC_IR_TRIGGER    ( ( CPM_SLCR_BASEADDR ) + 0X00000350 )

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PS_MISC_IR_TRIGGER_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PS_MISC_IR_TRIGGER_APB_ERR_SHIFT   0
#define CPM_SLCR_PS_MISC_IR_TRIGGER_APB_ERR_WIDTH   1
#define CPM_SLCR_PS_MISC_IR_TRIGGER_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_CORR_IR_STATUS
 */
#define CPM_SLCR_PL_CORR_IR_STATUS    ( ( CPM_SLCR_BASEADDR ) + 0X00000360 )

#define CPM_SLCR_PL_CORR_IR_STATUS_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_CORR_IR_STATUS_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_CORR_IR_STATUS_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_CORR_IR_STATUS_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_CORR_IR_STATUS_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_CORR_IR_STATUS_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_CORR_IR_STATUS_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_CORR_IR_STATUS_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_CORR_IR_STATUS_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_CORR_IR_STATUS_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_CORR_IR_STATUS_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_CORR_IR_STATUS_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_STATUS_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_CORR_IR_MASK
 */
#define CPM_SLCR_PL_CORR_IR_MASK    ( ( CPM_SLCR_BASEADDR ) + 0X00000364 )

#define CPM_SLCR_PL_CORR_IR_MASK_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_CORR_IR_MASK_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_CORR_IR_MASK_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_CORR_IR_MASK_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_CORR_IR_MASK_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_CORR_IR_MASK_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_CORR_IR_MASK_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_CORR_IR_MASK_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_CORR_IR_MASK_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_CORR_IR_MASK_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_CORR_IR_MASK_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_CORR_IR_MASK_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_CORR_IR_MASK_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_CORR_IR_MASK_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_CORR_IR_MASK_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_CORR_IR_MASK_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_CORR_IR_MASK_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_MASK_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_CORR_IR_ENABLE
 */
#define CPM_SLCR_PL_CORR_IR_ENABLE    ( ( CPM_SLCR_BASEADDR ) + 0X00000368 )

#define CPM_SLCR_PL_CORR_IR_ENABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_CORR_IR_ENABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_CORR_IR_ENABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_CORR_IR_ENABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_CORR_IR_ENABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_CORR_IR_ENABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_CORR_IR_ENABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_CORR_IR_ENABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_CORR_IR_ENABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_CORR_IR_ENABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_CORR_IR_ENABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_CORR_IR_ENABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_ENABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_CORR_IR_DISABLE
 */
#define CPM_SLCR_PL_CORR_IR_DISABLE    ( ( CPM_SLCR_BASEADDR ) + 0X0000036C )

#define CPM_SLCR_PL_CORR_IR_DISABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_CORR_IR_DISABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_CORR_IR_DISABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_CORR_IR_DISABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_CORR_IR_DISABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_CORR_IR_DISABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_CORR_IR_DISABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_CORR_IR_DISABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_CORR_IR_DISABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_CORR_IR_DISABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_CORR_IR_DISABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_CORR_IR_DISABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_DISABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_CORR_IR_TRIGGER
 */
#define CPM_SLCR_PL_CORR_IR_TRIGGER    ( ( CPM_SLCR_BASEADDR ) + 0X00000370 )

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_CORR_IR_TRIGGER_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_CORR_IR_TRIGGER_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_CORR_IR_TRIGGER_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_CORR_IR_TRIGGER_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_UNCORR_IR_STATUS
 */
#define CPM_SLCR_PL_UNCORR_IR_STATUS    ( ( CPM_SLCR_BASEADDR ) + 0X00000380 )

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_UNCORR_IR_STATUS_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_UNCORR_IR_STATUS_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_UNCORR_IR_STATUS_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_STATUS_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_UNCORR_IR_MASK
 */
#define CPM_SLCR_PL_UNCORR_IR_MASK    ( ( CPM_SLCR_BASEADDR ) + 0X00000384 )

#define CPM_SLCR_PL_UNCORR_IR_MASK_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_UNCORR_IR_MASK_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_UNCORR_IR_MASK_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_UNCORR_IR_MASK_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_UNCORR_IR_MASK_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_UNCORR_IR_MASK_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_UNCORR_IR_MASK_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_UNCORR_IR_MASK_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_UNCORR_IR_MASK_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_UNCORR_IR_MASK_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_UNCORR_IR_MASK_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_UNCORR_IR_MASK_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_MASK_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_UNCORR_IR_ENABLE
 */
#define CPM_SLCR_PL_UNCORR_IR_ENABLE    ( ( CPM_SLCR_BASEADDR ) + 0X00000388 )

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_UNCORR_IR_ENABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_ENABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_UNCORR_IR_DISABLE
 */
#define CPM_SLCR_PL_UNCORR_IR_DISABLE    ( ( CPM_SLCR_BASEADDR ) + 0X0000038C )

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_UNCORR_IR_DISABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_DISABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_UNCORR_IR_TRIGGER
 */
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER    ( ( CPM_SLCR_BASEADDR ) + 0X00000390 )

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_UNCORR_IR_TRIGGER_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_MISC_IR_STATUS
 */
#define CPM_SLCR_PL_MISC_IR_STATUS    ( ( CPM_SLCR_BASEADDR ) + 0X000003A0 )

#define CPM_SLCR_PL_MISC_IR_STATUS_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_MISC_IR_STATUS_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_MISC_IR_STATUS_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_MISC_IR_STATUS_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_MISC_IR_STATUS_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_MISC_IR_STATUS_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_MISC_IR_STATUS_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_MISC_IR_STATUS_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_MISC_IR_STATUS_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_MISC_IR_STATUS_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_MISC_IR_STATUS_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_MISC_IR_STATUS_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_STATUS_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_MISC_IR_MASK
 */
#define CPM_SLCR_PL_MISC_IR_MASK    ( ( CPM_SLCR_BASEADDR ) + 0X000003A4 )

#define CPM_SLCR_PL_MISC_IR_MASK_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_MISC_IR_MASK_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_MISC_IR_MASK_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_MISC_IR_MASK_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_MISC_IR_MASK_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_MISC_IR_MASK_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_MISC_IR_MASK_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_MISC_IR_MASK_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_MISC_IR_MASK_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_MISC_IR_MASK_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_MISC_IR_MASK_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_MISC_IR_MASK_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_MISC_IR_MASK_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_MISC_IR_MASK_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_MISC_IR_MASK_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_MISC_IR_MASK_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_MISC_IR_MASK_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_MASK_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_MISC_IR_ENABLE
 */
#define CPM_SLCR_PL_MISC_IR_ENABLE    ( ( CPM_SLCR_BASEADDR ) + 0X000003A8 )

#define CPM_SLCR_PL_MISC_IR_ENABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_MISC_IR_ENABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_MISC_IR_ENABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_MISC_IR_ENABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_MISC_IR_ENABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_MISC_IR_ENABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_MISC_IR_ENABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_MISC_IR_ENABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_MISC_IR_ENABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_MISC_IR_ENABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_MISC_IR_ENABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_MISC_IR_ENABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_ENABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_MISC_IR_DISABLE
 */
#define CPM_SLCR_PL_MISC_IR_DISABLE    ( ( CPM_SLCR_BASEADDR ) + 0X000003AC )

#define CPM_SLCR_PL_MISC_IR_DISABLE_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_MISC_IR_DISABLE_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_MISC_IR_DISABLE_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_MISC_IR_DISABLE_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_MISC_IR_DISABLE_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_MISC_IR_DISABLE_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_MISC_IR_DISABLE_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_MISC_IR_DISABLE_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_MISC_IR_DISABLE_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_MISC_IR_DISABLE_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_MISC_IR_DISABLE_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_MISC_IR_DISABLE_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_DISABLE_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PL_MISC_IR_TRIGGER
 */
#define CPM_SLCR_PL_MISC_IR_TRIGGER    ( ( CPM_SLCR_BASEADDR ) + 0X000003B0 )

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PL_IRQ1_SHIFT   24
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PL_IRQ1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PL_IRQ1_MASK    0X01000000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PL_IRQ0_SHIFT   23
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PL_IRQ0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PL_IRQ0_MASK    0X00800000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_CPI1_ERR_SHIFT   22
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CPI1_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CPI1_ERR_MASK    0X00400000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_CPI0_ERR_SHIFT   21
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CPI0_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CPI0_ERR_MASK    0X00200000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   20
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00100000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   19
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00080000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_SHIFT   18
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_WR_RCVD_MASK    0X00040000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_SHIFT   17
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CCIX_PDVSEC_CFG_RD_RCVD_MASK    0X00020000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_ADDRREMAP_ERR_SHIFT   16
#define CPM_SLCR_PL_MISC_IR_TRIGGER_ADDRREMAP_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_ADDRREMAP_ERR_MASK    0X00010000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_SHIFT   15
#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE1_UNCORR_ERR_MASK    0X00008000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE1_CORR_ERR_SHIFT   14
#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE1_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE1_CORR_ERR_MASK    0X00004000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_SHIFT   13
#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE0_UNCORR_ERR_MASK    0X00002000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE0_CORR_ERR_SHIFT   12
#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE0_CORR_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_L2_CACHE0_CORR_ERR_MASK    0X00001000

#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_PMU_EVENT_SHIFT   11
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_PMU_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_PMU_EVENT_MASK    0X00000800

#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_FAULTS_SHIFT   10
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_FAULTS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_FAULTS_MASK    0X00000400

#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_FAULTNS_SHIFT   9
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_FAULTNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_FAULTNS_MASK    0X00000200

#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_ERRS_SHIFT   8
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_ERRS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_ERRS_MASK    0X00000100

#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_ERRNS_SHIFT   7
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_ERRNS_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_CMN_ERRNS_MASK    0X00000080

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_SHIFT   5
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE1_CFG_MSG_RECEIVED_MASK    0X00000020

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_SHIFT   4
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE0_CFG_MSG_RECEIVED_MASK    0X00000010

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_MSI1_SHIFT   3
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_MSI1_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_MSI1_MASK    0X00000008

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_MSI0_SHIFT   2
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_MSI0_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_MSI0_MASK    0X00000004

#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_LOCAL_EVENT_SHIFT   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_LOCAL_EVENT_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_PCIE_LOCAL_EVENT_MASK    0X00000002

#define CPM_SLCR_PL_MISC_IR_TRIGGER_APB_ERR_SHIFT   0
#define CPM_SLCR_PL_MISC_IR_TRIGGER_APB_ERR_WIDTH   1
#define CPM_SLCR_PL_MISC_IR_TRIGGER_APB_ERR_MASK    0X00000001

/**
 * Register: CPM_SLCR_PCIEA_PLL_OVERRIDE
 */
#define CPM_SLCR_PCIEA_PLL_OVERRIDE    ( ( CPM_SLCR_BASEADDR ) + 0X000003B4 )

#define CPM_SLCR_PCIEA_PLL_OVERRIDE_PCIE1_SHIFT   1
#define CPM_SLCR_PCIEA_PLL_OVERRIDE_PCIE1_WIDTH   1
#define CPM_SLCR_PCIEA_PLL_OVERRIDE_PCIE1_MASK    0X00000002

#define CPM_SLCR_PCIEA_PLL_OVERRIDE_PCIE0_SHIFT   0
#define CPM_SLCR_PCIEA_PLL_OVERRIDE_PCIE0_WIDTH   1
#define CPM_SLCR_PCIEA_PLL_OVERRIDE_PCIE0_MASK    0X00000001

/**
 * Register: CPM_SLCR_CSSD_TRIG_IN
 */
#define CPM_SLCR_CSSD_TRIG_IN    ( ( CPM_SLCR_BASEADDR ) + 0X000003B8 )

#define CPM_SLCR_CSSD_TRIG_IN_EXT_PCIE_SHIFT   8
#define CPM_SLCR_CSSD_TRIG_IN_EXT_PCIE_WIDTH   8
#define CPM_SLCR_CSSD_TRIG_IN_EXT_PCIE_MASK    0X0000FF00

#define CPM_SLCR_CSSD_TRIG_IN_EXT_CPM_SHIFT   0
#define CPM_SLCR_CSSD_TRIG_IN_EXT_CPM_WIDTH   8
#define CPM_SLCR_CSSD_TRIG_IN_EXT_CPM_MASK    0X000000FF

/**
 * Register: CPM_SLCR_CPI0_TXSNP_ERROR_STAT
 */
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003BC )

#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXSNP_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI0_TXRSP_ERROR_STAT
 */
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003C0 )

#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXRSP_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI0_TXDAT_ERROR_STAT
 */
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003C4 )

#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_L2_BYPASS_RAM_PARITY_ERR_SHIFT   7
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_L2_BYPASS_RAM_PARITY_ERR_WIDTH   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_L2_BYPASS_RAM_PARITY_ERR_MASK    0X00000080

#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_SHIFT   6
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_WIDTH   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_MASK    0X00000040

#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_TXDAT_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI0_RXREQ_ERROR_STAT
 */
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003C8 )

#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXREQ_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI0_RXRSP_ERROR_STAT
 */
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003CC )

#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXRSP_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI0_RXDAT_ERROR_STAT
 */
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003D0 )

#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_NO_PENDING_RSP_ERR_SHIFT   7
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_NO_PENDING_RSP_ERR_WIDTH   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_NO_PENDING_RSP_ERR_MASK    0X00000080

#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_SHIFT   6
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_WIDTH   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_MASK    0X00000040

#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI0_RXDAT_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI1_TXSNP_ERROR_STAT
 */
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003D4 )

#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXSNP_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI1_TXRSP_ERROR_STAT
 */
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003D8 )

#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXRSP_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI1_TXDAT_ERROR_STAT
 */
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003DC )

#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_L2_BYPASS_RAM_PARITY_ERR_SHIFT   7
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_L2_BYPASS_RAM_PARITY_ERR_WIDTH   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_L2_BYPASS_RAM_PARITY_ERR_MASK    0X00000080

#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_SHIFT   6
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_WIDTH   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_MASK    0X00000040

#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_TXDAT_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI1_RXREQ_ERROR_STAT
 */
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003E0 )

#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXREQ_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI1_RXRSP_ERROR_STAT
 */
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003E4 )

#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXRSP_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_CPI1_RXDAT_ERROR_STAT
 */
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X000003E8 )

#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_NO_PENDING_RSP_ERR_SHIFT   7
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_NO_PENDING_RSP_ERR_WIDTH   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_NO_PENDING_RSP_ERR_MASK    0X00000080

#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_SHIFT   6
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_WIDTH   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_NO_PENDING_REQ_ERR_MASK    0X00000040

#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_SKID_FIFO_UF_SHIFT   5
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_SKID_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_SKID_FIFO_UF_MASK    0X00000020

#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_SKID_FIFO_OF_SHIFT   4
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_SKID_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_SKID_FIFO_OF_MASK    0X00000010

#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_FLIT_FIFO_UF_SHIFT   3
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_FLIT_FIFO_UF_WIDTH   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_FLIT_FIFO_UF_MASK    0X00000008

#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_FLIT_FIFO_OF_SHIFT   2
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_FLIT_FIFO_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_FLIT_FIFO_OF_MASK    0X00000004

#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_SHIFT   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_OUT_CRED_CNTR_OF_MASK    0X00000002

#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_IN_CRED_CNTR_OF_SHIFT   0
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_IN_CRED_CNTR_OF_WIDTH   1
#define CPM_SLCR_CPI1_RXDAT_ERROR_STAT_IN_CRED_CNTR_OF_MASK    0X00000001

/**
 * Register: CPM_SLCR_BISR_CACHE_STATUS
 */
#define CPM_SLCR_BISR_CACHE_STATUS    ( ( CPM_SLCR_BASEADDR ) + 0X000003EC )

#define CPM_SLCR_BISR_CACHE_STATUS_PASS_SHIFT   1
#define CPM_SLCR_BISR_CACHE_STATUS_PASS_WIDTH   1
#define CPM_SLCR_BISR_CACHE_STATUS_PASS_MASK    0X00000002

#define CPM_SLCR_BISR_CACHE_STATUS_DONE_SHIFT   0
#define CPM_SLCR_BISR_CACHE_STATUS_DONE_WIDTH   1
#define CPM_SLCR_BISR_CACHE_STATUS_DONE_MASK    0X00000001

/**
 * Register: CPM_SLCR_BISR_CACHE_CTRL
 */
#define CPM_SLCR_BISR_CACHE_CTRL    ( ( CPM_SLCR_BASEADDR ) + 0X000003F0 )

#define CPM_SLCR_BISR_CACHE_CTRL_CLR_SHIFT   4
#define CPM_SLCR_BISR_CACHE_CTRL_CLR_WIDTH   1
#define CPM_SLCR_BISR_CACHE_CTRL_CLR_MASK    0X00000010

#define CPM_SLCR_BISR_CACHE_CTRL_TRIGGER_SHIFT   0
#define CPM_SLCR_BISR_CACHE_CTRL_TRIGGER_WIDTH   1
#define CPM_SLCR_BISR_CACHE_CTRL_TRIGGER_MASK    0X00000001

/**
 * Register: CPM_SLCR_BISR_CACHE_DATA_0
 */
#define CPM_SLCR_BISR_CACHE_DATA_0    ( ( CPM_SLCR_BASEADDR ) + 0X000003F4 )

#define CPM_SLCR_BISR_CACHE_DATA_0_DATA_SHIFT   0
#define CPM_SLCR_BISR_CACHE_DATA_0_DATA_WIDTH   32
#define CPM_SLCR_BISR_CACHE_DATA_0_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_CACHE_DATA_1
 */
#define CPM_SLCR_BISR_CACHE_DATA_1    ( ( CPM_SLCR_BASEADDR ) + 0X000003F8 )

#define CPM_SLCR_BISR_CACHE_DATA_1_DATA_SHIFT   0
#define CPM_SLCR_BISR_CACHE_DATA_1_DATA_WIDTH   32
#define CPM_SLCR_BISR_CACHE_DATA_1_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_CACHE_DATA_2
 */
#define CPM_SLCR_BISR_CACHE_DATA_2    ( ( CPM_SLCR_BASEADDR ) + 0X000003FC )

#define CPM_SLCR_BISR_CACHE_DATA_2_DATA_SHIFT   0
#define CPM_SLCR_BISR_CACHE_DATA_2_DATA_WIDTH   32
#define CPM_SLCR_BISR_CACHE_DATA_2_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_CACHE_DATA_3
 */
#define CPM_SLCR_BISR_CACHE_DATA_3    ( ( CPM_SLCR_BASEADDR ) + 0X00000400 )

#define CPM_SLCR_BISR_CACHE_DATA_3_DATA_SHIFT   0
#define CPM_SLCR_BISR_CACHE_DATA_3_DATA_WIDTH   32
#define CPM_SLCR_BISR_CACHE_DATA_3_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_CACHE_DATA_4
 */
#define CPM_SLCR_BISR_CACHE_DATA_4    ( ( CPM_SLCR_BASEADDR ) + 0X00000404 )

#define CPM_SLCR_BISR_CACHE_DATA_4_DATA_SHIFT   0
#define CPM_SLCR_BISR_CACHE_DATA_4_DATA_WIDTH   32
#define CPM_SLCR_BISR_CACHE_DATA_4_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_CACHE_DATA_5
 */
#define CPM_SLCR_BISR_CACHE_DATA_5    ( ( CPM_SLCR_BASEADDR ) + 0X00000408 )

#define CPM_SLCR_BISR_CACHE_DATA_5_DATA_SHIFT   0
#define CPM_SLCR_BISR_CACHE_DATA_5_DATA_WIDTH   32
#define CPM_SLCR_BISR_CACHE_DATA_5_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_TEST_DATA_0
 */
#define CPM_SLCR_BISR_TEST_DATA_0    ( ( CPM_SLCR_BASEADDR ) + 0X0000040C )

#define CPM_SLCR_BISR_TEST_DATA_0_DATA_SHIFT   0
#define CPM_SLCR_BISR_TEST_DATA_0_DATA_WIDTH   32
#define CPM_SLCR_BISR_TEST_DATA_0_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_TEST_DATA_1
 */
#define CPM_SLCR_BISR_TEST_DATA_1    ( ( CPM_SLCR_BASEADDR ) + 0X00000410 )

#define CPM_SLCR_BISR_TEST_DATA_1_DATA_SHIFT   0
#define CPM_SLCR_BISR_TEST_DATA_1_DATA_WIDTH   32
#define CPM_SLCR_BISR_TEST_DATA_1_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_TEST_DATA_2
 */
#define CPM_SLCR_BISR_TEST_DATA_2    ( ( CPM_SLCR_BASEADDR ) + 0X00000414 )

#define CPM_SLCR_BISR_TEST_DATA_2_DATA_SHIFT   0
#define CPM_SLCR_BISR_TEST_DATA_2_DATA_WIDTH   32
#define CPM_SLCR_BISR_TEST_DATA_2_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_TEST_DATA_3
 */
#define CPM_SLCR_BISR_TEST_DATA_3    ( ( CPM_SLCR_BASEADDR ) + 0X00000418 )

#define CPM_SLCR_BISR_TEST_DATA_3_DATA_SHIFT   0
#define CPM_SLCR_BISR_TEST_DATA_3_DATA_WIDTH   32
#define CPM_SLCR_BISR_TEST_DATA_3_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_TEST_DATA_4
 */
#define CPM_SLCR_BISR_TEST_DATA_4    ( ( CPM_SLCR_BASEADDR ) + 0X0000041C )

#define CPM_SLCR_BISR_TEST_DATA_4_DATA_SHIFT   0
#define CPM_SLCR_BISR_TEST_DATA_4_DATA_WIDTH   32
#define CPM_SLCR_BISR_TEST_DATA_4_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_BISR_TEST_DATA_5
 */
#define CPM_SLCR_BISR_TEST_DATA_5    ( ( CPM_SLCR_BASEADDR ) + 0X00000420 )

#define CPM_SLCR_BISR_TEST_DATA_5_DATA_SHIFT   0
#define CPM_SLCR_BISR_TEST_DATA_5_DATA_WIDTH   32
#define CPM_SLCR_BISR_TEST_DATA_5_DATA_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_PCIEA
 */
#define CPM_SLCR_PCIEA    ( ( CPM_SLCR_BASEADDR ) + 0X00000424 )

#define CPM_SLCR_PCIEA_FUNCTION_NUMBER_SHIFT   0
#define CPM_SLCR_PCIEA_FUNCTION_NUMBER_WIDTH   8
#define CPM_SLCR_PCIEA_FUNCTION_NUMBER_MASK    0X000000FF

/**
 * Register: CPM_SLCR_PL_LOOPBACK
 */
#define CPM_SLCR_PL_LOOPBACK    ( ( CPM_SLCR_BASEADDR ) + 0X00000428 )

#define CPM_SLCR_PL_LOOPBACK_ENABLE_SHIFT   0
#define CPM_SLCR_PL_LOOPBACK_ENABLE_WIDTH   1
#define CPM_SLCR_PL_LOOPBACK_ENABLE_MASK    0X00000001

/**
 * Register: CPM_SLCR_MEMCFG_RF2PHS
 */
#define CPM_SLCR_MEMCFG_RF2PHS    ( ( CPM_SLCR_BASEADDR ) + 0X00000500 )

#define CPM_SLCR_MEMCFG_RF2PHS_STOV_SHIFT   7
#define CPM_SLCR_MEMCFG_RF2PHS_STOV_WIDTH   1
#define CPM_SLCR_MEMCFG_RF2PHS_STOV_MASK    0X00000080

#define CPM_SLCR_MEMCFG_RF2PHS_EMASA_SHIFT   6
#define CPM_SLCR_MEMCFG_RF2PHS_EMASA_WIDTH   1
#define CPM_SLCR_MEMCFG_RF2PHS_EMASA_MASK    0X00000040

#define CPM_SLCR_MEMCFG_RF2PHS_EMAB_SHIFT   3
#define CPM_SLCR_MEMCFG_RF2PHS_EMAB_WIDTH   3
#define CPM_SLCR_MEMCFG_RF2PHS_EMAB_MASK    0X00000038

#define CPM_SLCR_MEMCFG_RF2PHS_EMAA_SHIFT   0
#define CPM_SLCR_MEMCFG_RF2PHS_EMAA_WIDTH   3
#define CPM_SLCR_MEMCFG_RF2PHS_EMAA_MASK    0X00000007

/**
 * Register: CPM_SLCR_MEMCFG_RFSPHD
 */
#define CPM_SLCR_MEMCFG_RFSPHD    ( ( CPM_SLCR_BASEADDR ) + 0X00000504 )

#define CPM_SLCR_MEMCFG_RFSPHD_STOV_SHIFT   6
#define CPM_SLCR_MEMCFG_RFSPHD_STOV_WIDTH   1
#define CPM_SLCR_MEMCFG_RFSPHD_STOV_MASK    0X00000040

#define CPM_SLCR_MEMCFG_RFSPHD_EMAS_SHIFT   5
#define CPM_SLCR_MEMCFG_RFSPHD_EMAS_WIDTH   1
#define CPM_SLCR_MEMCFG_RFSPHD_EMAS_MASK    0X00000020

#define CPM_SLCR_MEMCFG_RFSPHD_EMAW_SHIFT   3
#define CPM_SLCR_MEMCFG_RFSPHD_EMAW_WIDTH   2
#define CPM_SLCR_MEMCFG_RFSPHD_EMAW_MASK    0X00000018

#define CPM_SLCR_MEMCFG_RFSPHD_EMA_SHIFT   0
#define CPM_SLCR_MEMCFG_RFSPHD_EMA_WIDTH   3
#define CPM_SLCR_MEMCFG_RFSPHD_EMA_MASK    0X00000007

/**
 * Register: CPM_SLCR_MEMCFG_SRSPHD
 */
#define CPM_SLCR_MEMCFG_SRSPHD    ( ( CPM_SLCR_BASEADDR ) + 0X00000508 )

#define CPM_SLCR_MEMCFG_SRSPHD_STOV_SHIFT   6
#define CPM_SLCR_MEMCFG_SRSPHD_STOV_WIDTH   1
#define CPM_SLCR_MEMCFG_SRSPHD_STOV_MASK    0X00000040

#define CPM_SLCR_MEMCFG_SRSPHD_EMAS_SHIFT   5
#define CPM_SLCR_MEMCFG_SRSPHD_EMAS_WIDTH   1
#define CPM_SLCR_MEMCFG_SRSPHD_EMAS_MASK    0X00000020

#define CPM_SLCR_MEMCFG_SRSPHD_EMAW_SHIFT   3
#define CPM_SLCR_MEMCFG_SRSPHD_EMAW_WIDTH   2
#define CPM_SLCR_MEMCFG_SRSPHD_EMAW_MASK    0X00000018

#define CPM_SLCR_MEMCFG_SRSPHD_EMA_SHIFT   0
#define CPM_SLCR_MEMCFG_SRSPHD_EMA_WIDTH   3
#define CPM_SLCR_MEMCFG_SRSPHD_EMA_MASK    0X00000007

/**
 * Register: CPM_SLCR_MEMCFG_ROM
 */
#define CPM_SLCR_MEMCFG_ROM    ( ( CPM_SLCR_BASEADDR ) + 0X0000050C )

#define CPM_SLCR_MEMCFG_ROM_STOV_SHIFT   4
#define CPM_SLCR_MEMCFG_ROM_STOV_WIDTH   1
#define CPM_SLCR_MEMCFG_ROM_STOV_MASK    0X00000010

#define CPM_SLCR_MEMCFG_ROM_KEN_SHIFT   3
#define CPM_SLCR_MEMCFG_ROM_KEN_WIDTH   1
#define CPM_SLCR_MEMCFG_ROM_KEN_MASK    0X00000008

#define CPM_SLCR_MEMCFG_ROM_EMA_SHIFT   0
#define CPM_SLCR_MEMCFG_ROM_EMA_WIDTH   3
#define CPM_SLCR_MEMCFG_ROM_EMA_MASK    0X00000007

/**
 * Register: CPM_SLCR_XPD_PRE_LOAD
 */
#define CPM_SLCR_XPD_PRE_LOAD    ( ( CPM_SLCR_BASEADDR ) + 0X00000600 )

#define CPM_SLCR_XPD_PRE_LOAD_PRE_LOAD_SHIFT   0
#define CPM_SLCR_XPD_PRE_LOAD_PRE_LOAD_WIDTH   32
#define CPM_SLCR_XPD_PRE_LOAD_PRE_LOAD_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_XPD_EXPECTED
 */
#define CPM_SLCR_XPD_EXPECTED    ( ( CPM_SLCR_BASEADDR ) + 0X00000604 )

#define CPM_SLCR_XPD_EXPECTED_EXPECTED_SHIFT   0
#define CPM_SLCR_XPD_EXPECTED_EXPECTED_WIDTH   32
#define CPM_SLCR_XPD_EXPECTED_EXPECTED_MASK    0XFFFFFFFF

/**
 * Register: CPM_SLCR_XPD_CTRL0
 */
#define CPM_SLCR_XPD_CTRL0    ( ( CPM_SLCR_BASEADDR ) + 0X00000608 )

#define CPM_SLCR_XPD_CTRL0_DELAY_SPARE_SHIFT   25
#define CPM_SLCR_XPD_CTRL0_DELAY_SPARE_WIDTH   5
#define CPM_SLCR_XPD_CTRL0_DELAY_SPARE_MASK    0X3E000000

#define CPM_SLCR_XPD_CTRL0_CMP_SEL_SHIFT   24
#define CPM_SLCR_XPD_CTRL0_CMP_SEL_WIDTH   1
#define CPM_SLCR_XPD_CTRL0_CMP_SEL_MASK    0X01000000

#define CPM_SLCR_XPD_CTRL0_DELAY_CELL_TYPE_SHIFT   19
#define CPM_SLCR_XPD_CTRL0_DELAY_CELL_TYPE_WIDTH   5
#define CPM_SLCR_XPD_CTRL0_DELAY_CELL_TYPE_MASK    0X00F80000

#define CPM_SLCR_XPD_CTRL0_DELAY_VT_TYPE_SHIFT   17
#define CPM_SLCR_XPD_CTRL0_DELAY_VT_TYPE_WIDTH   2
#define CPM_SLCR_XPD_CTRL0_DELAY_VT_TYPE_MASK    0X00060000

#define CPM_SLCR_XPD_CTRL0_DELAY_VALUE_SHIFT   6
#define CPM_SLCR_XPD_CTRL0_DELAY_VALUE_WIDTH   11
#define CPM_SLCR_XPD_CTRL0_DELAY_VALUE_MASK    0X0001FFC0

#define CPM_SLCR_XPD_CTRL0_PATH_SEL_SHIFT   0
#define CPM_SLCR_XPD_CTRL0_PATH_SEL_WIDTH   6
#define CPM_SLCR_XPD_CTRL0_PATH_SEL_MASK    0X0000003F

/**
 * Register: CPM_SLCR_XPD_CTRL1
 */
#define CPM_SLCR_XPD_CTRL1    ( ( CPM_SLCR_BASEADDR ) + 0X0000060C )

#define CPM_SLCR_XPD_CTRL1_CLK_SPARE_SHIFT   12
#define CPM_SLCR_XPD_CTRL1_CLK_SPARE_WIDTH   4
#define CPM_SLCR_XPD_CTRL1_CLK_SPARE_MASK    0X0000F000

#define CPM_SLCR_XPD_CTRL1_CLK_PHASE_SEL_SHIFT   10
#define CPM_SLCR_XPD_CTRL1_CLK_PHASE_SEL_WIDTH   2
#define CPM_SLCR_XPD_CTRL1_CLK_PHASE_SEL_MASK    0X00000C00

#define CPM_SLCR_XPD_CTRL1_CLK_VT_TYPE_SHIFT   8
#define CPM_SLCR_XPD_CTRL1_CLK_VT_TYPE_WIDTH   2
#define CPM_SLCR_XPD_CTRL1_CLK_VT_TYPE_MASK    0X00000300

#define CPM_SLCR_XPD_CTRL1_CLK_CELL_TYPE_SHIFT   6
#define CPM_SLCR_XPD_CTRL1_CLK_CELL_TYPE_WIDTH   2
#define CPM_SLCR_XPD_CTRL1_CLK_CELL_TYPE_MASK    0X000000C0

#define CPM_SLCR_XPD_CTRL1_CLK_INSERT_DLY_SHIFT   2
#define CPM_SLCR_XPD_CTRL1_CLK_INSERT_DLY_WIDTH   4
#define CPM_SLCR_XPD_CTRL1_CLK_INSERT_DLY_MASK    0X0000003C

#define CPM_SLCR_XPD_CTRL1_CLK_SEL_SHIFT   0
#define CPM_SLCR_XPD_CTRL1_CLK_SEL_WIDTH   2
#define CPM_SLCR_XPD_CTRL1_CLK_SEL_MASK    0X00000003

/**
 * Register: CPM_SLCR_XPD_CTRL2
 */
#define CPM_SLCR_XPD_CTRL2    ( ( CPM_SLCR_BASEADDR ) + 0X00000610 )

#define CPM_SLCR_XPD_CTRL2_CTRL_SPARE_SHIFT   1
#define CPM_SLCR_XPD_CTRL2_CTRL_SPARE_WIDTH   2
#define CPM_SLCR_XPD_CTRL2_CTRL_SPARE_MASK    0X00000006

#define CPM_SLCR_XPD_CTRL2_ENABLE_SHIFT   0
#define CPM_SLCR_XPD_CTRL2_ENABLE_WIDTH   1
#define CPM_SLCR_XPD_CTRL2_ENABLE_MASK    0X00000001

/**
 * Register: CPM_SLCR_XPD_CTRL3
 */
#define CPM_SLCR_XPD_CTRL3    ( ( CPM_SLCR_BASEADDR ) + 0X00000614 )

#define CPM_SLCR_XPD_CTRL3_DCYCLE_CNT_VALUE_SHIFT   3
#define CPM_SLCR_XPD_CTRL3_DCYCLE_CNT_VALUE_WIDTH   12
#define CPM_SLCR_XPD_CTRL3_DCYCLE_CNT_VALUE_MASK    0X00007FF8

#define CPM_SLCR_XPD_CTRL3_DCYCLE_HIGH_LOW_SHIFT   2
#define CPM_SLCR_XPD_CTRL3_DCYCLE_HIGH_LOW_WIDTH   1
#define CPM_SLCR_XPD_CTRL3_DCYCLE_HIGH_LOW_MASK    0X00000004

#define CPM_SLCR_XPD_CTRL3_DCYCLE_CNT_CLR_SHIFT   1
#define CPM_SLCR_XPD_CTRL3_DCYCLE_CNT_CLR_WIDTH   1
#define CPM_SLCR_XPD_CTRL3_DCYCLE_CNT_CLR_MASK    0X00000002

#define CPM_SLCR_XPD_CTRL3_DCYCLE_START_SHIFT   0
#define CPM_SLCR_XPD_CTRL3_DCYCLE_START_WIDTH   1
#define CPM_SLCR_XPD_CTRL3_DCYCLE_START_MASK    0X00000001

/**
 * Register: CPM_SLCR_XPD_SOFT_RST
 */
#define CPM_SLCR_XPD_SOFT_RST    ( ( CPM_SLCR_BASEADDR ) + 0X00000618 )

#define CPM_SLCR_XPD_SOFT_RST_CLK0_SHIFT   0
#define CPM_SLCR_XPD_SOFT_RST_CLK0_WIDTH   1
#define CPM_SLCR_XPD_SOFT_RST_CLK0_MASK    0X00000001

/**
 * Register: CPM_SLCR_XPD_STAT
 */
#define CPM_SLCR_XPD_STAT    ( ( CPM_SLCR_BASEADDR ) + 0X0000061C )

#define CPM_SLCR_XPD_STAT_CMP_RESULT_SHIFT   1
#define CPM_SLCR_XPD_STAT_CMP_RESULT_WIDTH   1
#define CPM_SLCR_XPD_STAT_CMP_RESULT_MASK    0X00000002

#define CPM_SLCR_XPD_STAT_CMP_DONE_SHIFT   0
#define CPM_SLCR_XPD_STAT_CMP_DONE_WIDTH   1
#define CPM_SLCR_XPD_STAT_CMP_DONE_MASK    0X00000001

#ifdef __cplusplus
}
#endif


#endif /* _CPM_SLCR_H_ */
