<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p136" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_136{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_136{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_136{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_136{left:189px;bottom:998px;}
#t5_136{left:530px;bottom:998px;letter-spacing:-0.12px;}
#t6_136{left:189px;bottom:973px;}
#t7_136{left:530px;bottom:973px;letter-spacing:-0.12px;}
#t8_136{left:189px;bottom:949px;}
#t9_136{left:530px;bottom:949px;letter-spacing:-0.12px;}
#ta_136{left:189px;bottom:924px;}
#tb_136{left:530px;bottom:924px;letter-spacing:-0.12px;}
#tc_136{left:189px;bottom:900px;letter-spacing:-0.14px;}
#td_136{left:530px;bottom:900px;letter-spacing:-0.14px;}
#te_136{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tf_136{left:530px;bottom:875px;letter-spacing:-0.11px;}
#tg_136{left:189px;bottom:851px;letter-spacing:-0.14px;}
#th_136{left:530px;bottom:851px;letter-spacing:-0.11px;}
#ti_136{left:189px;bottom:826px;letter-spacing:-0.14px;}
#tj_136{left:530px;bottom:826px;letter-spacing:-0.11px;}
#tk_136{left:189px;bottom:802px;letter-spacing:-0.12px;}
#tl_136{left:530px;bottom:802px;letter-spacing:-0.14px;}
#tm_136{left:189px;bottom:778px;letter-spacing:-0.13px;}
#tn_136{left:530px;bottom:778px;letter-spacing:-0.12px;}
#to_136{left:189px;bottom:753px;letter-spacing:-0.12px;}
#tp_136{left:530px;bottom:753px;letter-spacing:-0.14px;}
#tq_136{left:189px;bottom:729px;letter-spacing:-0.14px;}
#tr_136{left:530px;bottom:729px;letter-spacing:-0.11px;}
#ts_136{left:189px;bottom:704px;letter-spacing:-0.14px;}
#tt_136{left:530px;bottom:704px;letter-spacing:-0.11px;}
#tu_136{left:189px;bottom:680px;letter-spacing:-0.13px;}
#tv_136{left:530px;bottom:680px;letter-spacing:-0.11px;}
#tw_136{left:189px;bottom:655px;letter-spacing:-0.13px;}
#tx_136{left:530px;bottom:655px;letter-spacing:-0.12px;}
#ty_136{left:189px;bottom:631px;letter-spacing:-0.13px;}
#tz_136{left:530px;bottom:631px;letter-spacing:-0.12px;}
#t10_136{left:189px;bottom:606px;letter-spacing:-0.14px;}
#t11_136{left:530px;bottom:606px;letter-spacing:-0.13px;}
#t12_136{left:81px;bottom:582px;letter-spacing:-0.17px;}
#t13_136{left:142px;bottom:582px;letter-spacing:-0.17px;}
#t14_136{left:189px;bottom:582px;letter-spacing:-0.14px;}
#t15_136{left:437px;bottom:582px;letter-spacing:-0.13px;}
#t16_136{left:530px;bottom:582px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t17_136{left:81px;bottom:558px;letter-spacing:-0.16px;}
#t18_136{left:138px;bottom:558px;letter-spacing:-0.16px;}
#t19_136{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t1a_136{left:189px;bottom:536px;letter-spacing:-0.14px;}
#t1b_136{left:437px;bottom:558px;letter-spacing:-0.15px;}
#t1c_136{left:530px;bottom:558px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t1d_136{left:530px;bottom:541px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_136{left:189px;bottom:512px;}
#t1f_136{left:530px;bottom:512px;letter-spacing:-0.11px;}
#t1g_136{left:530px;bottom:495px;letter-spacing:-0.12px;}
#t1h_136{left:530px;bottom:478px;letter-spacing:-0.13px;}
#t1i_136{left:81px;bottom:454px;letter-spacing:-0.15px;}
#t1j_136{left:138px;bottom:454px;letter-spacing:-0.16px;}
#t1k_136{left:189px;bottom:454px;letter-spacing:-0.14px;}
#t1l_136{left:437px;bottom:454px;letter-spacing:-0.14px;}
#t1m_136{left:530px;bottom:454px;letter-spacing:-0.11px;}
#t1n_136{left:530px;bottom:437px;letter-spacing:-0.12px;}
#t1o_136{left:530px;bottom:420px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_136{left:189px;bottom:396px;letter-spacing:-0.14px;}
#t1q_136{left:530px;bottom:396px;letter-spacing:-0.12px;}
#t1r_136{left:530px;bottom:374px;letter-spacing:-0.11px;}
#t1s_136{left:530px;bottom:357px;letter-spacing:-0.11px;}
#t1t_136{left:530px;bottom:341px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_136{left:81px;bottom:316px;letter-spacing:-0.15px;}
#t1v_136{left:138px;bottom:316px;letter-spacing:-0.16px;}
#t1w_136{left:189px;bottom:316px;letter-spacing:-0.14px;}
#t1x_136{left:437px;bottom:316px;letter-spacing:-0.14px;}
#t1y_136{left:530px;bottom:316px;letter-spacing:-0.11px;}
#t1z_136{left:530px;bottom:299px;letter-spacing:-0.12px;}
#t20_136{left:530px;bottom:283px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_136{left:189px;bottom:258px;letter-spacing:-0.14px;}
#t22_136{left:530px;bottom:258px;letter-spacing:-0.12px;}
#t23_136{left:530px;bottom:237px;letter-spacing:-0.11px;}
#t24_136{left:530px;bottom:220px;letter-spacing:-0.11px;}
#t25_136{left:530px;bottom:203px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_136{left:82px;bottom:179px;letter-spacing:-0.14px;}
#t27_136{left:138px;bottom:179px;letter-spacing:-0.15px;}
#t28_136{left:189px;bottom:179px;letter-spacing:-0.15px;}
#t29_136{left:437px;bottom:179px;letter-spacing:-0.14px;}
#t2a_136{left:530px;bottom:179px;letter-spacing:-0.11px;}
#t2b_136{left:530px;bottom:162px;letter-spacing:-0.12px;}
#t2c_136{left:530px;bottom:145px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_136{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2e_136{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2f_136{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2g_136{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2h_136{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2i_136{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t2j_136{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2k_136{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2l_136{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_136{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_136{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_136{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_136{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_136{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts136" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg136Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg136" style="-webkit-user-select: none;"><object width="935" height="1210" data="136/136.svg" type="image/svg+xml" id="pdf136" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_136" class="t s1_136">2-120 </span><span id="t2_136" class="t s1_136">Vol. 4 </span>
<span id="t3_136" class="t s2_136">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_136" class="t s3_136">0 </span><span id="t5_136" class="t s3_136">Set 1 to cause Ovf_PMC0 = 1. </span>
<span id="t6_136" class="t s3_136">1 </span><span id="t7_136" class="t s3_136">Set 1 to cause Ovf_PMC1 = 1. </span>
<span id="t8_136" class="t s3_136">2 </span><span id="t9_136" class="t s3_136">Set 1 to cause Ovf_PMC2 = 1. </span>
<span id="ta_136" class="t s3_136">3 </span><span id="tb_136" class="t s3_136">Set 1 to cause Ovf_PMC3 = 1. </span>
<span id="tc_136" class="t s3_136">31:4 </span><span id="td_136" class="t s3_136">Reserved </span>
<span id="te_136" class="t s3_136">32 </span><span id="tf_136" class="t s3_136">Set 1 to cause Ovf_FixedCtr0 = 1. </span>
<span id="tg_136" class="t s3_136">33 </span><span id="th_136" class="t s3_136">Set 1 to cause Ovf_FixedCtr1 = 1. </span>
<span id="ti_136" class="t s3_136">34 </span><span id="tj_136" class="t s3_136">Set 1 to cause Ovf_FixedCtr2 = 1. </span>
<span id="tk_136" class="t s3_136">54:35 </span><span id="tl_136" class="t s3_136">Reserved </span>
<span id="tm_136" class="t s3_136">55 </span><span id="tn_136" class="t s3_136">Set 1 to cause Trace_ToPA_PMI = 1. </span>
<span id="to_136" class="t s3_136">57:56 </span><span id="tp_136" class="t s3_136">Reserved </span>
<span id="tq_136" class="t s3_136">58 </span><span id="tr_136" class="t s3_136">Set 1 to cause LBR_Frz = 1. </span>
<span id="ts_136" class="t s3_136">59 </span><span id="tt_136" class="t s3_136">Set 1 to cause CTR_Frz = 1. </span>
<span id="tu_136" class="t s3_136">60 </span><span id="tv_136" class="t s3_136">Set 1 to cause ASCI = 1. </span>
<span id="tw_136" class="t s3_136">61 </span><span id="tx_136" class="t s3_136">Set 1 to cause Ovf_Uncore. </span>
<span id="ty_136" class="t s3_136">62 </span><span id="tz_136" class="t s3_136">Set 1 to cause Ovf_BufDSSAVE. </span>
<span id="t10_136" class="t s3_136">63 </span><span id="t11_136" class="t s3_136">Reserved </span>
<span id="t12_136" class="t s3_136">392H </span><span id="t13_136" class="t s3_136">914 </span><span id="t14_136" class="t s3_136">IA32_PERF_GLOBAL_INUSE </span><span id="t15_136" class="t s3_136">Core </span><span id="t16_136" class="t s3_136">See Table 2-2. </span>
<span id="t17_136" class="t s3_136">3F1H </span><span id="t18_136" class="t s3_136">1009 </span><span id="t19_136" class="t s3_136">IA32_PEBS_ENABLE </span>
<span id="t1a_136" class="t s3_136">(MSR_PEBS_ENABLE) </span>
<span id="t1b_136" class="t s3_136">Core </span><span id="t1c_136" class="t s3_136">See Table 2-2. See Section 20.6.2.4, “Processor Event </span>
<span id="t1d_136" class="t s3_136">Based Sampling (PEBS).” </span>
<span id="t1e_136" class="t s3_136">0 </span><span id="t1f_136" class="t s3_136">Enable PEBS trigger and recording for the </span>
<span id="t1g_136" class="t s3_136">programmed event (precise or otherwise) on </span>
<span id="t1h_136" class="t s3_136">IA32_PMC0. (R/W) </span>
<span id="t1i_136" class="t s3_136">3F8H </span><span id="t1j_136" class="t s3_136">1016 </span><span id="t1k_136" class="t s3_136">MSR_PKG_C3_RESIDENCY </span><span id="t1l_136" class="t s3_136">Package </span><span id="t1m_136" class="t s3_136">Note: C-state values are processor specific C-state </span>
<span id="t1n_136" class="t s3_136">code names, unrelated to MWAIT extension C-state </span>
<span id="t1o_136" class="t s3_136">parameters or ACPI C-States. </span>
<span id="t1p_136" class="t s3_136">63:0 </span><span id="t1q_136" class="t s3_136">Package C3 Residency Counter (R/O) </span>
<span id="t1r_136" class="t s3_136">Value since last reset that this package is in </span>
<span id="t1s_136" class="t s3_136">processor-specific C3 states. Count at the same </span>
<span id="t1t_136" class="t s3_136">frequency as the TSC. </span>
<span id="t1u_136" class="t s3_136">3F9H </span><span id="t1v_136" class="t s3_136">1017 </span><span id="t1w_136" class="t s3_136">MSR_PKG_C6_RESIDENCY </span><span id="t1x_136" class="t s3_136">Package </span><span id="t1y_136" class="t s3_136">Note: C-state values are processor specific C-state </span>
<span id="t1z_136" class="t s3_136">code names, unrelated to MWAIT extension C-state </span>
<span id="t20_136" class="t s3_136">parameters or ACPI C-States. </span>
<span id="t21_136" class="t s3_136">63:0 </span><span id="t22_136" class="t s3_136">Package C6 Residency Counter (R/O) </span>
<span id="t23_136" class="t s3_136">Value since last reset that this package is in </span>
<span id="t24_136" class="t s3_136">processor-specific C6 states. Count at the same </span>
<span id="t25_136" class="t s3_136">frequency as the TSC. </span>
<span id="t26_136" class="t s3_136">3FCH </span><span id="t27_136" class="t s3_136">1020 </span><span id="t28_136" class="t s3_136">MSR_CORE_C3_RESIDENCY </span><span id="t29_136" class="t s3_136">Core </span><span id="t2a_136" class="t s3_136">Note: C-state values are processor specific C-state </span>
<span id="t2b_136" class="t s3_136">code names, unrelated to MWAIT extension C-state </span>
<span id="t2c_136" class="t s3_136">parameters or ACPI C-States. </span>
<span id="t2d_136" class="t s4_136">Table 2-12. </span><span id="t2e_136" class="t s4_136">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2f_136" class="t s5_136">Register </span>
<span id="t2g_136" class="t s5_136">Address </span><span id="t2h_136" class="t s5_136">Register Name / Bit Fields </span><span id="t2i_136" class="t s5_136">Scope </span><span id="t2j_136" class="t s5_136">Bit Description </span>
<span id="t2k_136" class="t s5_136">Hex </span><span id="t2l_136" class="t s5_136">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
