
BMSLV_2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016570  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a1c  08016730  08016730  00026730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801714c  0801714c  0003058c  2**0
                  CONTENTS
  4 .ARM          00000000  0801714c  0801714c  0003058c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801714c  0801714c  0003058c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0801714c  0801714c  0002714c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801715c  0801715c  0002715c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000058c  20000000  08017160  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000092f8  2000058c  080176ec  0003058c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009884  080176ec  00039884  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003058c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004cc61  00000000  00000000  000305bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000088a7  00000000  00000000  0007d21d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002b10  00000000  00000000  00085ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002818  00000000  00000000  000885d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b992  00000000  00000000  0008adf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00036fc4  00000000  00000000  000c6782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014edf1  00000000  00000000  000fd746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0024c537  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c8b0  00000000  00000000  0024c588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000058c 	.word	0x2000058c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08016718 	.word	0x08016718

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000590 	.word	0x20000590
 80001fc:	08016718 	.word	0x08016718

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <_Z20discharge_cells_taili>:
			the next cell to discharge has to be the first one.
			So generally it sets the array tail at the beginning.
 * Param:	index
 * Retval:	index
 */
int discharge_cells_tail(int i){
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	if(5 == i || 6 == i)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b05      	cmp	r3, #5
 8000be4:	d002      	beq.n	8000bec <_Z20discharge_cells_taili+0x14>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2b06      	cmp	r3, #6
 8000bea:	d102      	bne.n	8000bf2 <_Z20discharge_cells_taili+0x1a>
		return -1;
 8000bec:	f04f 33ff 	mov.w	r3, #4294967295
 8000bf0:	e000      	b.n	8000bf4 <_Z20discharge_cells_taili+0x1c>
	else
		return i;
 8000bf2:	687b      	ldr	r3, [r7, #4]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_Z18set_discharge_cellRhRi>:
/**
 * Brief:	It sets cell to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell(uint8_t &discharge_at_once, int &i){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d819      	bhi.n	8000c46 <_Z18set_discharge_cellRhRi+0x46>
	{
		data.charging.cell_discharge[i] = true;
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a14      	ldr	r2, [pc, #80]	; (8000c68 <_Z18set_discharge_cellRhRi+0x68>)
 8000c18:	4413      	add	r3, r2
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
		discharge_at_once++;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	3301      	adds	r3, #1
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	701a      	strb	r2, [r3, #0]
		i++;	//impossible to discharge 2 cells next to each other
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	1c5a      	adds	r2, r3, #1
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	601a      	str	r2, [r3, #0]
		i=discharge_cells_tail(i);
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff ffcc 	bl	8000bd8 <_Z20discharge_cells_taili>
 8000c40:	4602      	mov	r2, r0
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	601a      	str	r2, [r3, #0]
	}
	data.charging.discharge_activation = true;
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <_Z18set_discharge_cellRhRi+0x68>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
	data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000c4e:	f004 fa2f 	bl	80050b0 <HAL_GetTick>
 8000c52:	4603      	mov	r3, r0
 8000c54:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000c58:	3310      	adds	r3, #16
 8000c5a:	4a03      	ldr	r2, [pc, #12]	; (8000c68 <_Z18set_discharge_cellRhRi+0x68>)
 8000c5c:	f8c2 329c 	str.w	r3, [r2, #668]	; 0x29c
}
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	2000144c 	.word	0x2000144c

08000c6c <_Z22set_discharge_cell_maxRhRiRb>:
/**
 * Brief:	It sets cell having the highest voltage to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell_max(uint8_t &discharge_at_once, int &i, bool &max_voltage_discharge_activation){
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
	max_voltage_discharge_activation = false;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d81a      	bhi.n	8000cbc <_Z22set_discharge_cell_maxRhRiRb+0x50>
	{
		data.charging.cell_discharge[data.voltages.highest_cell_voltage_index] = true;
 8000c86:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000c88:	8bdb      	ldrh	r3, [r3, #30]
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000c8e:	4413      	add	r3, r2
 8000c90:	2201      	movs	r2, #1
 8000c92:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
		discharge_at_once++;
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	701a      	strb	r2, [r3, #0]
		i = data.voltages.highest_cell_voltage_index + 1; //impossible to discharge 2 cells next to each other
 8000ca2:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000ca4:	8bdb      	ldrh	r3, [r3, #30]
 8000ca6:	1c5a      	adds	r2, r3, #1
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	601a      	str	r2, [r3, #0]
		i=discharge_cells_tail(i);
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ff91 	bl	8000bd8 <_Z20discharge_cells_taili>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	601a      	str	r2, [r3, #0]
	}

	data.charging.discharge_activation = true;
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
	data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000cc4:	f004 f9f4 	bl	80050b0 <HAL_GetTick>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000cce:	3310      	adds	r3, #16
 8000cd0:	4a03      	ldr	r2, [pc, #12]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000cd2:	f8c2 329c 	str.w	r3, [r2, #668]	; 0x29c

}
 8000cd6:	bf00      	nop
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	2000144c 	.word	0x2000144c

08000ce4 <_Z15balance_controlv>:
 * Brief:	Control of cell discharges
 * Param:	None
 * Retval:	None
 */
void balance_control()
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
	uint8_t charged_cells = 0, nearly_charged_cells = 0, cell_overcharged = 0, discharge_at_once = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	75fb      	strb	r3, [r7, #23]
 8000cee:	2300      	movs	r3, #0
 8000cf0:	75bb      	strb	r3, [r7, #22]
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	757b      	strb	r3, [r7, #21]
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	73fb      	strb	r3, [r7, #15]
	bool max_voltage_discharge_activation= 0, max_voltage_discharge_activation_charging_off = 0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	73bb      	strb	r3, [r7, #14]
 8000cfe:	2300      	movs	r3, #0
 8000d00:	737b      	strb	r3, [r7, #13]

	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	2b05      	cmp	r3, #5
 8000d0a:	d83c      	bhi.n	8000d86 <_Z15balance_controlv+0xa2>
	{
		if(data.voltages.highest_cell_voltage > VOL_UP_OK || (data.voltages.highest_cell_voltage - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8000d0c:	4b95      	ldr	r3, [pc, #596]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d0e:	8b9b      	ldrh	r3, [r3, #28]
 8000d10:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d807      	bhi.n	8000d28 <_Z15balance_controlv+0x44>
 8000d18:	4b92      	ldr	r3, [pc, #584]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d1a:	8b9b      	ldrh	r3, [r3, #28]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b91      	ldr	r3, [pc, #580]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d20:	8b5b      	ldrh	r3, [r3, #26]
 8000d22:	1ad3      	subs	r3, r2, r3
 8000d24:	2b32      	cmp	r3, #50	; 0x32
 8000d26:	dd01      	ble.n	8000d2c <_Z15balance_controlv+0x48>
		{
			max_voltage_discharge_activation= true;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	73bb      	strb	r3, [r7, #14]
		}
		if(data.voltages.highest_cell_voltage > VOL_UP_OK)
 8000d2c:	4b8d      	ldr	r3, [pc, #564]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d2e:	8b9b      	ldrh	r3, [r3, #28]
 8000d30:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d901      	bls.n	8000d3c <_Z15balance_controlv+0x58>
		{
			max_voltage_discharge_activation_charging_off = true;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	737b      	strb	r3, [r7, #13]
		}
		if(data.voltages.cells[i] > VOL_UP_OK)
 8000d3c:	4a89      	ldr	r2, [pc, #548]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d44:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d902      	bls.n	8000d52 <_Z15balance_controlv+0x6e>
		{
			charged_cells++;
 8000d4c:	7dfb      	ldrb	r3, [r7, #23]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	75fb      	strb	r3, [r7, #23]
		}
		if(data.voltages.cells[i] > VOL_UP_NEARLY_OK)
 8000d52:	4a84      	ldr	r2, [pc, #528]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d5a:	f24a 32c0 	movw	r2, #41920	; 0xa3c0
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d902      	bls.n	8000d68 <_Z15balance_controlv+0x84>
		{
			nearly_charged_cells++;
 8000d62:	7dbb      	ldrb	r3, [r7, #22]
 8000d64:	3301      	adds	r3, #1
 8000d66:	75bb      	strb	r3, [r7, #22]
		}
		if(data.voltages.cells[i] > VOL_UP_OVERCHARGE)
 8000d68:	4a7e      	ldr	r2, [pc, #504]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d70:	f24a 4274 	movw	r2, #42100	; 0xa474
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d902      	bls.n	8000d7e <_Z15balance_controlv+0x9a>
		{
			cell_overcharged++;
 8000d78:	7d7b      	ldrb	r3, [r7, #21]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	757b      	strb	r3, [r7, #21]
	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	3301      	adds	r3, #1
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	e7bf      	b.n	8000d06 <_Z15balance_controlv+0x22>
		}
	}

	//EFUSE switch off - battery full
	if(charged_cells >= 4 && fabsf(data.current.value) < CHARGING_CUTOFF_CURRENT && nearly_charged_cells == 6)
 8000d86:	7dfb      	ldrb	r3, [r7, #23]
 8000d88:	2b03      	cmp	r3, #3
 8000d8a:	d926      	bls.n	8000dda <_Z15balance_controlv+0xf6>
 8000d8c:	4b75      	ldr	r3, [pc, #468]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d8e:	edd3 7a72 	vldr	s15, [r3, #456]	; 0x1c8
 8000d92:	eef0 7ae7 	vabs.f32	s15, s15
 8000d96:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8000f68 <_Z15balance_controlv+0x284>
 8000d9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000da2:	d51a      	bpl.n	8000dda <_Z15balance_controlv+0xf6>
 8000da4:	7dbb      	ldrb	r3, [r7, #22]
 8000da6:	2b06      	cmp	r3, #6
 8000da8:	d117      	bne.n	8000dda <_Z15balance_controlv+0xf6>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2104      	movs	r1, #4
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f007 fa61 	bl	8008278 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dbc:	486b      	ldr	r0, [pc, #428]	; (8000f6c <_Z15balance_controlv+0x288>)
 8000dbe:	f007 fa5b 	bl	8008278 <HAL_GPIO_WritePin>
		data.soc.main.set_full_battery();
 8000dc2:	486b      	ldr	r0, [pc, #428]	; (8000f70 <_Z15balance_controlv+0x28c>)
 8000dc4:	f003 f9f6 	bl	80041b4 <_ZN7SoC_EKF16set_full_batteryEv>
		data.charging.charging_state = false;
 8000dc8:	4b66      	ldr	r3, [pc, #408]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 0;
 8000dd0:	4b64      	ldr	r3, [pc, #400]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8000dd8:	e043      	b.n	8000e62 <_Z15balance_controlv+0x17e>
	}
	//EFUSE switch off - cell overcharged
	else if(cell_overcharged > 1 && data.charging.discharge_activation == 0)
 8000dda:	7d7b      	ldrb	r3, [r7, #21]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d919      	bls.n	8000e14 <_Z15balance_controlv+0x130>
 8000de0:	4b60      	ldr	r3, [pc, #384]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000de2:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d114      	bne.n	8000e14 <_Z15balance_controlv+0x130>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2104      	movs	r1, #4
 8000dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df2:	f007 fa41 	bl	8008278 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dfc:	485b      	ldr	r0, [pc, #364]	; (8000f6c <_Z15balance_controlv+0x288>)
 8000dfe:	f007 fa3b 	bl	8008278 <HAL_GPIO_WritePin>
		data.charging.charging_state = false;
 8000e02:	4b58      	ldr	r3, [pc, #352]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 0;
 8000e0a:	4b56      	ldr	r3, [pc, #344]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8000e12:	e026      	b.n	8000e62 <_Z15balance_controlv+0x17e>
	}
	//EFUSE switch on
	else if(!data.charging.charger_plugged && nearly_charged_cells < 6 && cell_overcharged == 0 && data.charging.discharge_activation == 0)// && acuState == 0
 8000e14:	4b53      	ldr	r3, [pc, #332]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e16:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 8000e1a:	f083 0301 	eor.w	r3, r3, #1
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d01e      	beq.n	8000e62 <_Z15balance_controlv+0x17e>
 8000e24:	7dbb      	ldrb	r3, [r7, #22]
 8000e26:	2b05      	cmp	r3, #5
 8000e28:	d81b      	bhi.n	8000e62 <_Z15balance_controlv+0x17e>
 8000e2a:	7d7b      	ldrb	r3, [r7, #21]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d118      	bne.n	8000e62 <_Z15balance_controlv+0x17e>
 8000e30:	4b4c      	ldr	r3, [pc, #304]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e32:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d113      	bne.n	8000e62 <_Z15balance_controlv+0x17e>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	2104      	movs	r1, #4
 8000e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e42:	f007 fa19 	bl	8008278 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8000e46:	2201      	movs	r2, #1
 8000e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e4c:	4847      	ldr	r0, [pc, #284]	; (8000f6c <_Z15balance_controlv+0x288>)
 8000e4e:	f007 fa13 	bl	8008278 <HAL_GPIO_WritePin>
		data.charging.charging_state = true;
 8000e52:	4b44      	ldr	r3, [pc, #272]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 1;
 8000e5a:	4b42      	ldr	r3, [pc, #264]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
	}


	//cell choice algorithm when charger is connected
	if(true == data.charging.charging_state) //charging on
 8000e62:	4b40      	ldr	r3, [pc, #256]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e64:	f893 3297 	ldrb.w	r3, [r3, #663]	; 0x297
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d144      	bne.n	8000ef6 <_Z15balance_controlv+0x212>
	{
		if(false == data.charging.discharge_activation)
 8000e6c:	4b3d      	ldr	r3, [pc, #244]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e6e:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d172      	bne.n	8000f5c <_Z15balance_controlv+0x278>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	2b05      	cmp	r3, #5
 8000e7e:	dc6d      	bgt.n	8000f5c <_Z15balance_controlv+0x278>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation)
 8000e80:	7bbb      	ldrb	r3, [r7, #14]
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d109      	bne.n	8000e9a <_Z15balance_controlv+0x1b6>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation);
 8000e86:	f107 020e 	add.w	r2, r7, #14
 8000e8a:	f107 0108 	add.w	r1, r7, #8
 8000e8e:	f107 030f 	add.w	r3, r7, #15
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff feea 	bl	8000c6c <_Z22set_discharge_cell_maxRhRiRb>
 8000e98:	e029      	b.n	8000eee <_Z15balance_controlv+0x20a>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_DIS)
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	4a31      	ldr	r2, [pc, #196]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ea2:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d908      	bls.n	8000ebc <_Z15balance_controlv+0x1d8>
				{
					set_discharge_cell(discharge_at_once, i);
 8000eaa:	f107 0208 	add.w	r2, r7, #8
 8000eae:	f107 030f 	add.w	r3, r7, #15
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fea3 	bl	8000c00 <_Z18set_discharge_cellRhRi>
 8000eba:	e018      	b.n	8000eee <_Z15balance_controlv+0x20a>
				}
				//discharge activation for rest cells if needed
				else if((data.voltages.cells[i] - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	4a29      	ldr	r2, [pc, #164]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000ec0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b27      	ldr	r3, [pc, #156]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000ec8:	8b5b      	ldrh	r3, [r3, #26]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b32      	cmp	r3, #50	; 0x32
 8000ece:	dd08      	ble.n	8000ee2 <_Z15balance_controlv+0x1fe>
				{
					set_discharge_cell(discharge_at_once, i);
 8000ed0:	f107 0208 	add.w	r2, r7, #8
 8000ed4:	f107 030f 	add.w	r3, r7, #15
 8000ed8:	4611      	mov	r1, r2
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fe90 	bl	8000c00 <_Z18set_discharge_cellRhRi>
 8000ee0:	e005      	b.n	8000eee <_Z15balance_controlv+0x20a>
				}
				else
					data.charging.cell_discharge[i] = false;
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	4a1f      	ldr	r2, [pc, #124]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000ee6:	4413      	add	r3, r2
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	e7c1      	b.n	8000e7a <_Z15balance_controlv+0x196>
		}
	}
	else //charging off
	{
		//balance if the cell voltages are overcharged
		if(not  data.charging.discharge_activation)
 8000ef6:	4b1b      	ldr	r3, [pc, #108]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000ef8:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000efc:	f083 0301 	eor.w	r3, r3, #1
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d02a      	beq.n	8000f5c <_Z15balance_controlv+0x278>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	607b      	str	r3, [r7, #4]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2b05      	cmp	r3, #5
 8000f0e:	dc25      	bgt.n	8000f5c <_Z15balance_controlv+0x278>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation_charging_off)
 8000f10:	7b7b      	ldrb	r3, [r7, #13]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d108      	bne.n	8000f28 <_Z15balance_controlv+0x244>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation_charging_off);
 8000f16:	f107 020d 	add.w	r2, r7, #13
 8000f1a:	1d39      	adds	r1, r7, #4
 8000f1c:	f107 030f 	add.w	r3, r7, #15
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fea3 	bl	8000c6c <_Z22set_discharge_cell_maxRhRiRb>
 8000f26:	e015      	b.n	8000f54 <_Z15balance_controlv+0x270>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_DIS)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000f2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f30:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d907      	bls.n	8000f48 <_Z15balance_controlv+0x264>
				{
					set_discharge_cell(discharge_at_once, i);
 8000f38:	1d3a      	adds	r2, r7, #4
 8000f3a:	f107 030f 	add.w	r3, r7, #15
 8000f3e:	4611      	mov	r1, r2
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fe5d 	bl	8000c00 <_Z18set_discharge_cellRhRi>
 8000f46:	e005      	b.n	8000f54 <_Z15balance_controlv+0x270>
				}
				else
					data.charging.cell_discharge[i] = false;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a06      	ldr	r2, [pc, #24]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000f4c:	4413      	add	r3, r2
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3301      	adds	r3, #1
 8000f58:	607b      	str	r3, [r7, #4]
 8000f5a:	e7d6      	b.n	8000f0a <_Z15balance_controlv+0x226>
			}
		}
	}
}
 8000f5c:	bf00      	nop
 8000f5e:	3718      	adds	r7, #24
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	2000144c 	.word	0x2000144c
 8000f68:	3e99999a 	.word	0x3e99999a
 8000f6c:	48000800 	.word	0x48000800
 8000f70:	20001620 	.word	0x20001620

08000f74 <_Z31balance_activation_deactivationv>:
 * Brief:	Activation or deactivation of balance
 * Param:	None
 * Retval:	None
 */
void balance_activation_deactivation()
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
	if(true == data.charging.discharge_activation)
 8000f7a:	4b27      	ldr	r3, [pc, #156]	; (8001018 <_Z31balance_activation_deactivationv+0xa4>)
 8000f7c:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d117      	bne.n	8000fb4 <_Z31balance_activation_deactivationv+0x40>
	{
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b05      	cmp	r3, #5
 8000f8c:	dc0f      	bgt.n	8000fae <_Z31balance_activation_deactivationv+0x3a>
		{
			if(true == data.charging.cell_discharge[i])
 8000f8e:	4a22      	ldr	r2, [pc, #136]	; (8001018 <_Z31balance_activation_deactivationv+0xa4>)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4413      	add	r3, r2
 8000f94:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d103      	bne.n	8000fa6 <_Z31balance_activation_deactivationv+0x32>
			{
				LTC_turn_on_discharge(i, data.charging.cell_discharge);
 8000f9e:	491f      	ldr	r1, [pc, #124]	; (800101c <_Z31balance_activation_deactivationv+0xa8>)
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f001 fdd1 	bl	8002b48 <_Z21LTC_turn_on_dischargeiPb>
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	e7ec      	b.n	8000f88 <_Z31balance_activation_deactivationv+0x14>
			}
		}
		balance_deactivation_flag = true;
 8000fae:	4b1c      	ldr	r3, [pc, #112]	; (8001020 <_Z31balance_activation_deactivationv+0xac>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	701a      	strb	r2, [r3, #0]
	}
	if(data.charging.discharge_tick_end <= HAL_GetTick() && balance_deactivation_flag)
 8000fb4:	4b18      	ldr	r3, [pc, #96]	; (8001018 <_Z31balance_activation_deactivationv+0xa4>)
 8000fb6:	f8d3 429c 	ldr.w	r4, [r3, #668]	; 0x29c
 8000fba:	f004 f879 	bl	80050b0 <HAL_GetTick>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	429c      	cmp	r4, r3
 8000fc2:	d805      	bhi.n	8000fd0 <_Z31balance_activation_deactivationv+0x5c>
 8000fc4:	4b16      	ldr	r3, [pc, #88]	; (8001020 <_Z31balance_activation_deactivationv+0xac>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <_Z31balance_activation_deactivationv+0x5c>
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e000      	b.n	8000fd2 <_Z31balance_activation_deactivationv+0x5e>
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d01b      	beq.n	800100e <_Z31balance_activation_deactivationv+0x9a>
	{
		balance_deactivation_flag = false;
 8000fd6:	4b12      	ldr	r3, [pc, #72]	; (8001020 <_Z31balance_activation_deactivationv+0xac>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]
		data.charging.discharge_activation = 0;
 8000fdc:	4b0e      	ldr	r3, [pc, #56]	; (8001018 <_Z31balance_activation_deactivationv+0xa4>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	dc0a      	bgt.n	8001004 <_Z31balance_activation_deactivationv+0x90>
		{
			data.charging.cell_discharge[i] = false;
 8000fee:	4a0a      	ldr	r2, [pc, #40]	; (8001018 <_Z31balance_activation_deactivationv+0xa4>)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	3301      	adds	r3, #1
 8001000:	603b      	str	r3, [r7, #0]
 8001002:	e7f1      	b.n	8000fe8 <_Z31balance_activation_deactivationv+0x74>
		}
		LTC_turn_off_discharge();
 8001004:	f001 fe90 	bl	8002d28 <_Z22LTC_turn_off_dischargev>
		tick_counter = 0; // time to wait for proper voltage values
 8001008:	4b06      	ldr	r3, [pc, #24]	; (8001024 <_Z31balance_activation_deactivationv+0xb0>)
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
	}
}
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	bd90      	pop	{r4, r7, pc}
 8001016:	bf00      	nop
 8001018:	2000144c 	.word	0x2000144c
 800101c:	200016dc 	.word	0x200016dc
 8001020:	200005a8 	.word	0x200005a8
 8001024:	20000000 	.word	0x20000000

08001028 <_Z22start_balance_functionPv>:

void start_balance_function(void *argument){
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	data.charging.charger_plugged = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 8001030:	2104      	movs	r1, #4
 8001032:	481a      	ldr	r0, [pc, #104]	; (800109c <_Z22start_balance_functionPv+0x74>)
 8001034:	f007 f908 	bl	8008248 <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	bf14      	ite	ne
 800103e:	2301      	movne	r3, #1
 8001040:	2300      	moveq	r3, #0
 8001042:	b2da      	uxtb	r2, r3
 8001044:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <_Z22start_balance_functionPv+0x78>)
 8001046:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
	for(;;){
		osDelay(100);
 800104a:	2064      	movs	r0, #100	; 0x64
 800104c:	f00e ffc8 	bl	800ffe0 <osDelay>
		tick_counter++;
 8001050:	4b14      	ldr	r3, [pc, #80]	; (80010a4 <_Z22start_balance_functionPv+0x7c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	3301      	adds	r3, #1
 8001056:	4a13      	ldr	r2, [pc, #76]	; (80010a4 <_Z22start_balance_functionPv+0x7c>)
 8001058:	6013      	str	r3, [r2, #0]
		if(tick_counter > BALANCE_TICKS_AFTER_BALANCE){
 800105a:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <_Z22start_balance_functionPv+0x7c>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2b1e      	cmp	r3, #30
 8001060:	d9f3      	bls.n	800104a <_Z22start_balance_functionPv+0x22>
			if(!data.charging.charger_plugged) //charger is plugged
 8001062:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <_Z22start_balance_functionPv+0x78>)
 8001064:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 8001068:	f083 0301 	eor.w	r3, r3, #1
 800106c:	b2db      	uxtb	r3, r3
 800106e:	2b00      	cmp	r3, #0
 8001070:	d00a      	beq.n	8001088 <_Z22start_balance_functionPv+0x60>
			{
				HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001078:	480b      	ldr	r0, [pc, #44]	; (80010a8 <_Z22start_balance_functionPv+0x80>)
 800107a:	f007 f8fd 	bl	8008278 <HAL_GPIO_WritePin>

				balance_control();
 800107e:	f7ff fe31 	bl	8000ce4 <_Z15balance_controlv>
				balance_activation_deactivation();
 8001082:	f7ff ff77 	bl	8000f74 <_Z31balance_activation_deactivationv>
 8001086:	e7e0      	b.n	800104a <_Z22start_balance_functionPv+0x22>

			}
			else	//charger is unplugged
			{
				HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 8001088:	2201      	movs	r2, #1
 800108a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800108e:	4806      	ldr	r0, [pc, #24]	; (80010a8 <_Z22start_balance_functionPv+0x80>)
 8001090:	f007 f8f2 	bl	8008278 <HAL_GPIO_WritePin>
				balance_activation_deactivation();
 8001094:	f7ff ff6e 	bl	8000f74 <_Z31balance_activation_deactivationv>
		osDelay(100);
 8001098:	e7d7      	b.n	800104a <_Z22start_balance_functionPv+0x22>
 800109a:	bf00      	nop
 800109c:	48000400 	.word	0x48000400
 80010a0:	2000144c 	.word	0x2000144c
 80010a4:	20000000 	.word	0x20000000
 80010a8:	48000800 	.word	0x48000800

080010ac <_ZSt21is_constant_evaluatedv>:

#define __cpp_lib_is_constant_evaluated 201811L

  constexpr inline bool
  is_constant_evaluated() noexcept
  { return __builtin_is_constant_evaluated(); }
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	2300      	movs	r3, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <_ZN3etl11vector_baseC1Ej>:
  protected:

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector_base(size_t max_size_)
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
      : CAPACITY(max_size_)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	683a      	ldr	r2, [r7, #0]
 80010e2:	601a      	str	r2, [r3, #0]
    {
    }
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4618      	mov	r0, r3
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <_ZN3etl11vector_baseD1Ev>:
    virtual ~vector_base()
    {
    }
#else
  protected:
    ~vector_base()
 80010f2:	b480      	push	{r7}
 80010f4:	b083      	sub	sp, #12
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
    {
    }
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4618      	mov	r0, r3
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>:
namespace PUTM_CAN {

static const std::size_t max_dlc_size = 8;

struct Can_rx_message {
  Can_rx_message(CAN_HandleTypeDef &hcan, uint32_t RxFifo) : header{}, data{0} {
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	461a      	mov	r2, r3
 8001118:	2300      	movs	r3, #0
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	6053      	str	r3, [r2, #4]
 800111e:	6093      	str	r3, [r2, #8]
 8001120:	60d3      	str	r3, [r2, #12]
 8001122:	6113      	str	r3, [r2, #16]
 8001124:	6153      	str	r3, [r2, #20]
 8001126:	6193      	str	r3, [r2, #24]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	331c      	adds	r3, #28
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
    this->status =
        HAL_CAN_GetRxMessage(&hcan, RxFifo, &this->header, this->data);
 8001132:	68fa      	ldr	r2, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	331c      	adds	r3, #28
 8001138:	6879      	ldr	r1, [r7, #4]
 800113a:	68b8      	ldr	r0, [r7, #8]
 800113c:	f006 f837 	bl	80071ae <HAL_CAN_GetRxMessage>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
    this->status =
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4618      	mov	r0, r3
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <_ZN8PUTM_CAN11Device_base6get_IDEv>:
  bool new_data : 1;

public:
  constexpr Device_base(uint32_t ide, uint8_t dlc)
      : IDE{ide}, DLC{dlc}, new_data{false} {}
  [[nodiscard]] constexpr uint32_t get_ID() { return IDE; }
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	791a      	ldrb	r2, [r3, #4]
 8001160:	795b      	ldrb	r3, [r3, #5]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	021b      	lsls	r3, r3, #8
 8001168:	4313      	orrs	r3, r2
 800116a:	b29b      	uxth	r3, r3
 800116c:	4618      	mov	r0, r3
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>:
                                                &wheel_temp_main};

public:
  Can_interface() = default;

  bool parse_message(const Can_rx_message &m) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
    for (auto &device : device_array) {
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	6938      	ldr	r0, [r7, #16]
 800118c:	f000 fce4 	bl	8001b58 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE5beginEv>
 8001190:	6178      	str	r0, [r7, #20]
 8001192:	6938      	ldr	r0, [r7, #16]
 8001194:	f000 fcec 	bl	8001b70 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE3endEv>
 8001198:	60f8      	str	r0, [r7, #12]
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d01f      	beq.n	80011e2 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6a>
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	60bb      	str	r3, [r7, #8]
      if (device->get_ID() == m.header.StdId) {
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ffd2 	bl	8001154 <_ZN8PUTM_CAN11Device_base6get_IDEv>
 80011b0:	4602      	mov	r2, r0
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	bf0c      	ite	eq
 80011ba:	2301      	moveq	r3, #1
 80011bc:	2300      	movne	r3, #0
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d00a      	beq.n	80011da <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x62>
        device->set_data(m);
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	68ba      	ldr	r2, [r7, #8]
 80011ce:	6812      	ldr	r2, [r2, #0]
 80011d0:	6839      	ldr	r1, [r7, #0]
 80011d2:	4610      	mov	r0, r2
 80011d4:	4798      	blx	r3
        return true;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e004      	b.n	80011e4 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6c>
    for (auto &device : device_array) {
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	3304      	adds	r3, #4
 80011de:	617b      	str	r3, [r7, #20]
 80011e0:	e7db      	b.n	800119a <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x22>
      }
    }
    return false;
 80011e2:	2300      	movs	r3, #0
  }
 80011e4:	4618      	mov	r0, r3
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <HAL_CAN_RxFifo0MsgPendingCallback>:

Can_interface can;

} // namespace PUTM_CAN

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08c      	sub	sp, #48	; 0x30
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  PUTM_CAN::Can_rx_message rx{*hcan, 0};
 80011f4:	f107 0308 	add.w	r3, r7, #8
 80011f8:	2200      	movs	r2, #0
 80011fa:	6879      	ldr	r1, [r7, #4]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff83 	bl	8001108 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>
  if (rx.status == HAL_StatusTypeDef::HAL_OK) {
 8001202:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001206:	2b00      	cmp	r3, #0
 8001208:	d105      	bne.n	8001216 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
    if (not PUTM_CAN::can.parse_message(rx)) {
 800120a:	f107 0308 	add.w	r3, r7, #8
 800120e:	4619      	mov	r1, r3
 8001210:	4803      	ldr	r0, [pc, #12]	; (8001220 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001212:	f7ff ffb1 	bl	8001178 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>
      // Unknown message
      //Error_Handler();
    }
  }
}
 8001216:	bf00      	nop
 8001218:	3730      	adds	r7, #48	; 0x30
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000004 	.word	0x20000004

08001224 <_Z8can_initv>:
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}

};

void can_init()
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08a      	sub	sp, #40	; 0x28
 8001228:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;
	filter.FilterActivation = ENABLE;
 800122a:	2301      	movs	r3, #1
 800122c:	623b      	str	r3, [r7, #32]
	filter.FilterBank = 10;
 800122e:	230a      	movs	r3, #10
 8001230:	617b      	str	r3, [r7, #20]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
	filter.FilterIdHigh = 0x00;
 8001236:	2300      	movs	r3, #0
 8001238:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = 0x00;
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = 0x00;
 800123e:	2300      	movs	r3, #0
 8001240:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = 0x00;
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 800124a:	2301      	movs	r3, #1
 800124c:	61fb      	str	r3, [r7, #28]
	filter.SlaveStartFilterBank = 10;
 800124e:	230a      	movs	r3, #10
 8001250:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &filter);
 8001252:	463b      	mov	r3, r7
 8001254:	4619      	mov	r1, r3
 8001256:	4807      	ldr	r0, [pc, #28]	; (8001274 <_Z8can_initv+0x50>)
 8001258:	f005 fdcb 	bl	8006df2 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800125c:	2102      	movs	r1, #2
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <_Z8can_initv+0x50>)
 8001260:	f006 f8b7 	bl	80073d2 <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan1);
 8001264:	4803      	ldr	r0, [pc, #12]	; (8001274 <_Z8can_initv+0x50>)
 8001266:	f005 fe8e 	bl	8006f86 <HAL_CAN_Start>

}
 800126a:	bf00      	nop
 800126c:	3728      	adds	r7, #40	; 0x28
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20001a80 	.word	0x20001a80

08001278 <_Z11error_checkv>:

// error if value is in range <min, max>
void error_check(){
 8001278:	b580      	push	{r7, lr}
 800127a:	b08e      	sub	sp, #56	; 0x38
 800127c:	af00      	add	r7, sp, #0
	etl::vector<Error_condition, 7> errors_vector;
 800127e:	463b      	mov	r3, r7
 8001280:	4618      	mov	r0, r3
 8001282:	f000 fc8f 	bl	8001ba4 <_ZN3etl6vectorI15Error_conditionLj7EEC1Ev>

	for(auto& error : error_conditions){
 8001286:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <_Z11error_checkv+0xcc>)
 8001288:	633b      	str	r3, [r7, #48]	; 0x30
 800128a:	4b2e      	ldr	r3, [pc, #184]	; (8001344 <_Z11error_checkv+0xcc>)
 800128c:	637b      	str	r3, [r7, #52]	; 0x34
 800128e:	4b2e      	ldr	r3, [pc, #184]	; (8001348 <_Z11error_checkv+0xd0>)
 8001290:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001292:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001296:	429a      	cmp	r2, r3
 8001298:	d041      	beq.n	800131e <_Z11error_checkv+0xa6>
 800129a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800129c:	62bb      	str	r3, [r7, #40]	; 0x28
		if(error.min <= error.value && error.value <= error.max){
 800129e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012a0:	ed93 7a01 	vldr	s14, [r3, #4]
 80012a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80012aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b2:	d825      	bhi.n	8001300 <_Z11error_checkv+0x88>
 80012b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b6:	ed93 7a03 	vldr	s14, [r3, #12]
 80012ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012bc:	edd3 7a02 	vldr	s15, [r3, #8]
 80012c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c8:	d81a      	bhi.n	8001300 <_Z11error_checkv+0x88>
			errors_vector.emplace_back(error.error);
 80012ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012cc:	463b      	mov	r3, r7
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 fc8c 	bl	8001bee <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>
			data.acu_state=error.acu_state_code;
 80012d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012d8:	7d1a      	ldrb	r2, [r3, #20]
 80012da:	4b1c      	ldr	r3, [pc, #112]	; (800134c <_Z11error_checkv+0xd4>)
 80012dc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
			if(false == error.flag)
 80012e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e2:	7f1b      	ldrb	r3, [r3, #28]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d116      	bne.n	8001316 <_Z11error_checkv+0x9e>
			{
				error.timer = HAL_GetTick() + error.error_time;
 80012e8:	f003 fee2 	bl	80050b0 <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	441a      	add	r2, r3
 80012f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f6:	619a      	str	r2, [r3, #24]
				error.flag = true;
 80012f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012fa:	2201      	movs	r2, #1
 80012fc:	771a      	strb	r2, [r3, #28]
			if(false == error.flag)
 80012fe:	e00a      	b.n	8001316 <_Z11error_checkv+0x9e>
			}
		}
		else{
			error.timer = HAL_GetTick() + error.error_time;
 8001300:	f003 fed6 	bl	80050b0 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	441a      	add	r2, r3
 800130c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800130e:	619a      	str	r2, [r3, #24]
			error.flag = false;
 8001310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001312:	2200      	movs	r2, #0
 8001314:	771a      	strb	r2, [r3, #28]
	for(auto& error : error_conditions){
 8001316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001318:	3320      	adds	r3, #32
 800131a:	637b      	str	r3, [r7, #52]	; 0x34
 800131c:	e7b9      	b.n	8001292 <_Z11error_checkv+0x1a>
		}
	}

	if(errors_vector.empty())
 800131e:	463b      	mov	r3, r7
 8001320:	4618      	mov	r0, r3
 8001322:	f000 fc7f 	bl	8001c24 <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <_Z11error_checkv+0xbc>
	{
		data.acu_state = NORMAL_STATE;
 800132c:	4b07      	ldr	r3, [pc, #28]	; (800134c <_Z11error_checkv+0xd4>)
 800132e:	2200      	movs	r2, #0
 8001330:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
	etl::vector<Error_condition, 7> errors_vector;
 8001334:	463b      	mov	r3, r7
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fc48 	bl	8001bcc <_ZN3etl6vectorI15Error_conditionLj7EED1Ev>
	}
}
 800133c:	bf00      	nop
 800133e:	3738      	adds	r7, #56	; 0x38
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200005b8 	.word	0x200005b8
 8001348:	20000698 	.word	0x20000698
 800134c:	2000144c 	.word	0x2000144c

08001350 <_Z13error_executev>:

void error_execute(){
 8001350:	b590      	push	{r4, r7, lr}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
	uint32_t time = HAL_GetTick();
 8001356:	f003 feab 	bl	80050b0 <HAL_GetTick>
 800135a:	6038      	str	r0, [r7, #0]
	if(error_conditions[0].timer <= HAL_GetTick()) //shut down and sleep
 800135c:	4b23      	ldr	r3, [pc, #140]	; (80013ec <_Z13error_executev+0x9c>)
 800135e:	699c      	ldr	r4, [r3, #24]
 8001360:	f003 fea6 	bl	80050b0 <HAL_GetTick>
 8001364:	4603      	mov	r3, r0
 8001366:	429c      	cmp	r4, r3
 8001368:	bf94      	ite	ls
 800136a:	2301      	movls	r3, #1
 800136c:	2300      	movhi	r3, #0
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b00      	cmp	r3, #0
 8001372:	d00a      	beq.n	800138a <_Z13error_executev+0x3a>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	2104      	movs	r1, #4
 8001378:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800137c:	f006 ff7c 	bl	8008278 <HAL_GPIO_WritePin>
		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8001380:	2101      	movs	r1, #1
 8001382:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001386:	f008 f94f 	bl	8009628 <HAL_PWR_EnterSTOPMode>
	}
	for(unsigned int i = 3; i < 7; i++){
 800138a:	2303      	movs	r3, #3
 800138c:	607b      	str	r3, [r7, #4]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2b06      	cmp	r3, #6
 8001392:	d819      	bhi.n	80013c8 <_Z13error_executev+0x78>
		{
			if(error_conditions[i].timer <= HAL_GetTick()) //shut down
 8001394:	4a15      	ldr	r2, [pc, #84]	; (80013ec <_Z13error_executev+0x9c>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	015b      	lsls	r3, r3, #5
 800139a:	4413      	add	r3, r2
 800139c:	3318      	adds	r3, #24
 800139e:	681c      	ldr	r4, [r3, #0]
 80013a0:	f003 fe86 	bl	80050b0 <HAL_GetTick>
 80013a4:	4603      	mov	r3, r0
 80013a6:	429c      	cmp	r4, r3
 80013a8:	bf94      	ite	ls
 80013aa:	2301      	movls	r3, #1
 80013ac:	2300      	movhi	r3, #0
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d005      	beq.n	80013c0 <_Z13error_executev+0x70>
			{

				HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2104      	movs	r1, #4
 80013b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013bc:	f006 ff5c 	bl	8008278 <HAL_GPIO_WritePin>
	for(unsigned int i = 3; i < 7; i++){
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3301      	adds	r3, #1
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	e7e2      	b.n	800138e <_Z13error_executev+0x3e>
				}*/
			}
		}
	}

	data.EFUSE_state = HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin);
 80013c8:	2104      	movs	r1, #4
 80013ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ce:	f006 ff3b 	bl	8008248 <HAL_GPIO_ReadPin>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	bf14      	ite	ne
 80013d8:	2301      	movne	r3, #1
 80013da:	2300      	moveq	r3, #0
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	4b04      	ldr	r3, [pc, #16]	; (80013f0 <_Z13error_executev+0xa0>)
 80013e0:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd90      	pop	{r4, r7, pc}
 80013ec:	200005b8 	.word	0x200005b8
 80013f0:	2000144c 	.word	0x2000144c

080013f4 <_Z11serialPrintv>:

void serialPrint()
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b08d      	sub	sp, #52	; 0x34
 80013f8:	af02      	add	r7, sp, #8
	// FIXME count chars
	// or use {fmt}
	static char tab[3500];
	uint16_t n=0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	84fb      	strh	r3, [r7, #38]	; 0x26

	RTC_DateTypeDef rtc_date;
	RTC_TimeTypeDef rtc_time;
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 80013fe:	463b      	mov	r3, r7
 8001400:	2200      	movs	r2, #0
 8001402:	4619      	mov	r1, r3
 8001404:	48ab      	ldr	r0, [pc, #684]	; (80016b4 <_Z11serialPrintv+0x2c0>)
 8001406:	f00a f827 	bl	800b458 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2200      	movs	r2, #0
 8001410:	4619      	mov	r1, r3
 8001412:	48a8      	ldr	r0, [pc, #672]	; (80016b4 <_Z11serialPrintv+0x2c0>)
 8001414:	f00a f90a 	bl	800b62c <HAL_RTC_GetDate>

	float cell_values_sum = (float)data.voltages.total / 10'000.0;
 8001418:	4ba7      	ldr	r3, [pc, #668]	; (80016b8 <_Z11serialPrintv+0x2c4>)
 800141a:	695b      	ldr	r3, [r3, #20]
 800141c:	ee07 3a90 	vmov	s15, r3
 8001420:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001424:	eddf 6aa5 	vldr	s13, [pc, #660]	; 80016bc <_Z11serialPrintv+0x2c8>
 8001428:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800142c:	edc7 7a07 	vstr	s15, [r7, #28]
	n += sprintf(&tab[n], "%02d:%02d:%02d\r\n", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds);
 8001430:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001432:	4aa3      	ldr	r2, [pc, #652]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001434:	1898      	adds	r0, r3, r2
 8001436:	783b      	ldrb	r3, [r7, #0]
 8001438:	461a      	mov	r2, r3
 800143a:	787b      	ldrb	r3, [r7, #1]
 800143c:	4619      	mov	r1, r3
 800143e:	78bb      	ldrb	r3, [r7, #2]
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	460b      	mov	r3, r1
 8001444:	499f      	ldr	r1, [pc, #636]	; (80016c4 <_Z11serialPrintv+0x2d0>)
 8001446:	f013 f8b3 	bl	80145b0 <siprintf>
 800144a:	4603      	mov	r3, r0
 800144c:	b29a      	uxth	r2, r3
 800144e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001450:	4413      	add	r3, r2
 8001452:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** Battery state: %d ***", data.acu_state);
 8001454:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001456:	4a9a      	ldr	r2, [pc, #616]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001458:	4413      	add	r3, r2
 800145a:	4a97      	ldr	r2, [pc, #604]	; (80016b8 <_Z11serialPrintv+0x2c4>)
 800145c:	f892 22a0 	ldrb.w	r2, [r2, #672]	; 0x2a0
 8001460:	4999      	ldr	r1, [pc, #612]	; (80016c8 <_Z11serialPrintv+0x2d4>)
 8001462:	4618      	mov	r0, r3
 8001464:	f013 f8a4 	bl	80145b0 <siprintf>
 8001468:	4603      	mov	r3, r0
 800146a:	b29a      	uxth	r2, r3
 800146c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800146e:	4413      	add	r3, r2
 8001470:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001472:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001474:	4a92      	ldr	r2, [pc, #584]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001476:	4413      	add	r3, r2
 8001478:	4994      	ldr	r1, [pc, #592]	; (80016cc <_Z11serialPrintv+0x2d8>)
 800147a:	4618      	mov	r0, r3
 800147c:	f013 f898 	bl	80145b0 <siprintf>
 8001480:	4603      	mov	r3, r0
 8001482:	b29a      	uxth	r2, r3
 8001484:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001486:	4413      	add	r3, r2
 8001488:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "LEGEND FOR BATTERY STATE:");
 800148a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800148c:	4a8c      	ldr	r2, [pc, #560]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 800148e:	4413      	add	r3, r2
 8001490:	498f      	ldr	r1, [pc, #572]	; (80016d0 <_Z11serialPrintv+0x2dc>)
 8001492:	4618      	mov	r0, r3
 8001494:	f013 f88c 	bl	80145b0 <siprintf>
 8001498:	4603      	mov	r3, r0
 800149a:	b29a      	uxth	r2, r3
 800149c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800149e:	4413      	add	r3, r2
 80014a0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80014a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014a4:	4a86      	ldr	r2, [pc, #536]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80014a6:	4413      	add	r3, r2
 80014a8:	4988      	ldr	r1, [pc, #544]	; (80016cc <_Z11serialPrintv+0x2d8>)
 80014aa:	4618      	mov	r0, r3
 80014ac:	f013 f880 	bl	80145b0 <siprintf>
 80014b0:	4603      	mov	r3, r0
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014b6:	4413      	add	r3, r2
 80014b8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "0- all good");
 80014ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014bc:	4a80      	ldr	r2, [pc, #512]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80014be:	4413      	add	r3, r2
 80014c0:	4984      	ldr	r1, [pc, #528]	; (80016d4 <_Z11serialPrintv+0x2e0>)
 80014c2:	4618      	mov	r0, r3
 80014c4:	f013 f874 	bl	80145b0 <siprintf>
 80014c8:	4603      	mov	r3, r0
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014ce:	4413      	add	r3, r2
 80014d0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80014d2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014d4:	4a7a      	ldr	r2, [pc, #488]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80014d6:	4413      	add	r3, r2
 80014d8:	497c      	ldr	r1, [pc, #496]	; (80016cc <_Z11serialPrintv+0x2d8>)
 80014da:	4618      	mov	r0, r3
 80014dc:	f013 f868 	bl	80145b0 <siprintf>
 80014e0:	4603      	mov	r3, r0
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014e6:	4413      	add	r3, r2
 80014e8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "1- charging");
 80014ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014ec:	4a74      	ldr	r2, [pc, #464]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80014ee:	4413      	add	r3, r2
 80014f0:	4979      	ldr	r1, [pc, #484]	; (80016d8 <_Z11serialPrintv+0x2e4>)
 80014f2:	4618      	mov	r0, r3
 80014f4:	f013 f85c 	bl	80145b0 <siprintf>
 80014f8:	4603      	mov	r3, r0
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014fe:	4413      	add	r3, r2
 8001500:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001502:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001504:	4a6e      	ldr	r2, [pc, #440]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001506:	4413      	add	r3, r2
 8001508:	4970      	ldr	r1, [pc, #448]	; (80016cc <_Z11serialPrintv+0x2d8>)
 800150a:	4618      	mov	r0, r3
 800150c:	f013 f850 	bl	80145b0 <siprintf>
 8001510:	4603      	mov	r3, r0
 8001512:	b29a      	uxth	r2, r3
 8001514:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001516:	4413      	add	r3, r2
 8001518:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "2- unbalanced(difference from lowest to highest >0.2V)");
 800151a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800151c:	4a68      	ldr	r2, [pc, #416]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 800151e:	4413      	add	r3, r2
 8001520:	496e      	ldr	r1, [pc, #440]	; (80016dc <_Z11serialPrintv+0x2e8>)
 8001522:	4618      	mov	r0, r3
 8001524:	f013 f844 	bl	80145b0 <siprintf>
 8001528:	4603      	mov	r3, r0
 800152a:	b29a      	uxth	r2, r3
 800152c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800152e:	4413      	add	r3, r2
 8001530:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001532:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001534:	4a62      	ldr	r2, [pc, #392]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001536:	4413      	add	r3, r2
 8001538:	4964      	ldr	r1, [pc, #400]	; (80016cc <_Z11serialPrintv+0x2d8>)
 800153a:	4618      	mov	r0, r3
 800153c:	f013 f838 	bl	80145b0 <siprintf>
 8001540:	4603      	mov	r3, r0
 8001542:	b29a      	uxth	r2, r3
 8001544:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001546:	4413      	add	r3, r2
 8001548:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "3- highest temperature is more than 48C");
 800154a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800154c:	4a5c      	ldr	r2, [pc, #368]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 800154e:	4413      	add	r3, r2
 8001550:	4963      	ldr	r1, [pc, #396]	; (80016e0 <_Z11serialPrintv+0x2ec>)
 8001552:	4618      	mov	r0, r3
 8001554:	f013 f82c 	bl	80145b0 <siprintf>
 8001558:	4603      	mov	r3, r0
 800155a:	b29a      	uxth	r2, r3
 800155c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800155e:	4413      	add	r3, r2
 8001560:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001562:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001564:	4a56      	ldr	r2, [pc, #344]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001566:	4413      	add	r3, r2
 8001568:	4958      	ldr	r1, [pc, #352]	; (80016cc <_Z11serialPrintv+0x2d8>)
 800156a:	4618      	mov	r0, r3
 800156c:	f013 f820 	bl	80145b0 <siprintf>
 8001570:	4603      	mov	r3, r0
 8001572:	b29a      	uxth	r2, r3
 8001574:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001576:	4413      	add	r3, r2
 8001578:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "4- too low voltage");
 800157a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800157c:	4a50      	ldr	r2, [pc, #320]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 800157e:	4413      	add	r3, r2
 8001580:	4958      	ldr	r1, [pc, #352]	; (80016e4 <_Z11serialPrintv+0x2f0>)
 8001582:	4618      	mov	r0, r3
 8001584:	f013 f814 	bl	80145b0 <siprintf>
 8001588:	4603      	mov	r3, r0
 800158a:	b29a      	uxth	r2, r3
 800158c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800158e:	4413      	add	r3, r2
 8001590:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001592:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001594:	4a4a      	ldr	r2, [pc, #296]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001596:	4413      	add	r3, r2
 8001598:	494c      	ldr	r1, [pc, #304]	; (80016cc <_Z11serialPrintv+0x2d8>)
 800159a:	4618      	mov	r0, r3
 800159c:	f013 f808 	bl	80145b0 <siprintf>
 80015a0:	4603      	mov	r3, r0
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015a6:	4413      	add	r3, r2
 80015a8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "5- too high voltage");
 80015aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ac:	4a44      	ldr	r2, [pc, #272]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80015ae:	4413      	add	r3, r2
 80015b0:	494d      	ldr	r1, [pc, #308]	; (80016e8 <_Z11serialPrintv+0x2f4>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f012 fffc 	bl	80145b0 <siprintf>
 80015b8:	4603      	mov	r3, r0
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015be:	4413      	add	r3, r2
 80015c0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80015c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015c4:	4a3e      	ldr	r2, [pc, #248]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80015c6:	4413      	add	r3, r2
 80015c8:	4940      	ldr	r1, [pc, #256]	; (80016cc <_Z11serialPrintv+0x2d8>)
 80015ca:	4618      	mov	r0, r3
 80015cc:	f012 fff0 	bl	80145b0 <siprintf>
 80015d0:	4603      	mov	r3, r0
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015d6:	4413      	add	r3, r2
 80015d8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "6- too high temperature");
 80015da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015dc:	4a38      	ldr	r2, [pc, #224]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80015de:	4413      	add	r3, r2
 80015e0:	4942      	ldr	r1, [pc, #264]	; (80016ec <_Z11serialPrintv+0x2f8>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f012 ffe4 	bl	80145b0 <siprintf>
 80015e8:	4603      	mov	r3, r0
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ee:	4413      	add	r3, r2
 80015f0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80015f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015f4:	4a32      	ldr	r2, [pc, #200]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80015f6:	4413      	add	r3, r2
 80015f8:	4934      	ldr	r1, [pc, #208]	; (80016cc <_Z11serialPrintv+0x2d8>)
 80015fa:	4618      	mov	r0, r3
 80015fc:	f012 ffd8 	bl	80145b0 <siprintf>
 8001600:	4603      	mov	r3, r0
 8001602:	b29a      	uxth	r2, r3
 8001604:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001606:	4413      	add	r3, r2
 8001608:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "7- too high current");
 800160a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800160c:	4a2c      	ldr	r2, [pc, #176]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 800160e:	4413      	add	r3, r2
 8001610:	4937      	ldr	r1, [pc, #220]	; (80016f0 <_Z11serialPrintv+0x2fc>)
 8001612:	4618      	mov	r0, r3
 8001614:	f012 ffcc 	bl	80145b0 <siprintf>
 8001618:	4603      	mov	r3, r0
 800161a:	b29a      	uxth	r2, r3
 800161c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800161e:	4413      	add	r3, r2
 8001620:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001622:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001624:	4a26      	ldr	r2, [pc, #152]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001626:	4413      	add	r3, r2
 8001628:	4928      	ldr	r1, [pc, #160]	; (80016cc <_Z11serialPrintv+0x2d8>)
 800162a:	4618      	mov	r0, r3
 800162c:	f012 ffc0 	bl	80145b0 <siprintf>
 8001630:	4603      	mov	r3, r0
 8001632:	b29a      	uxth	r2, r3
 8001634:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001636:	4413      	add	r3, r2
 8001638:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "8- sleep mode");
 800163a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800163c:	4a20      	ldr	r2, [pc, #128]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 800163e:	4413      	add	r3, r2
 8001640:	492c      	ldr	r1, [pc, #176]	; (80016f4 <_Z11serialPrintv+0x300>)
 8001642:	4618      	mov	r0, r3
 8001644:	f012 ffb4 	bl	80145b0 <siprintf>
 8001648:	4603      	mov	r3, r0
 800164a:	b29a      	uxth	r2, r3
 800164c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800164e:	4413      	add	r3, r2
 8001650:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n\n");
 8001652:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001654:	4a1a      	ldr	r2, [pc, #104]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001656:	4413      	add	r3, r2
 8001658:	4927      	ldr	r1, [pc, #156]	; (80016f8 <_Z11serialPrintv+0x304>)
 800165a:	4618      	mov	r0, r3
 800165c:	f012 ffa8 	bl	80145b0 <siprintf>
 8001660:	4603      	mov	r3, r0
 8001662:	b29a      	uxth	r2, r3
 8001664:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001666:	4413      	add	r3, r2
 8001668:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** Stack voltage:\t%3.2f V ***", cell_values_sum);
 800166a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800166c:	4a14      	ldr	r2, [pc, #80]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 800166e:	189c      	adds	r4, r3, r2
 8001670:	69f8      	ldr	r0, [r7, #28]
 8001672:	f7fe ff81 	bl	8000578 <__aeabi_f2d>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4920      	ldr	r1, [pc, #128]	; (80016fc <_Z11serialPrintv+0x308>)
 800167c:	4620      	mov	r0, r4
 800167e:	f012 ff97 	bl	80145b0 <siprintf>
 8001682:	4603      	mov	r3, r0
 8001684:	b29a      	uxth	r2, r3
 8001686:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001688:	4413      	add	r3, r2
 800168a:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800168c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800168e:	4a0c      	ldr	r2, [pc, #48]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 8001690:	4413      	add	r3, r2
 8001692:	490e      	ldr	r1, [pc, #56]	; (80016cc <_Z11serialPrintv+0x2d8>)
 8001694:	4618      	mov	r0, r3
 8001696:	f012 ff8b 	bl	80145b0 <siprintf>
 800169a:	4603      	mov	r3, r0
 800169c:	b29a      	uxth	r2, r3
 800169e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016a0:	4413      	add	r3, r2
 80016a2:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** State of charge: %f ***", data.soc.value * 100);
 80016a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016a6:	4a06      	ldr	r2, [pc, #24]	; (80016c0 <_Z11serialPrintv+0x2cc>)
 80016a8:	189c      	adds	r4, r3, r2
 80016aa:	4b03      	ldr	r3, [pc, #12]	; (80016b8 <_Z11serialPrintv+0x2c4>)
 80016ac:	edd3 7aa2 	vldr	s15, [r3, #648]	; 0x288
 80016b0:	e028      	b.n	8001704 <_Z11serialPrintv+0x310>
 80016b2:	bf00      	nop
 80016b4:	20001aa8 	.word	0x20001aa8
 80016b8:	2000144c 	.word	0x2000144c
 80016bc:	461c4000 	.word	0x461c4000
 80016c0:	20000698 	.word	0x20000698
 80016c4:	08016730 	.word	0x08016730
 80016c8:	08016744 	.word	0x08016744
 80016cc:	08016760 	.word	0x08016760
 80016d0:	08016764 	.word	0x08016764
 80016d4:	08016780 	.word	0x08016780
 80016d8:	0801678c 	.word	0x0801678c
 80016dc:	08016798 	.word	0x08016798
 80016e0:	080167d0 	.word	0x080167d0
 80016e4:	080167f8 	.word	0x080167f8
 80016e8:	0801680c 	.word	0x0801680c
 80016ec:	08016820 	.word	0x08016820
 80016f0:	08016838 	.word	0x08016838
 80016f4:	0801684c 	.word	0x0801684c
 80016f8:	0801685c 	.word	0x0801685c
 80016fc:	08016860 	.word	0x08016860
 8001700:	42c80000 	.word	0x42c80000
 8001704:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8001700 <_Z11serialPrintv+0x30c>
 8001708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800170c:	ee17 0a90 	vmov	r0, s15
 8001710:	f7fe ff32 	bl	8000578 <__aeabi_f2d>
 8001714:	4602      	mov	r2, r0
 8001716:	460b      	mov	r3, r1
 8001718:	496b      	ldr	r1, [pc, #428]	; (80018c8 <_Z11serialPrintv+0x4d4>)
 800171a:	4620      	mov	r0, r4
 800171c:	f012 ff48 	bl	80145b0 <siprintf>
 8001720:	4603      	mov	r3, r0
 8001722:	b29a      	uxth	r2, r3
 8001724:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001726:	4413      	add	r3, r2
 8001728:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800172a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800172c:	4a67      	ldr	r2, [pc, #412]	; (80018cc <_Z11serialPrintv+0x4d8>)
 800172e:	4413      	add	r3, r2
 8001730:	4967      	ldr	r1, [pc, #412]	; (80018d0 <_Z11serialPrintv+0x4dc>)
 8001732:	4618      	mov	r0, r3
 8001734:	f012 ff3c 	bl	80145b0 <siprintf>
 8001738:	4603      	mov	r3, r0
 800173a:	b29a      	uxth	r2, r3
 800173c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800173e:	4413      	add	r3, r2
 8001740:	84fb      	strh	r3, [r7, #38]	; 0x26

	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8001742:	2300      	movs	r3, #0
 8001744:	623b      	str	r3, [r7, #32]
 8001746:	6a3b      	ldr	r3, [r7, #32]
 8001748:	2b05      	cmp	r3, #5
 800174a:	dc68      	bgt.n	800181e <_Z11serialPrintv+0x42a>
	{
		float cell_value = (float)data.voltages.cells[i] / 10'000.0;
 800174c:	4a61      	ldr	r2, [pc, #388]	; (80018d4 <_Z11serialPrintv+0x4e0>)
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001754:	ee07 3a90 	vmov	s15, r3
 8001758:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800175c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80018d8 <_Z11serialPrintv+0x4e4>
 8001760:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001764:	edc7 7a06 	vstr	s15, [r7, #24]
		n += sprintf(&tab[n], "-V.%d-\t", i);
 8001768:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800176a:	4a58      	ldr	r2, [pc, #352]	; (80018cc <_Z11serialPrintv+0x4d8>)
 800176c:	4413      	add	r3, r2
 800176e:	6a3a      	ldr	r2, [r7, #32]
 8001770:	495a      	ldr	r1, [pc, #360]	; (80018dc <_Z11serialPrintv+0x4e8>)
 8001772:	4618      	mov	r0, r3
 8001774:	f012 ff1c 	bl	80145b0 <siprintf>
 8001778:	4603      	mov	r3, r0
 800177a:	b29a      	uxth	r2, r3
 800177c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800177e:	4413      	add	r3, r2
 8001780:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "%1.3f%c\t", cell_value, data.charging.cell_discharge[i] == 0 ? ' ' : '*');
 8001782:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001784:	4a51      	ldr	r2, [pc, #324]	; (80018cc <_Z11serialPrintv+0x4d8>)
 8001786:	189c      	adds	r4, r3, r2
 8001788:	69b8      	ldr	r0, [r7, #24]
 800178a:	f7fe fef5 	bl	8000578 <__aeabi_f2d>
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	4850      	ldr	r0, [pc, #320]	; (80018d4 <_Z11serialPrintv+0x4e0>)
 8001794:	6a39      	ldr	r1, [r7, #32]
 8001796:	4401      	add	r1, r0
 8001798:	f501 7124 	add.w	r1, r1, #656	; 0x290
 800179c:	7809      	ldrb	r1, [r1, #0]
 800179e:	2900      	cmp	r1, #0
 80017a0:	d101      	bne.n	80017a6 <_Z11serialPrintv+0x3b2>
 80017a2:	2120      	movs	r1, #32
 80017a4:	e000      	b.n	80017a8 <_Z11serialPrintv+0x3b4>
 80017a6:	212a      	movs	r1, #42	; 0x2a
 80017a8:	9100      	str	r1, [sp, #0]
 80017aa:	494d      	ldr	r1, [pc, #308]	; (80018e0 <_Z11serialPrintv+0x4ec>)
 80017ac:	4620      	mov	r0, r4
 80017ae:	f012 feff 	bl	80145b0 <siprintf>
 80017b2:	4603      	mov	r3, r0
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017b8:	4413      	add	r3, r2
 80017ba:	84fb      	strh	r3, [r7, #38]	; 0x26
		if(i != 5)
 80017bc:	6a3b      	ldr	r3, [r7, #32]
 80017be:	2b05      	cmp	r3, #5
 80017c0:	d01d      	beq.n	80017fe <_Z11serialPrintv+0x40a>
		{
		n += sprintf(&tab[n], " -T.%d-\t", i);
 80017c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017c4:	4a41      	ldr	r2, [pc, #260]	; (80018cc <_Z11serialPrintv+0x4d8>)
 80017c6:	4413      	add	r3, r2
 80017c8:	6a3a      	ldr	r2, [r7, #32]
 80017ca:	4946      	ldr	r1, [pc, #280]	; (80018e4 <_Z11serialPrintv+0x4f0>)
 80017cc:	4618      	mov	r0, r3
 80017ce:	f012 feef 	bl	80145b0 <siprintf>
 80017d2:	4603      	mov	r3, r0
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017d8:	4413      	add	r3, r2
 80017da:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "%d\t", data.temperatures.values[i]);
 80017dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017de:	4a3b      	ldr	r2, [pc, #236]	; (80018cc <_Z11serialPrintv+0x4d8>)
 80017e0:	1898      	adds	r0, r3, r2
 80017e2:	4a3c      	ldr	r2, [pc, #240]	; (80018d4 <_Z11serialPrintv+0x4e0>)
 80017e4:	6a3b      	ldr	r3, [r7, #32]
 80017e6:	4413      	add	r3, r2
 80017e8:	3320      	adds	r3, #32
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	461a      	mov	r2, r3
 80017ee:	493e      	ldr	r1, [pc, #248]	; (80018e8 <_Z11serialPrintv+0x4f4>)
 80017f0:	f012 fede 	bl	80145b0 <siprintf>
 80017f4:	4603      	mov	r3, r0
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017fa:	4413      	add	r3, r2
 80017fc:	84fb      	strh	r3, [r7, #38]	; 0x26
		}
		n += sprintf(&tab[n], "\r\n");
 80017fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001800:	4a32      	ldr	r2, [pc, #200]	; (80018cc <_Z11serialPrintv+0x4d8>)
 8001802:	4413      	add	r3, r2
 8001804:	4932      	ldr	r1, [pc, #200]	; (80018d0 <_Z11serialPrintv+0x4dc>)
 8001806:	4618      	mov	r0, r3
 8001808:	f012 fed2 	bl	80145b0 <siprintf>
 800180c:	4603      	mov	r3, r0
 800180e:	b29a      	uxth	r2, r3
 8001810:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001812:	4413      	add	r3, r2
 8001814:	84fb      	strh	r3, [r7, #38]	; 0x26
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8001816:	6a3b      	ldr	r3, [r7, #32]
 8001818:	3301      	adds	r3, #1
 800181a:	623b      	str	r3, [r7, #32]
 800181c:	e793      	b.n	8001746 <_Z11serialPrintv+0x352>
	}

	n += sprintf(&tab[n], "\r\n");
 800181e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001820:	4a2a      	ldr	r2, [pc, #168]	; (80018cc <_Z11serialPrintv+0x4d8>)
 8001822:	4413      	add	r3, r2
 8001824:	492a      	ldr	r1, [pc, #168]	; (80018d0 <_Z11serialPrintv+0x4dc>)
 8001826:	4618      	mov	r0, r3
 8001828:	f012 fec2 	bl	80145b0 <siprintf>
 800182c:	4603      	mov	r3, r0
 800182e:	b29a      	uxth	r2, r3
 8001830:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001832:	4413      	add	r3, r2
 8001834:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "Output current:\t%3.2f\r\n", data.current.value);
 8001836:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001838:	4a24      	ldr	r2, [pc, #144]	; (80018cc <_Z11serialPrintv+0x4d8>)
 800183a:	189c      	adds	r4, r3, r2
 800183c:	4b25      	ldr	r3, [pc, #148]	; (80018d4 <_Z11serialPrintv+0x4e0>)
 800183e:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe fe98 	bl	8000578 <__aeabi_f2d>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4927      	ldr	r1, [pc, #156]	; (80018ec <_Z11serialPrintv+0x4f8>)
 800184e:	4620      	mov	r0, r4
 8001850:	f012 feae 	bl	80145b0 <siprintf>
 8001854:	4603      	mov	r3, r0
 8001856:	b29a      	uxth	r2, r3
 8001858:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800185a:	4413      	add	r3, r2
 800185c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800185e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001860:	4a1a      	ldr	r2, [pc, #104]	; (80018cc <_Z11serialPrintv+0x4d8>)
 8001862:	4413      	add	r3, r2
 8001864:	491a      	ldr	r1, [pc, #104]	; (80018d0 <_Z11serialPrintv+0x4dc>)
 8001866:	4618      	mov	r0, r3
 8001868:	f012 fea2 	bl	80145b0 <siprintf>
 800186c:	4603      	mov	r3, r0
 800186e:	b29a      	uxth	r2, r3
 8001870:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001872:	4413      	add	r3, r2
 8001874:	84fb      	strh	r3, [r7, #38]	; 0x26

	n += sprintf(&tab[n], "EFUSE state:\t%d\r\n", HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin));
 8001876:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001878:	4a14      	ldr	r2, [pc, #80]	; (80018cc <_Z11serialPrintv+0x4d8>)
 800187a:	189c      	adds	r4, r3, r2
 800187c:	2104      	movs	r1, #4
 800187e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001882:	f006 fce1 	bl	8008248 <HAL_GPIO_ReadPin>
 8001886:	4603      	mov	r3, r0
 8001888:	461a      	mov	r2, r3
 800188a:	4919      	ldr	r1, [pc, #100]	; (80018f0 <_Z11serialPrintv+0x4fc>)
 800188c:	4620      	mov	r0, r4
 800188e:	f012 fe8f 	bl	80145b0 <siprintf>
 8001892:	4603      	mov	r3, r0
 8001894:	b29a      	uxth	r2, r3
 8001896:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001898:	4413      	add	r3, r2
 800189a:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800189c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800189e:	4a0b      	ldr	r2, [pc, #44]	; (80018cc <_Z11serialPrintv+0x4d8>)
 80018a0:	4413      	add	r3, r2
 80018a2:	490b      	ldr	r1, [pc, #44]	; (80018d0 <_Z11serialPrintv+0x4dc>)
 80018a4:	4618      	mov	r0, r3
 80018a6:	f012 fe83 	bl	80145b0 <siprintf>
 80018aa:	4603      	mov	r3, r0
 80018ac:	b29a      	uxth	r2, r3
 80018ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018b0:	4413      	add	r3, r2
 80018b2:	84fb      	strh	r3, [r7, #38]	; 0x26

	CDC_Transmit_FS((uint8_t*)tab, n);
 80018b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018b6:	4619      	mov	r1, r3
 80018b8:	4804      	ldr	r0, [pc, #16]	; (80018cc <_Z11serialPrintv+0x4d8>)
 80018ba:	f011 f8ed 	bl	8012a98 <CDC_Transmit_FS>
}
 80018be:	bf00      	nop
 80018c0:	372c      	adds	r7, #44	; 0x2c
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd90      	pop	{r4, r7, pc}
 80018c6:	bf00      	nop
 80018c8:	08016880 	.word	0x08016880
 80018cc:	20000698 	.word	0x20000698
 80018d0:	08016760 	.word	0x08016760
 80018d4:	2000144c 	.word	0x2000144c
 80018d8:	461c4000 	.word	0x461c4000
 80018dc:	0801689c 	.word	0x0801689c
 80018e0:	080168a4 	.word	0x080168a4
 80018e4:	080168b0 	.word	0x080168b0
 80018e8:	080168bc 	.word	0x080168bc
 80018ec:	080168c0 	.word	0x080168c0
 80018f0:	080168d8 	.word	0x080168d8

080018f4 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 80018f4:	b5b0      	push	{r4, r5, r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4614      	mov	r4, r2
 8001906:	461d      	mov	r5, r3
 8001908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800190a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800190c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001910:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	3318      	adds	r3, #24
 8001918:	2206      	movs	r2, #6
 800191a:	68b9      	ldr	r1, [r7, #8]
 800191c:	4618      	mov	r0, r3
 800191e:	f012 f89e 	bl	8013a5e <memcpy>
  }
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	4618      	mov	r0, r3
 8001926:	3710      	adds	r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bdb0      	pop	{r4, r5, r7, pc}

0800192c <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 800192c:	b5b0      	push	{r4, r5, r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4614      	mov	r4, r2
 800193e:	461d      	mov	r5, r3
 8001940:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001942:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001944:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001948:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	3318      	adds	r3, #24
 8001950:	2208      	movs	r2, #8
 8001952:	68b9      	ldr	r1, [r7, #8]
 8001954:	4618      	mov	r0, r3
 8001956:	f012 f882 	bl	8013a5e <memcpy>
  }
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	4618      	mov	r0, r3
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bdb0      	pop	{r4, r5, r7, pc}

08001964 <_Z23start_comm_err_functionPv>:

void start_comm_err_function(void *argument){
 8001964:	b580      	push	{r7, lr}
 8001966:	b096      	sub	sp, #88	; 0x58
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

	can_init();
 800196c:	f7ff fc5a 	bl	8001224 <_Z8can_initv>
	for(;;){
		osDelay(20);
 8001970:	2014      	movs	r0, #20
 8001972:	f00e fb35 	bl	800ffe0 <osDelay>

		error_conditions[0].value = data.current.value;
 8001976:	4b70      	ldr	r3, [pc, #448]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001978:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 800197c:	4a6f      	ldr	r2, [pc, #444]	; (8001b3c <_Z23start_comm_err_functionPv+0x1d8>)
 800197e:	60d3      	str	r3, [r2, #12]
		error_conditions[1].value = (float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage);
 8001980:	4b6d      	ldr	r3, [pc, #436]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001982:	8b9b      	ldrh	r3, [r3, #28]
 8001984:	461a      	mov	r2, r3
 8001986:	4b6c      	ldr	r3, [pc, #432]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001988:	8b5b      	ldrh	r3, [r3, #26]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001994:	4b69      	ldr	r3, [pc, #420]	; (8001b3c <_Z23start_comm_err_functionPv+0x1d8>)
 8001996:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		error_conditions[2].value = (float)data.temperatures.highest_temperature;
 800199a:	4b67      	ldr	r3, [pc, #412]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 800199c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80019a0:	ee07 3a90 	vmov	s15, r3
 80019a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019a8:	4b64      	ldr	r3, [pc, #400]	; (8001b3c <_Z23start_comm_err_functionPv+0x1d8>)
 80019aa:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		error_conditions[3].value = (float)data.voltages.lowest_cell_voltage;
 80019ae:	4b62      	ldr	r3, [pc, #392]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 80019b0:	8b5b      	ldrh	r3, [r3, #26]
 80019b2:	ee07 3a90 	vmov	s15, r3
 80019b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ba:	4b60      	ldr	r3, [pc, #384]	; (8001b3c <_Z23start_comm_err_functionPv+0x1d8>)
 80019bc:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		error_conditions[4].value = (float)data.voltages.highest_cell_voltage;
 80019c0:	4b5d      	ldr	r3, [pc, #372]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 80019c2:	8b9b      	ldrh	r3, [r3, #28]
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019cc:	4b5b      	ldr	r3, [pc, #364]	; (8001b3c <_Z23start_comm_err_functionPv+0x1d8>)
 80019ce:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
		error_conditions[5].value = (float)data.temperatures.highest_temperature;
 80019d2:	4b59      	ldr	r3, [pc, #356]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 80019d4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80019d8:	ee07 3a90 	vmov	s15, r3
 80019dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019e0:	4b56      	ldr	r3, [pc, #344]	; (8001b3c <_Z23start_comm_err_functionPv+0x1d8>)
 80019e2:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		error_conditions[6].value = data.current.value;
 80019e6:	4b54      	ldr	r3, [pc, #336]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 80019e8:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 80019ec:	4a53      	ldr	r2, [pc, #332]	; (8001b3c <_Z23start_comm_err_functionPv+0x1d8>)
 80019ee:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc

		PUTM_CAN::BMS_LV_main can_message_main{
			.voltage_sum{data.voltages.total_can},
 80019f2:	4b51      	ldr	r3, [pc, #324]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 80019f4:	8b1b      	ldrh	r3, [r3, #24]
			.soc{data.soc.value_can},
			.temp_avg{data.temperatures.average},
			.current{(uint8_t)data.current.value},
			.device_state{static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)}
		};
 80019f6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
			.soc{data.soc.value_can},
 80019fa:	4b4f      	ldr	r3, [pc, #316]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 80019fc:	f893 328c 	ldrb.w	r3, [r3, #652]	; 0x28c
		};
 8001a00:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
			.temp_avg{data.temperatures.average},
 8001a04:	4b4c      	ldr	r3, [pc, #304]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001a06:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
		};
 8001a0a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			.current{(uint8_t)data.current.value},
 8001a0e:	4b4a      	ldr	r3, [pc, #296]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001a10:	edd3 7a72 	vldr	s15, [r3, #456]	; 0x1c8
 8001a14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a18:	edc7 7a00 	vstr	s15, [r7]
 8001a1c:	783b      	ldrb	r3, [r7, #0]
 8001a1e:	b2db      	uxtb	r3, r3
		};
 8001a20:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
			.device_state{static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)}
 8001a24:	4b44      	ldr	r3, [pc, #272]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001a26:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
		};
 8001a2a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

		PUTM_CAN::BMS_LV_temperature can_message_temp{
 8001a2e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
			data.temperatures.values[0],
 8001a38:	4b3f      	ldr	r3, [pc, #252]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001a3a:	f893 3020 	ldrb.w	r3, [r3, #32]
			data.temperatures.values[3],
			data.temperatures.values[4],
			0,//data.temperatures.values[5],
			0,//data.temperatures.values[6],
			0//data.temperatures.values[7]
		};
 8001a3e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
			data.temperatures.values[1],
 8001a42:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001a44:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
		};
 8001a48:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
			data.temperatures.values[2],
 8001a4c:	4b3a      	ldr	r3, [pc, #232]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001a4e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
		};
 8001a52:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
			data.temperatures.values[3],
 8001a56:	4b38      	ldr	r3, [pc, #224]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001a58:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
		};
 8001a5c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			data.temperatures.values[4],
 8001a60:	4b35      	ldr	r3, [pc, #212]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001a62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
		};
 8001a66:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

		if(serial_tick < HAL_GetTick())
 8001a6a:	f003 fb21 	bl	80050b0 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	4b33      	ldr	r3, [pc, #204]	; (8001b40 <_Z23start_comm_err_functionPv+0x1dc>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	bf8c      	ite	hi
 8001a78:	2301      	movhi	r3, #1
 8001a7a:	2300      	movls	r3, #0
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d008      	beq.n	8001a94 <_Z23start_comm_err_functionPv+0x130>
		{
			serialPrint();
 8001a82:	f7ff fcb7 	bl	80013f4 <_Z11serialPrintv>
			serial_tick = HAL_GetTick() + 500; //0.5s
 8001a86:	f003 fb13 	bl	80050b0 <HAL_GetTick>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001a90:	4a2b      	ldr	r2, [pc, #172]	; (8001b40 <_Z23start_comm_err_functionPv+0x1dc>)
 8001a92:	6013      	str	r3, [r2, #0]
		}

		auto can_message_main_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_main>(can_message_main, PUTM_CAN::can_tx_header_BMS_LV_MAIN);
 8001a94:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001a98:	f107 0308 	add.w	r3, r7, #8
 8001a9c:	4a29      	ldr	r2, [pc, #164]	; (8001b44 <_Z23start_comm_err_functionPv+0x1e0>)
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff ff28 	bl	80018f4 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>
		auto can_message_temp_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_temperature>(can_message_temp, PUTM_CAN::can_tx_header_BMS_LV_TEMPERATURE);
 8001aa4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001aa8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aac:	4a26      	ldr	r2, [pc, #152]	; (8001b48 <_Z23start_comm_err_functionPv+0x1e4>)
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff ff3c 	bl	800192c <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

		if(can_main_tick < HAL_GetTick())
 8001ab4:	f003 fafc 	bl	80050b0 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	4b24      	ldr	r3, [pc, #144]	; (8001b4c <_Z23start_comm_err_functionPv+0x1e8>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	bf8c      	ite	hi
 8001ac2:	2301      	movhi	r3, #1
 8001ac4:	2300      	movls	r3, #0
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00e      	beq.n	8001aea <_Z23start_comm_err_functionPv+0x186>
		{
			auto status_main = can_message_main_frame.send(hcan1);
 8001acc:	f107 0308 	add.w	r3, r7, #8
 8001ad0:	491f      	ldr	r1, [pc, #124]	; (8001b50 <_Z23start_comm_err_functionPv+0x1ec>)
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 f8ba 	bl	8001c4c <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			can_main_tick = HAL_GetTick() + 40; //0.04s
 8001ade:	f003 fae7 	bl	80050b0 <HAL_GetTick>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	3328      	adds	r3, #40	; 0x28
 8001ae6:	4a19      	ldr	r2, [pc, #100]	; (8001b4c <_Z23start_comm_err_functionPv+0x1e8>)
 8001ae8:	6013      	str	r3, [r2, #0]
		}

		if(can_temp_tick < HAL_GetTick())
 8001aea:	f003 fae1 	bl	80050b0 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <_Z23start_comm_err_functionPv+0x1f0>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	bf8c      	ite	hi
 8001af8:	2301      	movhi	r3, #1
 8001afa:	2300      	movls	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d00e      	beq.n	8001b20 <_Z23start_comm_err_functionPv+0x1bc>
		{
			auto status_temp = can_message_temp_frame.send(hcan1);
 8001b02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b06:	4912      	ldr	r1, [pc, #72]	; (8001b50 <_Z23start_comm_err_functionPv+0x1ec>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f000 f8b3 	bl	8001c74 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			can_temp_tick = HAL_GetTick() + 200; //0.2s
 8001b14:	f003 facc 	bl	80050b0 <HAL_GetTick>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	33c8      	adds	r3, #200	; 0xc8
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	; (8001b54 <_Z23start_comm_err_functionPv+0x1f0>)
 8001b1e:	6013      	str	r3, [r2, #0]
		}
		if(data.charging.charger_plugged) //charger is unplugged
 8001b20:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <_Z23start_comm_err_functionPv+0x1d4>)
 8001b22:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f43f af22 	beq.w	8001970 <_Z23start_comm_err_functionPv+0xc>
		{
			error_check();
 8001b2c:	f7ff fba4 	bl	8001278 <_Z11error_checkv>

			error_execute();
 8001b30:	f7ff fc0e 	bl	8001350 <_Z13error_executev>
		}
	}
 8001b34:	e71c      	b.n	8001970 <_Z23start_comm_err_functionPv+0xc>
 8001b36:	bf00      	nop
 8001b38:	2000144c 	.word	0x2000144c
 8001b3c:	200005b8 	.word	0x200005b8
 8001b40:	200005ac 	.word	0x200005ac
 8001b44:	08016994 	.word	0x08016994
 8001b48:	080169ac 	.word	0x080169ac
 8001b4c:	200005b0 	.word	0x200005b0
 8001b50:	20001a80 	.word	0x20001a80
 8001b54:	200005b4 	.word	0x200005b4

08001b58 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE5beginEv>:
      noexcept(_AT_Type::_Is_nothrow_swappable::value)
      { std::swap_ranges(begin(), end(), __other.begin()); }

      // Iterators.
      _GLIBCXX17_CONSTEXPR iterator
      begin() noexcept
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f000 f89b 	bl	8001c9c <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>
 8001b66:	4603      	mov	r3, r0
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE3endEv>:
      _GLIBCXX17_CONSTEXPR const_iterator
      begin() const noexcept
      { return const_iterator(data()); }

      _GLIBCXX17_CONSTEXPR iterator
      end() noexcept
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 f88f 	bl	8001c9c <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	3384      	adds	r3, #132	; 0x84
 8001b82:	4618      	mov	r0, r3
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <_ZN3etl7ivectorI15Error_conditionED1Ev>:
  /// The base class for specifically sized vectors.
  /// Can be used as a reference type for all vectors containing a specific type.
  ///\ingroup vector
  //***************************************************************************
  template <typename T>
  class ivector : public etl::vector_base
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff faac 	bl	80010f2 <_ZN3etl11vector_baseD1Ev>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <_ZN3etl6vectorI15Error_conditionLj7EEC1Ev>:
    static const size_t MAX_SIZE = MAX_SIZE_;

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector()
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	330c      	adds	r3, #12
 8001bb2:	2207      	movs	r2, #7
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f000 f87e 	bl	8001cb6 <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>
    {
      this->initialise();
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f890 	bl	8001ce2 <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <_ZN3etl6vectorI15Error_conditionLj7EED1Ev>:
#endif

    //*************************************************************************
    /// Destructor.
    //*************************************************************************
    ~vector()
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
    {
      this->clear();
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f897 	bl	8001d0a <_ZN3etl7ivectorI15Error_conditionE5clearEv>
    }
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff ffd3 	bl	8001b8a <_ZN3etl7ivectorI15Error_conditionED1Ev>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4618      	mov	r0, r3
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>:
    void emplace_back(Args && ... args)
 8001bee:	b590      	push	{r4, r7, lr}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	6039      	str	r1, [r7, #0]
      ::new (p_end) T(etl::forward<Args>(args)...);
 8001bf8:	6838      	ldr	r0, [r7, #0]
 8001bfa:	f000 f891 	bl	8001d20 <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	681c      	ldr	r4, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	4619      	mov	r1, r3
 8001c08:	2004      	movs	r0, #4
 8001c0a:	f7ff fa57 	bl	80010bc <_ZnwjPv>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	601c      	str	r4, [r3, #0]
      ++p_end;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	1d1a      	adds	r2, r3, #4
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
    }
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd90      	pop	{r4, r7, pc}

08001c24 <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>:
    bool empty() const
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
      return (p_end == p_buffer);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689a      	ldr	r2, [r3, #8]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	bf0c      	ite	eq
 8001c38:	2301      	moveq	r3, #1
 8001c3a:	2300      	movne	r3, #0
 8001c3c:	b2db      	uxtb	r3, r3
    }
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f103 0218 	add.w	r2, r3, #24
 8001c5e:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef+0x24>)
 8001c60:	6838      	ldr	r0, [r7, #0]
 8001c62:	f005 f9d4 	bl	800700e <HAL_CAN_AddTxMessage>
 8001c66:	4603      	mov	r3, r0
  }
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20001444 	.word	0x20001444

08001c74 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8001c7e:	6879      	ldr	r1, [r7, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f103 0218 	add.w	r2, r3, #24
 8001c86:	4b04      	ldr	r3, [pc, #16]	; (8001c98 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef+0x24>)
 8001c88:	6838      	ldr	r0, [r7, #0]
 8001c8a:	f005 f9c0 	bl	800700e <HAL_CAN_AddTxMessage>
 8001c8e:	4603      	mov	r3, r0
  }
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20001448 	.word	0x20001448

08001c9c <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f000 f845 	bl	8001d36 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj33EE6_S_ptrERA33_KS2_>
 8001cac:	4603      	mov	r3, r0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>:
    ivector(T* p_buffer_, size_t MAX_SIZE)
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b084      	sub	sp, #16
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
      , p_end(p_buffer_)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6879      	ldr	r1, [r7, #4]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fa04 	bl	80010d4 <_ZN3etl11vector_baseC1Ej>
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	609a      	str	r2, [r3, #8]
    }
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>:
    void initialise()
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b082      	sub	sp, #8
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
      etl::destroy(p_buffer, p_end);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4610      	mov	r0, r2
 8001cf6:	f000 f829 	bl	8001d4c <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>
      p_end = p_buffer;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685a      	ldr	r2, [r3, #4]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	609a      	str	r2, [r3, #8]
    }
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_ZN3etl7ivectorI15Error_conditionE5clearEv>:
    void clear()
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b082      	sub	sp, #8
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
      initialise();
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ffe5 	bl	8001ce2 <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>:
    return static_cast<typename etl::remove_reference<T>::type&&>(t);
  }

  //******************************************************************************
  template <typename T>
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  {
    return static_cast<T&&>(t);
 8001d28:	687b      	ldr	r3, [r7, #4]
  }
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj33EE6_S_ptrERA33_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>:
  /// Destroys a range of items.
  /// https://en.cppreference.com/w/cpp/memory/destroy
  ///\ingroup memory
  //*****************************************************************************
  template <typename TIterator>
  void destroy(TIterator i_begin, TIterator i_end)
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  {
    std::destroy(i_begin, i_end);
 8001d56:	6839      	ldr	r1, [r7, #0]
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 f804 	bl	8001d66 <_ZSt7destroyIP15Error_conditionEvT_S2_>
  }
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <_ZSt7destroyIP15Error_conditionEvT_S2_>:
    }

#if __cplusplus >= 201703L
  template <typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b082      	sub	sp, #8
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
 8001d6e:	6039      	str	r1, [r7, #0]
    {
      std::_Destroy(__first, __last);
 8001d70:	6839      	ldr	r1, [r7, #0]
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f000 f804 	bl	8001d80 <_ZSt8_DestroyIP15Error_conditionEvT_S2_>
    }
 8001d78:	bf00      	nop
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <_ZSt8_DestroyIP15Error_conditionEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
      if (std::is_constant_evaluated())
 8001d8a:	f7ff f98f 	bl	80010ac <_ZSt21is_constant_evaluatedv>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d004      	beq.n	8001d9e <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x1e>
	return _Destroy_aux<false>::__destroy(__first, __last);
 8001d94:	6839      	ldr	r1, [r7, #0]
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f808 	bl	8001dac <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>
 8001d9c:	e003      	b.n	8001da6 <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x26>
	__destroy(__first, __last);
 8001d9e:	6839      	ldr	r1, [r7, #0]
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 f81b 	bl	8001ddc <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>
    }
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d00a      	beq.n	8001dd4 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0x28>
	    std::_Destroy(std::__addressof(*__first));
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f817 	bl	8001df2 <_ZSt11__addressofI15Error_conditionEPT_RS1_>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f000 f81e 	bl	8001e08 <_ZSt8_DestroyI15Error_conditionEvPT_>
	  for (; __first != __last; ++__first)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3304      	adds	r3, #4
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	e7f0      	b.n	8001db6 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0xa>
	}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <_ZSt11__addressofI15Error_conditionEPT_RS1_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <_ZSt8_DestroyI15Error_conditionEvPT_>:
    _Destroy(_Tp* __pointer)
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
      std::destroy_at(__pointer);
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f000 f804 	bl	8001e1e <_ZSt10destroy_atI15Error_conditionEvPT_>
    }
 8001e16:	bf00      	nop
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <_ZSt10destroy_atI15Error_conditionEvPT_>:
    destroy_at(_Tp* __location)
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
    }
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <_Z41__static_initialization_and_destruction_0ii>:
}
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	f040 80ac 	bne.w	8001f9e <_Z41__static_initialization_and_destruction_0ii+0x16a>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	f040 80a6 	bne.w	8001f9e <_Z41__static_initialization_and_destruction_0ii+0x16a>
};
 8001e52:	4b56      	ldr	r3, [pc, #344]	; (8001fac <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8001e54:	2206      	movs	r2, #6
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	4a55      	ldr	r2, [pc, #340]	; (8001fb0 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8001e5a:	605a      	str	r2, [r3, #4]
 8001e5c:	4a55      	ldr	r2, [pc, #340]	; (8001fb4 <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8001e5e:	609a      	str	r2, [r3, #8]
		{Error_condition::NEUTRAL_CURRENT_CAR,-0.3,0.3,data.current.value,TIME_TO_SLEEP,8}, //to check //acu_state 0 or 8?
 8001e60:	4a55      	ldr	r2, [pc, #340]	; (8001fb8 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e62:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
};
 8001e66:	60da      	str	r2, [r3, #12]
 8001e68:	4a54      	ldr	r2, [pc, #336]	; (8001fbc <_Z41__static_initialization_and_destruction_0ii+0x188>)
 8001e6a:	611a      	str	r2, [r3, #16]
 8001e6c:	2208      	movs	r2, #8
 8001e6e:	751a      	strb	r2, [r3, #20]
 8001e70:	2200      	movs	r2, #0
 8001e72:	619a      	str	r2, [r3, #24]
 8001e74:	2200      	movs	r2, #0
 8001e76:	771a      	strb	r2, [r3, #28]
 8001e78:	3320      	adds	r3, #32
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	4a50      	ldr	r2, [pc, #320]	; (8001fc0 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	4a50      	ldr	r2, [pc, #320]	; (8001fc4 <_Z41__static_initialization_and_destruction_0ii+0x190>)
 8001e84:	609a      	str	r2, [r3, #8]
		{Error_condition::UNBALANCE,2000,50000,(float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage),ERROR_TIME,2},
 8001e86:	4a4c      	ldr	r2, [pc, #304]	; (8001fb8 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e88:	8b92      	ldrh	r2, [r2, #28]
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4a4a      	ldr	r2, [pc, #296]	; (8001fb8 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e8e:	8b52      	ldrh	r2, [r2, #26]
 8001e90:	1a8a      	subs	r2, r1, r2
 8001e92:	ee07 2a90 	vmov	s15, r2
 8001e96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
};
 8001e9a:	edc3 7a03 	vstr	s15, [r3, #12]
 8001e9e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001ea2:	611a      	str	r2, [r3, #16]
 8001ea4:	2202      	movs	r2, #2
 8001ea6:	751a      	strb	r2, [r3, #20]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
 8001eac:	2200      	movs	r2, #0
 8001eae:	771a      	strb	r2, [r3, #28]
 8001eb0:	3320      	adds	r3, #32
 8001eb2:	2203      	movs	r2, #3
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	4a44      	ldr	r2, [pc, #272]	; (8001fc8 <_Z41__static_initialization_and_destruction_0ii+0x194>)
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	4a44      	ldr	r2, [pc, #272]	; (8001fcc <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8001ebc:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_WARNING,48,55,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,3},
 8001ebe:	4a3e      	ldr	r2, [pc, #248]	; (8001fb8 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001ec0:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001ec4:	ee07 2a90 	vmov	s15, r2
 8001ec8:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001ecc:	edc3 7a03 	vstr	s15, [r3, #12]
 8001ed0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ed4:	611a      	str	r2, [r3, #16]
 8001ed6:	2203      	movs	r2, #3
 8001ed8:	751a      	strb	r2, [r3, #20]
 8001eda:	2200      	movs	r2, #0
 8001edc:	619a      	str	r2, [r3, #24]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	771a      	strb	r2, [r3, #28]
 8001ee2:	3320      	adds	r3, #32
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	4a38      	ldr	r2, [pc, #224]	; (8001fd0 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 8001ef0:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_LOW,0,30000,(float)data.voltages.lowest_cell_voltage,ERROR_TIME,4},
 8001ef2:	4a31      	ldr	r2, [pc, #196]	; (8001fb8 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001ef4:	8b52      	ldrh	r2, [r2, #26]
 8001ef6:	ee07 2a90 	vmov	s15, r2
 8001efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001efe:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f02:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f06:	611a      	str	r2, [r3, #16]
 8001f08:	2204      	movs	r2, #4
 8001f0a:	751a      	strb	r2, [r3, #20]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	619a      	str	r2, [r3, #24]
 8001f10:	2200      	movs	r2, #0
 8001f12:	771a      	strb	r2, [r3, #28]
 8001f14:	3320      	adds	r3, #32
 8001f16:	2202      	movs	r2, #2
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	4a2e      	ldr	r2, [pc, #184]	; (8001fd4 <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	4a2e      	ldr	r2, [pc, #184]	; (8001fd8 <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 8001f20:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_HIGH,42200,500000,(float)data.voltages.highest_cell_voltage,ERROR_TIME,5},
 8001f22:	4a25      	ldr	r2, [pc, #148]	; (8001fb8 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001f24:	8b92      	ldrh	r2, [r2, #28]
 8001f26:	ee07 2a90 	vmov	s15, r2
 8001f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001f2e:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f32:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f36:	611a      	str	r2, [r3, #16]
 8001f38:	2205      	movs	r2, #5
 8001f3a:	751a      	strb	r2, [r3, #20]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	619a      	str	r2, [r3, #24]
 8001f40:	2200      	movs	r2, #0
 8001f42:	771a      	strb	r2, [r3, #28]
 8001f44:	3320      	adds	r3, #32
 8001f46:	2204      	movs	r2, #4
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	4a20      	ldr	r2, [pc, #128]	; (8001fcc <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	4a23      	ldr	r2, [pc, #140]	; (8001fdc <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8001f50:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_HIGH,55,120,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,6},
 8001f52:	4a19      	ldr	r2, [pc, #100]	; (8001fb8 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001f54:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001f58:	ee07 2a90 	vmov	s15, r2
 8001f5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001f60:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f68:	611a      	str	r2, [r3, #16]
 8001f6a:	2206      	movs	r2, #6
 8001f6c:	751a      	strb	r2, [r3, #20]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
 8001f72:	2200      	movs	r2, #0
 8001f74:	771a      	strb	r2, [r3, #28]
 8001f76:	3320      	adds	r3, #32
 8001f78:	2205      	movs	r2, #5
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	4a18      	ldr	r2, [pc, #96]	; (8001fe0 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8001f7e:	605a      	str	r2, [r3, #4]
 8001f80:	4a18      	ldr	r2, [pc, #96]	; (8001fe4 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8001f82:	609a      	str	r2, [r3, #8]
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}
 8001f84:	4a0c      	ldr	r2, [pc, #48]	; (8001fb8 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001f86:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
};
 8001f8a:	60da      	str	r2, [r3, #12]
 8001f8c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f90:	611a      	str	r2, [r3, #16]
 8001f92:	2207      	movs	r2, #7
 8001f94:	751a      	strb	r2, [r3, #20]
 8001f96:	2200      	movs	r2, #0
 8001f98:	619a      	str	r2, [r3, #24]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	771a      	strb	r2, [r3, #28]
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	200005b8 	.word	0x200005b8
 8001fb0:	be99999a 	.word	0xbe99999a
 8001fb4:	3e99999a 	.word	0x3e99999a
 8001fb8:	2000144c 	.word	0x2000144c
 8001fbc:	00124f80 	.word	0x00124f80
 8001fc0:	44fa0000 	.word	0x44fa0000
 8001fc4:	47435000 	.word	0x47435000
 8001fc8:	42400000 	.word	0x42400000
 8001fcc:	425c0000 	.word	0x425c0000
 8001fd0:	46ea6000 	.word	0x46ea6000
 8001fd4:	4724d800 	.word	0x4724d800
 8001fd8:	48f42400 	.word	0x48f42400
 8001fdc:	42f00000 	.word	0x42f00000
 8001fe0:	41a00000 	.word	0x41a00000
 8001fe4:	42c80000 	.word	0x42c80000

08001fe8 <_ZN8PUTM_CAN6DeviceINS_17YawProbe_air_flowEE8set_dataERKNS_14Can_rx_messageE>:
        static_assert(sizeof(Device_data_type) <= 8);
      };

  Device_data_type data{};

  void set_data(const Can_rx_message &m) override {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
    new_data = true;
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	7993      	ldrb	r3, [r2, #6]
 8001ff6:	f043 0301 	orr.w	r3, r3, #1
 8001ffa:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	1dd8      	adds	r0, r3, #7
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	331c      	adds	r3, #28
 8002004:	2203      	movs	r2, #3
 8002006:	4619      	mov	r1, r3
 8002008:	f011 fd29 	bl	8013a5e <memcpy>
  }
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <_ZN8PUTM_CAN6DeviceINS_14WheelTemp_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
    new_data = true;
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	7993      	ldrb	r3, [r2, #6]
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3307      	adds	r3, #7
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	321c      	adds	r2, #28
 8002030:	8812      	ldrh	r2, [r2, #0]
 8002032:	b292      	uxth	r2, r2
 8002034:	801a      	strh	r2, [r3, #0]
  }
 8002036:	bf00      	nop
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <_ZN8PUTM_CAN6DeviceINS_14Telemetry_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002042:	b480      	push	{r7}
 8002044:	b083      	sub	sp, #12
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
 800204a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	7993      	ldrb	r3, [r2, #6]
 8002050:	f043 0301 	orr.w	r3, r3, #1
 8002054:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3307      	adds	r3, #7
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	321c      	adds	r2, #28
 800205e:	6812      	ldr	r2, [r2, #0]
 8002060:	601a      	str	r2, [r3, #0]
  }
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <_ZN8PUTM_CAN6DeviceINS_11TC_imu_gyroEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800206e:	b580      	push	{r7, lr}
 8002070:	b082      	sub	sp, #8
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	7993      	ldrb	r3, [r2, #6]
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	1dd8      	adds	r0, r3, #7
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	331c      	adds	r3, #28
 800208a:	2206      	movs	r2, #6
 800208c:	4619      	mov	r1, r3
 800208e:	f011 fce6 	bl	8013a5e <memcpy>
  }
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <_ZN8PUTM_CAN6DeviceINS_10TC_imu_accEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	7993      	ldrb	r3, [r2, #6]
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	1dd8      	adds	r0, r3, #7
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	331c      	adds	r3, #28
 80020b6:	2206      	movs	r2, #6
 80020b8:	4619      	mov	r1, r3
 80020ba:	f011 fcd0 	bl	8013a5e <memcpy>
  }
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <_ZN8PUTM_CAN6DeviceINS_15TC_temperaturesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
 80020ce:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	7993      	ldrb	r3, [r2, #6]
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	1dd8      	adds	r0, r3, #7
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	331c      	adds	r3, #28
 80020e2:	2206      	movs	r2, #6
 80020e4:	4619      	mov	r1, r3
 80020e6:	f011 fcba 	bl	8013a5e <memcpy>
  }
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <_ZN8PUTM_CAN6DeviceINS_19TC_wheel_velocitiesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b082      	sub	sp, #8
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	7993      	ldrb	r3, [r2, #6]
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	1dd8      	adds	r0, r3, #7
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	331c      	adds	r3, #28
 800210e:	2208      	movs	r2, #8
 8002110:	4619      	mov	r1, r3
 8002112:	f011 fca4 	bl	8013a5e <memcpy>
  }
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <_ZN8PUTM_CAN6DeviceINS_18TC_rear_suspensionEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800211e:	b480      	push	{r7}
 8002120:	b083      	sub	sp, #12
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	7993      	ldrb	r3, [r2, #6]
 800212c:	f043 0301 	orr.w	r3, r3, #1
 8002130:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3307      	adds	r3, #7
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	321c      	adds	r2, #28
 800213a:	6812      	ldr	r2, [r2, #0]
 800213c:	601a      	str	r2, [r3, #0]
  }
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <_ZN8PUTM_CAN6DeviceINS_7TC_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	7993      	ldrb	r3, [r2, #6]
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	1dd8      	adds	r0, r3, #7
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	331c      	adds	r3, #28
 8002166:	2208      	movs	r2, #8
 8002168:	4619      	mov	r1, r3
 800216a:	f011 fc78 	bl	8013a5e <memcpy>
  }
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <_ZN8PUTM_CAN6DeviceINS_20Steering_Wheel_eventEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	7993      	ldrb	r3, [r2, #6]
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	1dd8      	adds	r0, r3, #7
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	331c      	adds	r3, #28
 8002192:	2203      	movs	r2, #3
 8002194:	4619      	mov	r1, r3
 8002196:	f011 fc62 	bl	8013a5e <memcpy>
  }
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <_ZN8PUTM_CAN6DeviceINS_19Steering_Wheel_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b082      	sub	sp, #8
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
 80021aa:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	7993      	ldrb	r3, [r2, #6]
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	1dd8      	adds	r0, r3, #7
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	331c      	adds	r3, #28
 80021be:	2203      	movs	r2, #3
 80021c0:	4619      	mov	r1, r3
 80021c2:	f011 fc4c 	bl	8013a5e <memcpy>
  }
 80021c6:	bf00      	nop
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <_ZN8PUTM_CAN6DeviceINS_7SF_NUCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
 80021d6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	7993      	ldrb	r3, [r2, #6]
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	3307      	adds	r3, #7
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	321c      	adds	r2, #28
 80021ea:	6812      	ldr	r2, [r2, #0]
 80021ec:	601a      	str	r2, [r3, #0]
  }
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <_ZN8PUTM_CAN6DeviceINS_5SF_WSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	7993      	ldrb	r3, [r2, #6]
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	1dd8      	adds	r0, r3, #7
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	331c      	adds	r3, #28
 8002216:	2208      	movs	r2, #8
 8002218:	4619      	mov	r1, r3
 800221a:	f011 fc20 	bl	8013a5e <memcpy>
  }
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <_ZN8PUTM_CAN6DeviceINS_5SF_DVEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
 800222e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	7993      	ldrb	r3, [r2, #6]
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	1dd8      	adds	r0, r3, #7
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	331c      	adds	r3, #28
 8002242:	2208      	movs	r2, #8
 8002244:	4619      	mov	r1, r3
 8002246:	f011 fc0a 	bl	8013a5e <memcpy>
  }
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <_ZN8PUTM_CAN6DeviceINS_20SF_CoolingAndVSafetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
 800225a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	7993      	ldrb	r3, [r2, #6]
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	1dd8      	adds	r0, r3, #7
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	331c      	adds	r3, #28
 800226e:	2208      	movs	r2, #8
 8002270:	4619      	mov	r1, r3
 8002272:	f011 fbf4 	bl	8013a5e <memcpy>
  }
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <_ZN8PUTM_CAN6DeviceINS_11SF_FrontBoxEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	7993      	ldrb	r3, [r2, #6]
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	1dd8      	adds	r0, r3, #7
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	331c      	adds	r3, #28
 800229a:	2208      	movs	r2, #8
 800229c:	4619      	mov	r1, r3
 800229e:	f011 fbde 	bl	8013a5e <memcpy>
  }
 80022a2:	bf00      	nop
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <_ZN8PUTM_CAN6DeviceINS_7SF_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
 80022b2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	7993      	ldrb	r3, [r2, #6]
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	1dd8      	adds	r0, r3, #7
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	331c      	adds	r3, #28
 80022c6:	2203      	movs	r2, #3
 80022c8:	4619      	mov	r1, r3
 80022ca:	f011 fbc8 	bl	8013a5e <memcpy>
  }
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <_ZN8PUTM_CAN6DeviceINS_9SF_safetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b082      	sub	sp, #8
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	6039      	str	r1, [r7, #0]
    new_data = true;
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	7993      	ldrb	r3, [r2, #6]
 80022e4:	f043 0301 	orr.w	r3, r3, #1
 80022e8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	1dd8      	adds	r0, r3, #7
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	331c      	adds	r3, #28
 80022f2:	2205      	movs	r2, #5
 80022f4:	4619      	mov	r1, r3
 80022f6:	f011 fbb2 	bl	8013a5e <memcpy>
  }
 80022fa:	bf00      	nop
 80022fc:	3708      	adds	r7, #8
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_PassEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
 800230a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	7993      	ldrb	r3, [r2, #6]
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	3307      	adds	r3, #7
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	321c      	adds	r2, #28
 800231e:	8812      	ldrh	r2, [r2, #0]
 8002320:	b292      	uxth	r2, r2
 8002322:	801a      	strh	r2, [r3, #0]
  }
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
    new_data = true;
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	7993      	ldrb	r3, [r2, #6]
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3307      	adds	r3, #7
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	321c      	adds	r2, #28
 800234c:	7812      	ldrb	r2, [r2, #0]
 800234e:	701a      	strb	r2, [r3, #0]
  }
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <_ZN8PUTM_CAN6DeviceINS_17Dash_lap_finishedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	7993      	ldrb	r3, [r2, #6]
 800236a:	f043 0301 	orr.w	r3, r3, #1
 800236e:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3307      	adds	r3, #7
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	321c      	adds	r2, #28
 8002378:	6812      	ldr	r2, [r2, #0]
 800237a:	601a      	str	r2, [r3, #0]
  }
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_ZN8PUTM_CAN6DeviceINS_27Dash_steering_wheel_requestEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	7993      	ldrb	r3, [r2, #6]
 8002396:	f043 0301 	orr.w	r3, r3, #1
 800239a:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3307      	adds	r3, #7
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	321c      	adds	r2, #28
 80023a4:	7812      	ldrb	r2, [r2, #0]
 80023a6:	701a      	strb	r2, [r3, #0]
  }
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <_ZN8PUTM_CAN6DeviceINS_26Dash_Smart_Fuses_FAN_speedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
    new_data = true;
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	7993      	ldrb	r3, [r2, #6]
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3307      	adds	r3, #7
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	321c      	adds	r2, #28
 80023d0:	8812      	ldrh	r2, [r2, #0]
 80023d2:	b292      	uxth	r2, r2
 80023d4:	801a      	strh	r2, [r3, #0]
  }
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <_ZN8PUTM_CAN6DeviceINS_8Dash_TCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
 80023ea:	6039      	str	r1, [r7, #0]
    new_data = true;
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	7993      	ldrb	r3, [r2, #6]
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	1dd8      	adds	r0, r3, #7
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	331c      	adds	r3, #28
 80023fe:	2208      	movs	r2, #8
 8002400:	4619      	mov	r1, r3
 8002402:	f011 fb2c 	bl	8013a5e <memcpy>
  }
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <_ZN8PUTM_CAN6DeviceINS_9Dash_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800240e:	b480      	push	{r7}
 8002410:	b083      	sub	sp, #12
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
 8002416:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	7993      	ldrb	r3, [r2, #6]
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	3307      	adds	r3, #7
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	321c      	adds	r2, #28
 800242a:	7812      	ldrb	r2, [r2, #0]
 800242c:	701a      	strb	r2, [r3, #0]
  }
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <_ZN8PUTM_CAN6DeviceINS_18BMS_LV_temperatureEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	7993      	ldrb	r3, [r2, #6]
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	1dd8      	adds	r0, r3, #7
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	331c      	adds	r3, #28
 8002456:	2208      	movs	r2, #8
 8002458:	4619      	mov	r1, r3
 800245a:	f011 fb00 	bl	8013a5e <memcpy>
  }
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_ZN8PUTM_CAN6DeviceINS_11BMS_LV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
 800246e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	7993      	ldrb	r3, [r2, #6]
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	1dd8      	adds	r0, r3, #7
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	331c      	adds	r3, #28
 8002482:	2206      	movs	r2, #6
 8002484:	4619      	mov	r1, r3
 8002486:	f011 faea 	bl	8013a5e <memcpy>
  }
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <_ZN8PUTM_CAN6DeviceINS_11BMS_HV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
 800249a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	7993      	ldrb	r3, [r2, #6]
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	1dd8      	adds	r0, r3, #7
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	331c      	adds	r3, #28
 80024ae:	2208      	movs	r2, #8
 80024b0:	4619      	mov	r1, r3
 80024b2:	f011 fad4 	bl	8013a5e <memcpy>
  }
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <_ZN8PUTM_CAN6DeviceINS_12AQ_ts_buttonEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	7993      	ldrb	r3, [r2, #6]
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3307      	adds	r3, #7
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	321c      	adds	r2, #28
 80024da:	7812      	ldrb	r2, [r2, #0]
 80024dc:	701a      	strb	r2, [r3, #0]
  }
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <_ZN8PUTM_CAN6DeviceINS_12AQ_gyroscopeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b082      	sub	sp, #8
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
 80024f2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	7993      	ldrb	r3, [r2, #6]
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	1dd8      	adds	r0, r3, #7
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	331c      	adds	r3, #28
 8002506:	2206      	movs	r2, #6
 8002508:	4619      	mov	r1, r3
 800250a:	f011 faa8 	bl	8013a5e <memcpy>
  }
 800250e:	bf00      	nop
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <_ZN8PUTM_CAN6DeviceINS_15AQ_accelerationEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
 800251e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	7993      	ldrb	r3, [r2, #6]
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	1dd8      	adds	r0, r3, #7
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	331c      	adds	r3, #28
 8002532:	2206      	movs	r2, #6
 8002534:	4619      	mov	r1, r3
 8002536:	f011 fa92 	bl	8013a5e <memcpy>
  }
 800253a:	bf00      	nop
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <_ZN8PUTM_CAN6DeviceINS_7AQ_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002542:	b580      	push	{r7, lr}
 8002544:	b082      	sub	sp, #8
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
 800254a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	7993      	ldrb	r3, [r2, #6]
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	1dd8      	adds	r0, r3, #7
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	331c      	adds	r3, #28
 800255e:	2208      	movs	r2, #8
 8002560:	4619      	mov	r1, r3
 8002562:	f011 fa7c 	bl	8013a5e <memcpy>
  }
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <_ZN8PUTM_CAN6DeviceINS_9Apps_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	7993      	ldrb	r3, [r2, #6]
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	1dd8      	adds	r0, r3, #7
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	331c      	adds	r3, #28
 800258a:	2205      	movs	r2, #5
 800258c:	4619      	mov	r1, r3
 800258e:	f011 fa66 	bl	8013a5e <memcpy>
  }
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <_GLOBAL__sub_I__ZN8PUTM_CAN3canE>:
 800259a:	b580      	push	{r7, lr}
 800259c:	af00      	add	r7, sp, #0
 800259e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80025a2:	2001      	movs	r0, #1
 80025a4:	f7ff fc46 	bl	8001e34 <_Z41__static_initialization_and_destruction_0ii>
 80025a8:	bd80      	pop	{r7, pc}

080025aa <_ZN22Battery_characteristicC1Ev>:
    Vttc2
};

float horner(const float *arry,unsigned int n, const float *x);

struct Battery_characteristic{
 80025aa:	b480      	push	{r7}
 80025ac:	b083      	sub	sp, #12
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4618      	mov	r0, r3
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <_ZN7SoC_EKFC1Ev>:
    float _Q_matrix[3];
    float _State_vector[3];
    

public:
    SoC_EKF() = default;
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff ffe7 	bl	80025aa <_ZN22Battery_characteristicC1Ev>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <_ZN15State_of_ChargeC1Ev>:
	float value_max;
	float value_min;

};

struct State_of_Charge{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff ffeb 	bl	80025cc <_ZN7SoC_EKFC1Ev>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4618      	mov	r0, r3
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <_ZN4DataC1Ev>:
	bool charging_state;
	bool discharge_activation;
	uint32_t discharge_tick_end;
};

struct Data{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff ffe9 	bl	80025e6 <_ZN15State_of_ChargeC1Ev>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
	...

08002620 <_Z41__static_initialization_and_destruction_0ii>:
 *  Created on: May 22, 2022
 *      Author: Maks
 */
#include <global_variables.hpp>

Data data;
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d107      	bne.n	8002640 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002636:	4293      	cmp	r3, r2
 8002638:	d102      	bne.n	8002640 <_Z41__static_initialization_and_destruction_0ii+0x20>
 800263a:	4803      	ldr	r0, [pc, #12]	; (8002648 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800263c:	f7ff ffe0 	bl	8002600 <_ZN4DataC1Ev>
 8002640:	bf00      	nop
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	2000144c 	.word	0x2000144c

0800264c <_GLOBAL__sub_I_data>:
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
 8002650:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002654:	2001      	movs	r0, #1
 8002656:	f7ff ffe3 	bl	8002620 <_Z41__static_initialization_and_destruction_0ii>
 800265a:	bd80      	pop	{r7, pc}

0800265c <_Z16init_PEC15_Tablev>:
uint16_t pec15Table[256];
uint16_t CRC15_POLY = 0x4599;
uint8_t ltcConfig[6] = {0xFC, (uint8_t)(1874 & 0xff), (uint8_t)((1874>>4)|(2625<<4)), (uint8_t)(2625>>4), 0, 0};

void init_PEC15_Table()
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
	uint16_t remainder;
	for (int i = 0; i < 256; i++)
 8002662:	2300      	movs	r3, #0
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2bff      	cmp	r3, #255	; 0xff
 800266a:	dc26      	bgt.n	80026ba <_Z16init_PEC15_Tablev+0x5e>
	{
		remainder = i << 7;
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	b29b      	uxth	r3, r3
 8002670:	01db      	lsls	r3, r3, #7
 8002672:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 8002674:	2308      	movs	r3, #8
 8002676:	607b      	str	r3, [r7, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	dd14      	ble.n	80026a8 <_Z16init_PEC15_Tablev+0x4c>
		{
			if (remainder & 0x4000)
 800267e:	89fb      	ldrh	r3, [r7, #14]
 8002680:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d008      	beq.n	800269a <_Z16init_PEC15_Tablev+0x3e>
			{
				remainder = ((remainder << 1));
 8002688:	89fb      	ldrh	r3, [r7, #14]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	81fb      	strh	r3, [r7, #14]
				remainder = (remainder ^ CRC15_POLY);
 800268e:	4b0e      	ldr	r3, [pc, #56]	; (80026c8 <_Z16init_PEC15_Tablev+0x6c>)
 8002690:	881a      	ldrh	r2, [r3, #0]
 8002692:	89fb      	ldrh	r3, [r7, #14]
 8002694:	4053      	eors	r3, r2
 8002696:	81fb      	strh	r3, [r7, #14]
 8002698:	e002      	b.n	80026a0 <_Z16init_PEC15_Tablev+0x44>
			}
			else
			{
				remainder = ((remainder << 1));
 800269a:	89fb      	ldrh	r3, [r7, #14]
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	607b      	str	r3, [r7, #4]
 80026a6:	e7e7      	b.n	8002678 <_Z16init_PEC15_Tablev+0x1c>
			}
		}
		pec15Table[i] = remainder&0xFFFF;
 80026a8:	4908      	ldr	r1, [pc, #32]	; (80026cc <_Z16init_PEC15_Tablev+0x70>)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	89fa      	ldrh	r2, [r7, #14]
 80026ae:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (int i = 0; i < 256; i++)
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	3301      	adds	r3, #1
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	e7d5      	b.n	8002666 <_Z16init_PEC15_Tablev+0xa>
	}
}
 80026ba:	bf00      	nop
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	20000214 	.word	0x20000214
 80026cc:	200016f0 	.word	0x200016f0

080026d0 <_Z5pec15Pci>:

uint16_t pec15(char *data , int len)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
	uint16_t remainder,address;
	remainder = 16;//PEC seed
 80026da:	2310      	movs	r3, #16
 80026dc:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	da1a      	bge.n	8002720 <_Z5pec15Pci+0x50>
	{
		address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80026ea:	8afb      	ldrh	r3, [r7, #22]
 80026ec:	09db      	lsrs	r3, r3, #7
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	440b      	add	r3, r1
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	4053      	eors	r3, r2
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	81fb      	strh	r3, [r7, #14]
		remainder = (remainder << 8 ) ^ pec15Table[address];
 8002702:	8afb      	ldrh	r3, [r7, #22]
 8002704:	021b      	lsls	r3, r3, #8
 8002706:	b21a      	sxth	r2, r3
 8002708:	89fb      	ldrh	r3, [r7, #14]
 800270a:	490a      	ldr	r1, [pc, #40]	; (8002734 <_Z5pec15Pci+0x64>)
 800270c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002710:	b21b      	sxth	r3, r3
 8002712:	4053      	eors	r3, r2
 8002714:	b21b      	sxth	r3, r3
 8002716:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	3301      	adds	r3, #1
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	e7e0      	b.n	80026e2 <_Z5pec15Pci+0x12>
	}
	return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 8002720:	8afb      	ldrh	r3, [r7, #22]
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	b29b      	uxth	r3, r3
}
 8002726:	4618      	mov	r0, r3
 8002728:	371c      	adds	r7, #28
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	200016f0 	.word	0x200016f0

08002738 <_Z11LTC_wake_upv>:
 * Brief:	Send wakeup for LTC, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_wake_up()
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
	uint8_t tab[2] = {0xFF};
 800273e:	23ff      	movs	r3, #255	; 0xff
 8002740:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002742:	2200      	movs	r2, #0
 8002744:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002748:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800274c:	f005 fd94 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 2, 1);
 8002750:	1d39      	adds	r1, r7, #4
 8002752:	2301      	movs	r3, #1
 8002754:	2202      	movs	r2, #2
 8002756:	4807      	ldr	r0, [pc, #28]	; (8002774 <_Z11LTC_wake_upv+0x3c>)
 8002758:	f009 f92d 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800275c:	2201      	movs	r2, #1
 800275e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002762:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002766:	f005 fd87 	bl	8008278 <HAL_GPIO_WritePin>
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20001adc 	.word	0x20001adc

08002778 <_Z18LTC_start_cell_adcv>:
 * Brief:	Send adc config for ltc and start conversion, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_start_cell_adc()
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
	uint8_t tab[12];
	uint16_t pec;

	uint16_t cmd = (1<<15) | 0x01;
 800277e:	f248 0301 	movw	r3, #32769	; 0x8001
 8002782:	81fb      	strh	r3, [r7, #14]
	// configuration
	tab[0] = (cmd>>8);
 8002784:	89fb      	ldrh	r3, [r7, #14]
 8002786:	0a1b      	lsrs	r3, r3, #8
 8002788:	b29b      	uxth	r3, r3
 800278a:	b2db      	uxtb	r3, r3
 800278c:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 800278e:	89fb      	ldrh	r3, [r7, #14]
 8002790:	b2db      	uxtb	r3, r3
 8002792:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002794:	463b      	mov	r3, r7
 8002796:	2102      	movs	r1, #2
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff99 	bl	80026d0 <_Z5pec15Pci>
 800279e:	4603      	mov	r3, r0
 80027a0:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 80027a2:	89bb      	ldrh	r3, [r7, #12]
 80027a4:	0a1b      	lsrs	r3, r3, #8
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 80027ac:	89bb      	ldrh	r3, [r7, #12]
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	70fb      	strb	r3, [r7, #3]

	tab[4] = ltcConfig[0];
 80027b2:	4b38      	ldr	r3, [pc, #224]	; (8002894 <_Z18LTC_start_cell_adcv+0x11c>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 80027b8:	4b36      	ldr	r3, [pc, #216]	; (8002894 <_Z18LTC_start_cell_adcv+0x11c>)
 80027ba:	785b      	ldrb	r3, [r3, #1]
 80027bc:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 80027be:	4b35      	ldr	r3, [pc, #212]	; (8002894 <_Z18LTC_start_cell_adcv+0x11c>)
 80027c0:	789b      	ldrb	r3, [r3, #2]
 80027c2:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 80027c4:	4b33      	ldr	r3, [pc, #204]	; (8002894 <_Z18LTC_start_cell_adcv+0x11c>)
 80027c6:	78db      	ldrb	r3, [r3, #3]
 80027c8:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 80027ca:	4b32      	ldr	r3, [pc, #200]	; (8002894 <_Z18LTC_start_cell_adcv+0x11c>)
 80027cc:	791b      	ldrb	r3, [r3, #4]
 80027ce:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 80027d0:	4b30      	ldr	r3, [pc, #192]	; (8002894 <_Z18LTC_start_cell_adcv+0x11c>)
 80027d2:	795b      	ldrb	r3, [r3, #5]
 80027d4:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 80027d6:	463b      	mov	r3, r7
 80027d8:	3304      	adds	r3, #4
 80027da:	2106      	movs	r1, #6
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff77 	bl	80026d0 <_Z5pec15Pci>
 80027e2:	4603      	mov	r3, r0
 80027e4:	81bb      	strh	r3, [r7, #12]
	tab[10] = pec >> 8;
 80027e6:	89bb      	ldrh	r3, [r7, #12]
 80027e8:	0a1b      	lsrs	r3, r3, #8
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 80027f0:	89bb      	ldrh	r3, [r7, #12]
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 80027f6:	f7ff ff9f 	bl	8002738 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80027fa:	2200      	movs	r2, #0
 80027fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002800:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002804:	f005 fd38 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 20);
 8002808:	4639      	mov	r1, r7
 800280a:	2314      	movs	r3, #20
 800280c:	220c      	movs	r2, #12
 800280e:	4822      	ldr	r0, [pc, #136]	; (8002898 <_Z18LTC_start_cell_adcv+0x120>)
 8002810:	f009 f8d1 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002814:	2201      	movs	r2, #1
 8002816:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800281a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800281e:	f005 fd2b 	bl	8008278 <HAL_GPIO_WritePin>


	// adc conversion

	memset(tab, 0, 12);
 8002822:	463b      	mov	r3, r7
 8002824:	220c      	movs	r2, #12
 8002826:	2100      	movs	r1, #0
 8002828:	4618      	mov	r0, r3
 800282a:	f011 f940 	bl	8013aae <memset>

	//cmd = 0b1001100000 | (0b00 << 7); // discharge not permitted
	cmd = 0b1001110000 | (0b00 << 7); // discharge permitted
 800282e:	f44f 731c 	mov.w	r3, #624	; 0x270
 8002832:	81fb      	strh	r3, [r7, #14]
	tab[0] = cmd>>8;
 8002834:	89fb      	ldrh	r3, [r7, #14]
 8002836:	0a1b      	lsrs	r3, r3, #8
 8002838:	b29b      	uxth	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 800283e:	89fb      	ldrh	r3, [r7, #14]
 8002840:	b2db      	uxtb	r3, r3
 8002842:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002844:	463b      	mov	r3, r7
 8002846:	2102      	movs	r1, #2
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff41 	bl	80026d0 <_Z5pec15Pci>
 800284e:	4603      	mov	r3, r0
 8002850:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 8002852:	89bb      	ldrh	r3, [r7, #12]
 8002854:	0a1b      	lsrs	r3, r3, #8
 8002856:	b29b      	uxth	r3, r3
 8002858:	b2db      	uxtb	r3, r3
 800285a:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 800285c:	89bb      	ldrh	r3, [r7, #12]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002862:	2200      	movs	r2, #0
 8002864:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800286c:	f005 fd04 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 20);
 8002870:	4639      	mov	r1, r7
 8002872:	2314      	movs	r3, #20
 8002874:	2204      	movs	r2, #4
 8002876:	4808      	ldr	r0, [pc, #32]	; (8002898 <_Z18LTC_start_cell_adcv+0x120>)
 8002878:	f009 f89d 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800287c:	2201      	movs	r2, #1
 800287e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002882:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002886:	f005 fcf7 	bl	8008278 <HAL_GPIO_WritePin>
}
 800288a:	bf00      	nop
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000218 	.word	0x20000218
 8002898:	20001adc 	.word	0x20001adc

0800289c <_Z18LTC_get_values_adcPt>:
 * Brief:	Receveing adc data from ltc, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_get_values_adc(uint16_t *cell_values)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b0b8      	sub	sp, #224	; 0xe0
 80028a0:	af02      	add	r7, sp, #8
 80028a2:	6078      	str	r0, [r7, #4]
	uint8_t tab[100], rx_tab[100];
	uint16_t pec;

	// read cell voltage group A
	uint16_t cmd = (1<<15) | 0b100;
 80028a4:	f248 0304 	movw	r3, #32772	; 0x8004
 80028a8:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memset(tab, 0, 12);
 80028ac:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028b0:	220c      	movs	r2, #12
 80028b2:	2100      	movs	r1, #0
 80028b4:	4618      	mov	r0, r3
 80028b6:	f011 f8fa 	bl	8013aae <memset>
	tab[0] = (cmd>>8);
 80028ba:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80028be:	0a1b      	lsrs	r3, r3, #8
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	tab[1] = cmd;
 80028c8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	pec = pec15((char*)tab, 2);
 80028d2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028d6:	2102      	movs	r1, #2
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff fef9 	bl	80026d0 <_Z5pec15Pci>
 80028de:	4603      	mov	r3, r0
 80028e0:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	tab[2] = pec >> 8;
 80028e4:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80028e8:	0a1b      	lsrs	r3, r3, #8
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	tab[3] = pec;
 80028f2:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	LTC_wake_up();
 80028fc:	f7ff ff1c 	bl	8002738 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002900:	2200      	movs	r2, #0
 8002902:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002906:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800290a:	f005 fcb5 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 800290e:	f107 020c 	add.w	r2, r7, #12
 8002912:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002916:	2314      	movs	r3, #20
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	230c      	movs	r3, #12
 800291c:	4849      	ldr	r0, [pc, #292]	; (8002a44 <_Z18LTC_get_values_adcPt+0x1a8>)
 800291e:	f009 f9b8 	bl	800bc92 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002922:	2201      	movs	r2, #1
 8002924:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002928:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800292c:	f005 fca4 	bl	8008278 <HAL_GPIO_WritePin>


	cell_values[0] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 8002930:	7c3b      	ldrb	r3, [r7, #16]
 8002932:	b21a      	sxth	r2, r3
 8002934:	7c7b      	ldrb	r3, [r7, #17]
 8002936:	021b      	lsls	r3, r3, #8
 8002938:	b21b      	sxth	r3, r3
 800293a:	4313      	orrs	r3, r2
 800293c:	b21b      	sxth	r3, r3
 800293e:	b29a      	uxth	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	801a      	strh	r2, [r3, #0]
	cell_values[1] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 8002944:	7cbb      	ldrb	r3, [r7, #18]
 8002946:	b21a      	sxth	r2, r3
 8002948:	7cfb      	ldrb	r3, [r7, #19]
 800294a:	021b      	lsls	r3, r3, #8
 800294c:	b21b      	sxth	r3, r3
 800294e:	4313      	orrs	r3, r2
 8002950:	b21a      	sxth	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3302      	adds	r3, #2
 8002956:	b292      	uxth	r2, r2
 8002958:	801a      	strh	r2, [r3, #0]
	cell_values[2] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 800295a:	7d3b      	ldrb	r3, [r7, #20]
 800295c:	b21a      	sxth	r2, r3
 800295e:	7d7b      	ldrb	r3, [r7, #21]
 8002960:	021b      	lsls	r3, r3, #8
 8002962:	b21b      	sxth	r3, r3
 8002964:	4313      	orrs	r3, r2
 8002966:	b21a      	sxth	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3304      	adds	r3, #4
 800296c:	b292      	uxth	r2, r2
 800296e:	801a      	strh	r2, [r3, #0]


	// read cell voltage group B
	cmd = (1<<15) | 0b110;
 8002970:	f248 0306 	movw	r3, #32774	; 0x8006
 8002974:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memset(tab, 0, 12);
 8002978:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800297c:	220c      	movs	r2, #12
 800297e:	2100      	movs	r1, #0
 8002980:	4618      	mov	r0, r3
 8002982:	f011 f894 	bl	8013aae <memset>
	tab[0] = (cmd>>8);
 8002986:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800298a:	0a1b      	lsrs	r3, r3, #8
 800298c:	b29b      	uxth	r3, r3
 800298e:	b2db      	uxtb	r3, r3
 8002990:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	tab[1] = cmd;
 8002994:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002998:	b2db      	uxtb	r3, r3
 800299a:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	pec = pec15((char*)tab, 2);
 800299e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80029a2:	2102      	movs	r1, #2
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff fe93 	bl	80026d0 <_Z5pec15Pci>
 80029aa:	4603      	mov	r3, r0
 80029ac:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	tab[2] = pec >> 8;
 80029b0:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80029b4:	0a1b      	lsrs	r3, r3, #8
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	tab[3] = pec;
 80029be:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80029c8:	2200      	movs	r2, #0
 80029ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029d2:	f005 fc51 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 80029d6:	f107 020c 	add.w	r2, r7, #12
 80029da:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80029de:	2314      	movs	r3, #20
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	230c      	movs	r3, #12
 80029e4:	4817      	ldr	r0, [pc, #92]	; (8002a44 <_Z18LTC_get_values_adcPt+0x1a8>)
 80029e6:	f009 f954 	bl	800bc92 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80029ea:	2201      	movs	r2, #1
 80029ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029f4:	f005 fc40 	bl	8008278 <HAL_GPIO_WritePin>

	cell_values[3] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 80029f8:	7c3b      	ldrb	r3, [r7, #16]
 80029fa:	b21a      	sxth	r2, r3
 80029fc:	7c7b      	ldrb	r3, [r7, #17]
 80029fe:	021b      	lsls	r3, r3, #8
 8002a00:	b21b      	sxth	r3, r3
 8002a02:	4313      	orrs	r3, r2
 8002a04:	b21a      	sxth	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	3306      	adds	r3, #6
 8002a0a:	b292      	uxth	r2, r2
 8002a0c:	801a      	strh	r2, [r3, #0]
	cell_values[4] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 8002a0e:	7cbb      	ldrb	r3, [r7, #18]
 8002a10:	b21a      	sxth	r2, r3
 8002a12:	7cfb      	ldrb	r3, [r7, #19]
 8002a14:	021b      	lsls	r3, r3, #8
 8002a16:	b21b      	sxth	r3, r3
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	b21a      	sxth	r2, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3308      	adds	r3, #8
 8002a20:	b292      	uxth	r2, r2
 8002a22:	801a      	strh	r2, [r3, #0]
	cell_values[5] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 8002a24:	7d3b      	ldrb	r3, [r7, #20]
 8002a26:	b21a      	sxth	r2, r3
 8002a28:	7d7b      	ldrb	r3, [r7, #21]
 8002a2a:	021b      	lsls	r3, r3, #8
 8002a2c:	b21b      	sxth	r3, r3
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	b21a      	sxth	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	330a      	adds	r3, #10
 8002a36:	b292      	uxth	r2, r2
 8002a38:	801a      	strh	r2, [r3, #0]


}
 8002a3a:	bf00      	nop
 8002a3c:	37d8      	adds	r7, #216	; 0xd8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20001adc 	.word	0x20001adc

08002a48 <_Z8mute_disv>:
 * Brief:	Muting discharge
 * Param:	None
 * Retval:	None
 */
void mute_dis()
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101000;
 8002a4e:	f248 0328 	movw	r3, #32808	; 0x8028
 8002a52:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 8002a54:	463b      	mov	r3, r7
 8002a56:	2204      	movs	r2, #4
 8002a58:	2100      	movs	r1, #0
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f011 f827 	bl	8013aae <memset>
	tab[0] = (cmd>>8);
 8002a60:	88fb      	ldrh	r3, [r7, #6]
 8002a62:	0a1b      	lsrs	r3, r3, #8
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002a6a:	88fb      	ldrh	r3, [r7, #6]
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002a70:	463b      	mov	r3, r7
 8002a72:	2102      	movs	r1, #2
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fe2b 	bl	80026d0 <_Z5pec15Pci>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 8002a7e:	88bb      	ldrh	r3, [r7, #4]
 8002a80:	0a1b      	lsrs	r3, r3, #8
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002a88:	88bb      	ldrh	r3, [r7, #4]
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8002a8e:	f7ff fe53 	bl	8002738 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002a92:	2200      	movs	r2, #0
 8002a94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a9c:	f005 fbec 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8002aa0:	4639      	mov	r1, r7
 8002aa2:	2364      	movs	r3, #100	; 0x64
 8002aa4:	2204      	movs	r2, #4
 8002aa6:	4807      	ldr	r0, [pc, #28]	; (8002ac4 <_Z8mute_disv+0x7c>)
 8002aa8:	f008 ff85 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002aac:	2201      	movs	r2, #1
 8002aae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ab2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ab6:	f005 fbdf 	bl	8008278 <HAL_GPIO_WritePin>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20001adc 	.word	0x20001adc

08002ac8 <_Z10unmute_disv>:
 * Brief:	Unmuting discharge
 * Param:	None
 * Retval:	None
 */
void unmute_dis()
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101001;
 8002ace:	f248 0329 	movw	r3, #32809	; 0x8029
 8002ad2:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 8002ad4:	463b      	mov	r3, r7
 8002ad6:	2204      	movs	r2, #4
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4618      	mov	r0, r3
 8002adc:	f010 ffe7 	bl	8013aae <memset>
	tab[0] = (cmd>>8);
 8002ae0:	88fb      	ldrh	r3, [r7, #6]
 8002ae2:	0a1b      	lsrs	r3, r3, #8
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002aea:	88fb      	ldrh	r3, [r7, #6]
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002af0:	463b      	mov	r3, r7
 8002af2:	2102      	movs	r1, #2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fdeb 	bl	80026d0 <_Z5pec15Pci>
 8002afa:	4603      	mov	r3, r0
 8002afc:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 8002afe:	88bb      	ldrh	r3, [r7, #4]
 8002b00:	0a1b      	lsrs	r3, r3, #8
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002b08:	88bb      	ldrh	r3, [r7, #4]
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8002b0e:	f7ff fe13 	bl	8002738 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002b12:	2200      	movs	r2, #0
 8002b14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b1c:	f005 fbac 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8002b20:	4639      	mov	r1, r7
 8002b22:	2364      	movs	r3, #100	; 0x64
 8002b24:	2204      	movs	r2, #4
 8002b26:	4807      	ldr	r0, [pc, #28]	; (8002b44 <_Z10unmute_disv+0x7c>)
 8002b28:	f008 ff45 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b36:	f005 fb9f 	bl	8008278 <HAL_GPIO_WritePin>
}
 8002b3a:	bf00      	nop
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20001adc 	.word	0x20001adc

08002b48 <_Z21LTC_turn_on_dischargeiPb>:
 * Brief:	Send discharge configuration and start the discharge, BLOCKING MODE
 * Param:	cell: number of cell wanted to be discharged
 * Retval:	None
 */
void LTC_turn_on_discharge(int cell, bool *cellDischarge)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
	uint8_t tab[12];
	uint16_t pec;

	unmute_dis();
 8002b52:	f7ff ffb9 	bl	8002ac8 <_Z10unmute_disv>

	uint16_t cmd = (1<<15) | 0b10100;
 8002b56:	f248 0314 	movw	r3, #32788	; 0x8014
 8002b5a:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8002b5c:	f107 0308 	add.w	r3, r7, #8
 8002b60:	220c      	movs	r2, #12
 8002b62:	2100      	movs	r1, #0
 8002b64:	4618      	mov	r0, r3
 8002b66:	f010 ffa2 	bl	8013aae <memset>
	tab[0] = (cmd>>8);
 8002b6a:	8afb      	ldrh	r3, [r7, #22]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8002b74:	8afb      	ldrh	r3, [r7, #22]
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8002b7a:	f107 0308 	add.w	r3, r7, #8
 8002b7e:	2102      	movs	r1, #2
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff fda5 	bl	80026d0 <_Z5pec15Pci>
 8002b86:	4603      	mov	r3, r0
 8002b88:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8002b8a:	8abb      	ldrh	r3, [r7, #20]
 8002b8c:	0a1b      	lsrs	r3, r3, #8
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8002b94:	8abb      	ldrh	r3, [r7, #20]
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	72fb      	strb	r3, [r7, #11]


	tab[4] = (cellDischarge[0]) | (cellDischarge[1] << 4); // 1, 2
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	b25a      	sxtb	r2, r3
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	011b      	lsls	r3, r3, #4
 8002ba8:	b25b      	sxtb	r3, r3
 8002baa:	4313      	orrs	r3, r2
 8002bac:	b25b      	sxtb	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	733b      	strb	r3, [r7, #12]
	tab[5] = (cellDischarge[2]) | (cellDischarge[3] << 4); // 3, 4
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	3302      	adds	r3, #2
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	b25a      	sxtb	r2, r3
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	3303      	adds	r3, #3
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	011b      	lsls	r3, r3, #4
 8002bc2:	b25b      	sxtb	r3, r3
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	b25b      	sxtb	r3, r3
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	737b      	strb	r3, [r7, #13]
	tab[6] = (cellDischarge[4]) | (cellDischarge[5] << 4); // 5, 6
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	3304      	adds	r3, #4
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	b25a      	sxtb	r2, r3
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	3305      	adds	r3, #5
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	011b      	lsls	r3, r3, #4
 8002bdc:	b25b      	sxtb	r3, r3
 8002bde:	4313      	orrs	r3, r2
 8002be0:	b25b      	sxtb	r3, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	73bb      	strb	r3, [r7, #14]
	tab[7] = 0;
 8002be6:	2300      	movs	r3, #0
 8002be8:	73fb      	strb	r3, [r7, #15]
	tab[8] = 0;
 8002bea:	2300      	movs	r3, #0
 8002bec:	743b      	strb	r3, [r7, #16]
	tab[9] = 0;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8002bf2:	f107 0308 	add.w	r3, r7, #8
 8002bf6:	3304      	adds	r3, #4
 8002bf8:	2106      	movs	r1, #6
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff fd68 	bl	80026d0 <_Z5pec15Pci>
 8002c00:	4603      	mov	r3, r0
 8002c02:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8002c04:	8abb      	ldrh	r3, [r7, #20]
 8002c06:	0a1b      	lsrs	r3, r3, #8
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8002c0e:	8abb      	ldrh	r3, [r7, #20]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	74fb      	strb	r3, [r7, #19]

	LTC_wake_up();
 8002c14:	f7ff fd90 	bl	8002738 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c22:	f005 fb29 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002c26:	f107 0108 	add.w	r1, r7, #8
 8002c2a:	2364      	movs	r3, #100	; 0x64
 8002c2c:	220c      	movs	r2, #12
 8002c2e:	483c      	ldr	r0, [pc, #240]	; (8002d20 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8002c30:	f008 fec1 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002c34:	2201      	movs	r2, #1
 8002c36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c3e:	f005 fb1b 	bl	8008278 <HAL_GPIO_WritePin>

	cmd = (1<<15) | 0x01;
 8002c42:	f248 0301 	movw	r3, #32769	; 0x8001
 8002c46:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8002c48:	f107 0308 	add.w	r3, r7, #8
 8002c4c:	220c      	movs	r2, #12
 8002c4e:	2100      	movs	r1, #0
 8002c50:	4618      	mov	r0, r3
 8002c52:	f010 ff2c 	bl	8013aae <memset>
	// configuration
	tab[0] = (cmd>>8);
 8002c56:	8afb      	ldrh	r3, [r7, #22]
 8002c58:	0a1b      	lsrs	r3, r3, #8
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8002c60:	8afb      	ldrh	r3, [r7, #22]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8002c66:	f107 0308 	add.w	r3, r7, #8
 8002c6a:	2102      	movs	r1, #2
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff fd2f 	bl	80026d0 <_Z5pec15Pci>
 8002c72:	4603      	mov	r3, r0
 8002c74:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8002c76:	8abb      	ldrh	r3, [r7, #20]
 8002c78:	0a1b      	lsrs	r3, r3, #8
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8002c80:	8abb      	ldrh	r3, [r7, #20]
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	72fb      	strb	r3, [r7, #11]

	tab[4] = ltcConfig[0];
 8002c86:	4b27      	ldr	r3, [pc, #156]	; (8002d24 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	733b      	strb	r3, [r7, #12]
	tab[5] = ltcConfig[1];
 8002c8c:	4b25      	ldr	r3, [pc, #148]	; (8002d24 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c8e:	785b      	ldrb	r3, [r3, #1]
 8002c90:	737b      	strb	r3, [r7, #13]
	tab[6] = ltcConfig[2];
 8002c92:	4b24      	ldr	r3, [pc, #144]	; (8002d24 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c94:	789b      	ldrb	r3, [r3, #2]
 8002c96:	73bb      	strb	r3, [r7, #14]
	tab[7] = ltcConfig[3];
 8002c98:	4b22      	ldr	r3, [pc, #136]	; (8002d24 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c9a:	78db      	ldrb	r3, [r3, #3]
 8002c9c:	73fb      	strb	r3, [r7, #15]
	if(cell<7){
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2b06      	cmp	r3, #6
 8002ca2:	dc0c      	bgt.n	8002cbe <_Z21LTC_turn_on_dischargeiPb+0x176>
		ltcConfig[4] = ltcConfig[4] | (1 << (cell));
 8002ca4:	4b1f      	ldr	r3, [pc, #124]	; (8002d24 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002ca6:	791b      	ldrb	r3, [r3, #4]
 8002ca8:	b25a      	sxtb	r2, r3
 8002caa:	2101      	movs	r1, #1
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb2:	b25b      	sxtb	r3, r3
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	b25b      	sxtb	r3, r3
 8002cb8:	b2da      	uxtb	r2, r3
 8002cba:	4b1a      	ldr	r3, [pc, #104]	; (8002d24 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002cbc:	711a      	strb	r2, [r3, #4]
	}
	tab[8] = ltcConfig[4];
 8002cbe:	4b19      	ldr	r3, [pc, #100]	; (8002d24 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002cc0:	791b      	ldrb	r3, [r3, #4]
 8002cc2:	743b      	strb	r3, [r7, #16]
	tab[9] = ltcConfig[5];
 8002cc4:	4b17      	ldr	r3, [pc, #92]	; (8002d24 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002cc6:	795b      	ldrb	r3, [r3, #5]
 8002cc8:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8002cca:	f107 0308 	add.w	r3, r7, #8
 8002cce:	3304      	adds	r3, #4
 8002cd0:	2106      	movs	r1, #6
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff fcfc 	bl	80026d0 <_Z5pec15Pci>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8002cdc:	8abb      	ldrh	r3, [r7, #20]
 8002cde:	0a1b      	lsrs	r3, r3, #8
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8002ce6:	8abb      	ldrh	r3, [r7, #20]
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	74fb      	strb	r3, [r7, #19]


	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002cec:	2200      	movs	r2, #0
 8002cee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cf6:	f005 fabf 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002cfa:	f107 0108 	add.w	r1, r7, #8
 8002cfe:	2364      	movs	r3, #100	; 0x64
 8002d00:	220c      	movs	r2, #12
 8002d02:	4807      	ldr	r0, [pc, #28]	; (8002d20 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8002d04:	f008 fe57 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002d08:	2201      	movs	r2, #1
 8002d0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d12:	f005 fab1 	bl	8008278 <HAL_GPIO_WritePin>


}
 8002d16:	bf00      	nop
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	20001adc 	.word	0x20001adc
 8002d24:	20000218 	.word	0x20000218

08002d28 <_Z22LTC_turn_off_dischargev>:
 * Brief:	Turn off discharge, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_turn_off_discharge()
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b09a      	sub	sp, #104	; 0x68
 8002d2c:	af00      	add	r7, sp, #0

	uint8_t tab[100];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b10100;
 8002d2e:	f248 0314 	movw	r3, #32788	; 0x8014
 8002d32:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	memset(tab, 0, 12);
 8002d36:	463b      	mov	r3, r7
 8002d38:	220c      	movs	r2, #12
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f010 feb6 	bl	8013aae <memset>
	tab[0] = (cmd>>8);
 8002d42:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002d46:	0a1b      	lsrs	r3, r3, #8
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002d4e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002d56:	463b      	mov	r3, r7
 8002d58:	2102      	movs	r1, #2
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff fcb8 	bl	80026d0 <_Z5pec15Pci>
 8002d60:	4603      	mov	r3, r0
 8002d62:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[2] = pec >> 8;
 8002d66:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002d6a:	0a1b      	lsrs	r3, r3, #8
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002d72:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	70fb      	strb	r3, [r7, #3]


	tab[4] = 0;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	713b      	strb	r3, [r7, #4]
	tab[5] = 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	717b      	strb	r3, [r7, #5]
	tab[6] = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	71bb      	strb	r3, [r7, #6]
	tab[7] = 0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	71fb      	strb	r3, [r7, #7]
	tab[8] = 0;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	723b      	strb	r3, [r7, #8]
	tab[9] = 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002d92:	463b      	mov	r3, r7
 8002d94:	3304      	adds	r3, #4
 8002d96:	2106      	movs	r1, #6
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff fc99 	bl	80026d0 <_Z5pec15Pci>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[10] = pec >> 8;
 8002da4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002da8:	0a1b      	lsrs	r3, r3, #8
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002db0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 8002db8:	f7ff fcbe 	bl	8002738 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dc6:	f005 fa57 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002dca:	4639      	mov	r1, r7
 8002dcc:	2364      	movs	r3, #100	; 0x64
 8002dce:	220c      	movs	r2, #12
 8002dd0:	4838      	ldr	r0, [pc, #224]	; (8002eb4 <_Z22LTC_turn_off_dischargev+0x18c>)
 8002dd2:	f008 fdf0 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ddc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002de0:	f005 fa4a 	bl	8008278 <HAL_GPIO_WritePin>


	cmd = (1<<15) | 0x01;
 8002de4:	f248 0301 	movw	r3, #32769	; 0x8001
 8002de8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	memset(tab, 0, 12);
 8002dec:	463b      	mov	r3, r7
 8002dee:	220c      	movs	r2, #12
 8002df0:	2100      	movs	r1, #0
 8002df2:	4618      	mov	r0, r3
 8002df4:	f010 fe5b 	bl	8013aae <memset>
	// configuration
	tab[0] = (cmd>>8);
 8002df8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002dfc:	0a1b      	lsrs	r3, r3, #8
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002e04:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002e0c:	463b      	mov	r3, r7
 8002e0e:	2102      	movs	r1, #2
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff fc5d 	bl	80026d0 <_Z5pec15Pci>
 8002e16:	4603      	mov	r3, r0
 8002e18:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[2] = pec >> 8;
 8002e1c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002e20:	0a1b      	lsrs	r3, r3, #8
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002e28:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	70fb      	strb	r3, [r7, #3]

	ltcConfig[4] = 0;
 8002e30:	4b21      	ldr	r3, [pc, #132]	; (8002eb8 <_Z22LTC_turn_off_dischargev+0x190>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	711a      	strb	r2, [r3, #4]

	tab[4] = ltcConfig[0];
 8002e36:	4b20      	ldr	r3, [pc, #128]	; (8002eb8 <_Z22LTC_turn_off_dischargev+0x190>)
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 8002e3c:	4b1e      	ldr	r3, [pc, #120]	; (8002eb8 <_Z22LTC_turn_off_dischargev+0x190>)
 8002e3e:	785b      	ldrb	r3, [r3, #1]
 8002e40:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 8002e42:	4b1d      	ldr	r3, [pc, #116]	; (8002eb8 <_Z22LTC_turn_off_dischargev+0x190>)
 8002e44:	789b      	ldrb	r3, [r3, #2]
 8002e46:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 8002e48:	4b1b      	ldr	r3, [pc, #108]	; (8002eb8 <_Z22LTC_turn_off_dischargev+0x190>)
 8002e4a:	78db      	ldrb	r3, [r3, #3]
 8002e4c:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 8002e4e:	4b1a      	ldr	r3, [pc, #104]	; (8002eb8 <_Z22LTC_turn_off_dischargev+0x190>)
 8002e50:	791b      	ldrb	r3, [r3, #4]
 8002e52:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 8002e54:	4b18      	ldr	r3, [pc, #96]	; (8002eb8 <_Z22LTC_turn_off_dischargev+0x190>)
 8002e56:	795b      	ldrb	r3, [r3, #5]
 8002e58:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002e5a:	463b      	mov	r3, r7
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	2106      	movs	r1, #6
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fc35 	bl	80026d0 <_Z5pec15Pci>
 8002e66:	4603      	mov	r3, r0
 8002e68:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[10] = pec >> 8;
 8002e6c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002e70:	0a1b      	lsrs	r3, r3, #8
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002e78:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002e80:	2200      	movs	r2, #0
 8002e82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e8a:	f005 f9f5 	bl	8008278 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002e8e:	4639      	mov	r1, r7
 8002e90:	2364      	movs	r3, #100	; 0x64
 8002e92:	220c      	movs	r2, #12
 8002e94:	4807      	ldr	r0, [pc, #28]	; (8002eb4 <_Z22LTC_turn_off_dischargev+0x18c>)
 8002e96:	f008 fd8e 	bl	800b9b6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ea0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ea4:	f005 f9e8 	bl	8008278 <HAL_GPIO_WritePin>

	mute_dis();
 8002ea8:	f7ff fdce 	bl	8002a48 <_Z8mute_disv>
}
 8002eac:	bf00      	nop
 8002eae:	3768      	adds	r7, #104	; 0x68
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	20001adc 	.word	0x20001adc
 8002eb8:	20000218 	.word	0x20000218

08002ebc <_Z24temperature_calculationst>:
 * Brief:	Calculation of temperature, from value of measured voltage
 * Param:	value:	Value of voltage, LSB -> 0.1 mV
 * Retval:	Temperature in *C
 */
float temperature_calculations(uint16_t value)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	80fb      	strh	r3, [r7, #6]
	float retval = 0.0;
 8002ec6:	f04f 0300 	mov.w	r3, #0
 8002eca:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 1; i < 28; i++)
 8002ecc:	2301      	movs	r3, #1
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b1b      	cmp	r3, #27
 8002ed4:	d841      	bhi.n	8002f5a <_Z24temperature_calculationst+0x9e>
	{
		if(value >= (uint16_t)temperature_map[i][0])
 8002ed6:	4a26      	ldr	r2, [pc, #152]	; (8002f70 <_Z24temperature_calculationst+0xb4>)
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	88fa      	ldrh	r2, [r7, #6]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d335      	bcc.n	8002f52 <_Z24temperature_calculationst+0x96>
		{
			// approximation
			retval = (float)temperature_map[i][1] - 5.0 * ((float)value-(float)temperature_map[i][0]) / ((float)temperature_map[i-1][0] - (float)temperature_map[i][0]);
 8002ee6:	4a22      	ldr	r2, [pc, #136]	; (8002f70 <_Z24temperature_calculationst+0xb4>)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	4413      	add	r3, r2
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	ee07 3a90 	vmov	s15, r3
 8002ef4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ef8:	88fb      	ldrh	r3, [r7, #6]
 8002efa:	ee07 3a90 	vmov	s15, r3
 8002efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f02:	4a1b      	ldr	r2, [pc, #108]	; (8002f70 <_Z24temperature_calculationst+0xb4>)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f12:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f16:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002f1a:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	3b01      	subs	r3, #1
 8002f22:	4a13      	ldr	r2, [pc, #76]	; (8002f70 <_Z24temperature_calculationst+0xb4>)
 8002f24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002f28:	ee07 3a90 	vmov	s15, r3
 8002f2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f30:	4a0f      	ldr	r2, [pc, #60]	; (8002f70 <_Z24temperature_calculationst+0xb4>)
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002f38:	ee07 3a90 	vmov	s15, r3
 8002f3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f40:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f44:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002f48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f4c:	edc7 7a03 	vstr	s15, [r7, #12]
			break;
 8002f50:	e003      	b.n	8002f5a <_Z24temperature_calculationst+0x9e>
	for(unsigned int i = 1; i < 28; i++)
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	3301      	adds	r3, #1
 8002f56:	60bb      	str	r3, [r7, #8]
 8002f58:	e7ba      	b.n	8002ed0 <_Z24temperature_calculationst+0x14>
		}
	}
	return retval;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	ee07 3a90 	vmov	s15, r3
}
 8002f60:	eeb0 0a67 	vmov.f32	s0, s15
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	08016b50 	.word	0x08016b50

08002f74 <_Z16get_temperaturesv>:
 * Brief:	Getting proper values of temperatures on every cell in *C
 * Param:	None
 * Retval:	None
 */
void get_temperatures()
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
	data.temperatures.average = 0;
 8002f7a:	4b21      	ldr	r3, [pc, #132]	; (8003000 <_Z16get_temperaturesv+0x8c>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 8002f82:	2300      	movs	r3, #0
 8002f84:	607b      	str	r3, [r7, #4]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d829      	bhi.n	8002fe0 <_Z16get_temperaturesv+0x6c>
	{
		data.temperatures.values[i] = (uint16_t)temperature_calculations(data.temperatures.adc[7-i]);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f1c3 0307 	rsb	r3, r3, #7
 8002f92:	4a1b      	ldr	r2, [pc, #108]	; (8003000 <_Z16get_temperaturesv+0x8c>)
 8002f94:	3314      	adds	r3, #20
 8002f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff ff8d 	bl	8002ebc <_Z24temperature_calculationst>
 8002fa2:	eef0 7a40 	vmov.f32	s15, s0
 8002fa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002faa:	ee17 3a90 	vmov	r3, s15
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	b2d9      	uxtb	r1, r3
 8002fb2:	4a13      	ldr	r2, [pc, #76]	; (8003000 <_Z16get_temperaturesv+0x8c>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	3320      	adds	r3, #32
 8002fba:	460a      	mov	r2, r1
 8002fbc:	701a      	strb	r2, [r3, #0]
		data.temperatures.average += data.temperatures.values[i];
 8002fbe:	4b10      	ldr	r3, [pc, #64]	; (8003000 <_Z16get_temperaturesv+0x8c>)
 8002fc0:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8002fc4:	490e      	ldr	r1, [pc, #56]	; (8003000 <_Z16get_temperaturesv+0x8c>)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	440b      	add	r3, r1
 8002fca:	3320      	adds	r3, #32
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	4413      	add	r3, r2
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	; (8003000 <_Z16get_temperaturesv+0x8c>)
 8002fd4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	607b      	str	r3, [r7, #4]
 8002fde:	e7d2      	b.n	8002f86 <_Z16get_temperaturesv+0x12>
	}
	data.temperatures.average = data.temperatures.average / 6;
 8002fe0:	4b07      	ldr	r3, [pc, #28]	; (8003000 <_Z16get_temperaturesv+0x8c>)
 8002fe2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002fe6:	4a07      	ldr	r2, [pc, #28]	; (8003004 <_Z16get_temperaturesv+0x90>)
 8002fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fec:	089b      	lsrs	r3, r3, #2
 8002fee:	b2da      	uxtb	r2, r3
 8002ff0:	4b03      	ldr	r3, [pc, #12]	; (8003000 <_Z16get_temperaturesv+0x8c>)
 8002ff2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	2000144c 	.word	0x2000144c
 8003004:	aaaaaaab 	.word	0xaaaaaaab

08003008 <_Z15min_max_voltagev>:
/*
 * Brief:	Finding the highest and the lowest cell voltage and index of the highest one
 * Param:	None
 * Retval:	data.voltages.lowest_cell_voltage, data.voltages.highest_cell_voltage, data.voltages.highest_cell_voltage_index
 */
void min_max_voltage(){
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
	data.voltages.lowest_cell_voltage = data.voltages.cells[0];
 800300e:	4b1b      	ldr	r3, [pc, #108]	; (800307c <_Z15min_max_voltagev+0x74>)
 8003010:	881a      	ldrh	r2, [r3, #0]
 8003012:	4b1a      	ldr	r3, [pc, #104]	; (800307c <_Z15min_max_voltagev+0x74>)
 8003014:	835a      	strh	r2, [r3, #26]
	data.voltages.highest_cell_voltage = data.voltages.cells[0];
 8003016:	4b19      	ldr	r3, [pc, #100]	; (800307c <_Z15min_max_voltagev+0x74>)
 8003018:	881a      	ldrh	r2, [r3, #0]
 800301a:	4b18      	ldr	r3, [pc, #96]	; (800307c <_Z15min_max_voltagev+0x74>)
 800301c:	839a      	strh	r2, [r3, #28]
	for(unsigned int i = 1; i < NUMBER_OF_CELLS; i++)
 800301e:	2301      	movs	r3, #1
 8003020:	607b      	str	r3, [r7, #4]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2b05      	cmp	r3, #5
 8003026:	d823      	bhi.n	8003070 <_Z15min_max_voltagev+0x68>
	{
		if(data.voltages.lowest_cell_voltage > data.voltages.cells[i])
 8003028:	4b14      	ldr	r3, [pc, #80]	; (800307c <_Z15min_max_voltagev+0x74>)
 800302a:	8b5a      	ldrh	r2, [r3, #26]
 800302c:	4913      	ldr	r1, [pc, #76]	; (800307c <_Z15min_max_voltagev+0x74>)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003034:	429a      	cmp	r2, r3
 8003036:	d905      	bls.n	8003044 <_Z15min_max_voltagev+0x3c>
		{
			data.voltages.lowest_cell_voltage = data.voltages.cells[i];
 8003038:	4a10      	ldr	r2, [pc, #64]	; (800307c <_Z15min_max_voltagev+0x74>)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003040:	4b0e      	ldr	r3, [pc, #56]	; (800307c <_Z15min_max_voltagev+0x74>)
 8003042:	835a      	strh	r2, [r3, #26]
		}
		if(data.voltages.highest_cell_voltage < data.voltages.cells[i])
 8003044:	4b0d      	ldr	r3, [pc, #52]	; (800307c <_Z15min_max_voltagev+0x74>)
 8003046:	8b9a      	ldrh	r2, [r3, #28]
 8003048:	490c      	ldr	r1, [pc, #48]	; (800307c <_Z15min_max_voltagev+0x74>)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003050:	429a      	cmp	r2, r3
 8003052:	d209      	bcs.n	8003068 <_Z15min_max_voltagev+0x60>
		{
			data.voltages.highest_cell_voltage = data.voltages.cells[i];
 8003054:	4a09      	ldr	r2, [pc, #36]	; (800307c <_Z15min_max_voltagev+0x74>)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800305c:	4b07      	ldr	r3, [pc, #28]	; (800307c <_Z15min_max_voltagev+0x74>)
 800305e:	839a      	strh	r2, [r3, #28]
			data.voltages.highest_cell_voltage_index = i;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	b29a      	uxth	r2, r3
 8003064:	4b05      	ldr	r3, [pc, #20]	; (800307c <_Z15min_max_voltagev+0x74>)
 8003066:	83da      	strh	r2, [r3, #30]
	for(unsigned int i = 1; i < NUMBER_OF_CELLS; i++)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	3301      	adds	r3, #1
 800306c:	607b      	str	r3, [r7, #4]
 800306e:	e7d8      	b.n	8003022 <_Z15min_max_voltagev+0x1a>
		}
	}
}
 8003070:	bf00      	nop
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr
 800307c:	2000144c 	.word	0x2000144c

08003080 <_Z19min_max_temperaturev>:


void min_max_temperature(){
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
	data.temperatures.lowest_temperature = data.temperatures.values[0];
 8003086:	4b1f      	ldr	r3, [pc, #124]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 8003088:	f893 2020 	ldrb.w	r2, [r3, #32]
 800308c:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 800308e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	data.temperatures.highest_temperature = data.temperatures.values[0];
 8003092:	4b1c      	ldr	r3, [pc, #112]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 8003094:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003098:	4b1a      	ldr	r3, [pc, #104]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 800309a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 800309e:	2301      	movs	r3, #1
 80030a0:	607b      	str	r3, [r7, #4]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d827      	bhi.n	80030f8 <_Z19min_max_temperaturev+0x78>
	{
		if(data.temperatures.lowest_temperature > data.temperatures.values[i])
 80030a8:	4b16      	ldr	r3, [pc, #88]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 80030aa:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80030ae:	4915      	ldr	r1, [pc, #84]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	440b      	add	r3, r1
 80030b4:	3320      	adds	r3, #32
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d907      	bls.n	80030cc <_Z19min_max_temperaturev+0x4c>
		{
			data.temperatures.lowest_temperature = data.temperatures.values[i];
 80030bc:	4a11      	ldr	r2, [pc, #68]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4413      	add	r3, r2
 80030c2:	3320      	adds	r3, #32
 80030c4:	781a      	ldrb	r2, [r3, #0]
 80030c6:	4b0f      	ldr	r3, [pc, #60]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 80030c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		}
		if(data.temperatures.highest_temperature < data.temperatures.values[i])
 80030cc:	4b0d      	ldr	r3, [pc, #52]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 80030ce:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 80030d2:	490c      	ldr	r1, [pc, #48]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	440b      	add	r3, r1
 80030d8:	3320      	adds	r3, #32
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d207      	bcs.n	80030f0 <_Z19min_max_temperaturev+0x70>
		{
			data.temperatures.highest_temperature = data.temperatures.values[i];
 80030e0:	4a08      	ldr	r2, [pc, #32]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4413      	add	r3, r2
 80030e6:	3320      	adds	r3, #32
 80030e8:	781a      	ldrb	r2, [r3, #0]
 80030ea:	4b06      	ldr	r3, [pc, #24]	; (8003104 <_Z19min_max_temperaturev+0x84>)
 80030ec:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3301      	adds	r3, #1
 80030f4:	607b      	str	r3, [r7, #4]
 80030f6:	e7d4      	b.n	80030a2 <_Z19min_max_temperaturev+0x22>
		}
	}
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	2000144c 	.word	0x2000144c

08003108 <_Z16voltage_can_calcv>:

void voltage_can_calc(){
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
	data.voltages.total = 0;
 800310e:	4b1a      	ldr	r3, [pc, #104]	; (8003178 <_Z16voltage_can_calcv+0x70>)
 8003110:	2200      	movs	r2, #0
 8003112:	615a      	str	r2, [r3, #20]
	//voltage calculations for CAN
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8003114:	2300      	movs	r3, #0
 8003116:	607b      	str	r3, [r7, #4]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b05      	cmp	r3, #5
 800311c:	dc1c      	bgt.n	8003158 <_Z16voltage_can_calcv+0x50>
	{
		data.voltages.total += (uint32_t)data.voltages.cells[i];
 800311e:	4b16      	ldr	r3, [pc, #88]	; (8003178 <_Z16voltage_can_calcv+0x70>)
 8003120:	695b      	ldr	r3, [r3, #20]
 8003122:	4915      	ldr	r1, [pc, #84]	; (8003178 <_Z16voltage_can_calcv+0x70>)
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800312a:	4413      	add	r3, r2
 800312c:	4a12      	ldr	r2, [pc, #72]	; (8003178 <_Z16voltage_can_calcv+0x70>)
 800312e:	6153      	str	r3, [r2, #20]
		data.voltages.cells_can[i] = (uint8_t)(data.voltages.cells[i] / 1000);
 8003130:	4a11      	ldr	r2, [pc, #68]	; (8003178 <_Z16voltage_can_calcv+0x70>)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003138:	4a10      	ldr	r2, [pc, #64]	; (800317c <_Z16voltage_can_calcv+0x74>)
 800313a:	fba2 2303 	umull	r2, r3, r2, r3
 800313e:	099b      	lsrs	r3, r3, #6
 8003140:	b29b      	uxth	r3, r3
 8003142:	b2d9      	uxtb	r1, r3
 8003144:	4a0c      	ldr	r2, [pc, #48]	; (8003178 <_Z16voltage_can_calcv+0x70>)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4413      	add	r3, r2
 800314a:	330c      	adds	r3, #12
 800314c:	460a      	mov	r2, r1
 800314e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3301      	adds	r3, #1
 8003154:	607b      	str	r3, [r7, #4]
 8003156:	e7df      	b.n	8003118 <_Z16voltage_can_calcv+0x10>
	}

	data.voltages.total_can = data.voltages.total / 100;
 8003158:	4b07      	ldr	r3, [pc, #28]	; (8003178 <_Z16voltage_can_calcv+0x70>)
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	4a08      	ldr	r2, [pc, #32]	; (8003180 <_Z16voltage_can_calcv+0x78>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	b29a      	uxth	r2, r3
 8003166:	4b04      	ldr	r3, [pc, #16]	; (8003178 <_Z16voltage_can_calcv+0x70>)
 8003168:	831a      	strh	r2, [r3, #24]
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	2000144c 	.word	0x2000144c
 800317c:	10624dd3 	.word	0x10624dd3
 8003180:	51eb851f 	.word	0x51eb851f

08003184 <_Z18start_ltc_functionPv>:
/**
 * Brief:	ltc_task main function
 * Param:	None
 * Retval:	None
 */
void start_ltc_function(void *argument){
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
	  init_PEC15_Table();
 800318c:	f7ff fa66 	bl	800265c <_Z16init_PEC15_Tablev>
	for(;;){

		osDelay(1);
 8003190:	2001      	movs	r0, #1
 8003192:	f00c ff25 	bl	800ffe0 <osDelay>
		LTC_start_cell_adc();
 8003196:	f7ff faef 	bl	8002778 <_Z18LTC_start_cell_adcv>
		osDelay(30);
 800319a:	201e      	movs	r0, #30
 800319c:	f00c ff20 	bl	800ffe0 <osDelay>

		LTC_get_values_adc(data.voltages.cells);
 80031a0:	4805      	ldr	r0, [pc, #20]	; (80031b8 <_Z18start_ltc_functionPv+0x34>)
 80031a2:	f7ff fb7b 	bl	800289c <_Z18LTC_get_values_adcPt>

		voltage_can_calc();
 80031a6:	f7ff ffaf 	bl	8003108 <_Z16voltage_can_calcv>

		min_max_voltage();
 80031aa:	f7ff ff2d 	bl	8003008 <_Z15min_max_voltagev>

		get_temperatures();
 80031ae:	f7ff fee1 	bl	8002f74 <_Z16get_temperaturesv>

		min_max_temperature();
 80031b2:	f7ff ff65 	bl	8003080 <_Z19min_max_temperaturev>
		osDelay(1);
 80031b6:	e7eb      	b.n	8003190 <_Z18start_ltc_functionPv+0xc>
 80031b8:	2000144c 	.word	0x2000144c

080031bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80031c0:	f001 ff49 	bl	8005056 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031c4:	f000 f892 	bl	80032ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031c8:	f000 fcac 	bl	8003b24 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80031cc:	f000 fc6c 	bl	8003aa8 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 80031d0:	f000 f8f0 	bl	80033b4 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 80031d4:	f000 fa0c 	bl	80035f0 <_ZL12MX_ADC2_Initv>
  MX_CAN1_Init();
 80031d8:	f000 fa78 	bl	80036cc <_ZL12MX_CAN1_Initv>
  MX_RTC_Init();
 80031dc:	f000 fab2 	bl	8003744 <_ZL11MX_RTC_Initv>
  MX_SPI1_Init();
 80031e0:	f000 fb20 	bl	8003824 <_ZL12MX_SPI1_Initv>
  MX_TIM3_Init();
 80031e4:	f000 fb60 	bl	80038a8 <_ZL12MX_TIM3_Initv>
  MX_TIM6_Init();
 80031e8:	f000 fbbc 	bl	8003964 <_ZL12MX_TIM6_Initv>
  MX_TIM8_Init();
 80031ec:	f000 fbfa 	bl	80039e4 <_ZL12MX_TIM8_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80031f0:	f00c fe1a 	bl	800fe28 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80031f4:	4a27      	ldr	r2, [pc, #156]	; (8003294 <main+0xd8>)
 80031f6:	2100      	movs	r1, #0
 80031f8:	4827      	ldr	r0, [pc, #156]	; (8003298 <main+0xdc>)
 80031fa:	f00c fe5f 	bl	800febc <osThreadNew>
 80031fe:	4603      	mov	r3, r0
 8003200:	4a26      	ldr	r2, [pc, #152]	; (800329c <main+0xe0>)
 8003202:	6013      	str	r3, [r2, #0]

  /* creation of ltc_task */
  ltc_taskHandle = osThreadNew(start_ltc_function, NULL, &ltc_task_attributes);
 8003204:	4a26      	ldr	r2, [pc, #152]	; (80032a0 <main+0xe4>)
 8003206:	2100      	movs	r1, #0
 8003208:	4826      	ldr	r0, [pc, #152]	; (80032a4 <main+0xe8>)
 800320a:	f00c fe57 	bl	800febc <osThreadNew>
 800320e:	4603      	mov	r3, r0
 8003210:	4a25      	ldr	r2, [pc, #148]	; (80032a8 <main+0xec>)
 8003212:	6013      	str	r3, [r2, #0]

  /* creation of soc_update_task */
  soc_update_taskHandle = osThreadNew(start_soc_function, NULL, &soc_update_task_attributes);
 8003214:	4a25      	ldr	r2, [pc, #148]	; (80032ac <main+0xf0>)
 8003216:	2100      	movs	r1, #0
 8003218:	4825      	ldr	r0, [pc, #148]	; (80032b0 <main+0xf4>)
 800321a:	f00c fe4f 	bl	800febc <osThreadNew>
 800321e:	4603      	mov	r3, r0
 8003220:	4a24      	ldr	r2, [pc, #144]	; (80032b4 <main+0xf8>)
 8003222:	6013      	str	r3, [r2, #0]

  /* creation of balance_task */
  balance_taskHandle = osThreadNew(start_balance_function, NULL, &balance_task_attributes);
 8003224:	4a24      	ldr	r2, [pc, #144]	; (80032b8 <main+0xfc>)
 8003226:	2100      	movs	r1, #0
 8003228:	4824      	ldr	r0, [pc, #144]	; (80032bc <main+0x100>)
 800322a:	f00c fe47 	bl	800febc <osThreadNew>
 800322e:	4603      	mov	r3, r0
 8003230:	4a23      	ldr	r2, [pc, #140]	; (80032c0 <main+0x104>)
 8003232:	6013      	str	r3, [r2, #0]

  /* creation of comm_err_task */
  comm_err_taskHandle = osThreadNew(start_comm_err_function, NULL, &comm_err_task_attributes);
 8003234:	4a23      	ldr	r2, [pc, #140]	; (80032c4 <main+0x108>)
 8003236:	2100      	movs	r1, #0
 8003238:	4823      	ldr	r0, [pc, #140]	; (80032c8 <main+0x10c>)
 800323a:	f00c fe3f 	bl	800febc <osThreadNew>
 800323e:	4603      	mov	r3, r0
 8003240:	4a22      	ldr	r2, [pc, #136]	; (80032cc <main+0x110>)
 8003242:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */


  HAL_Delay(2000);
 8003244:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003248:	f001 ff3e 	bl	80050c8 <HAL_Delay>
  HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 800324c:	2201      	movs	r2, #1
 800324e:	2104      	movs	r1, #4
 8003250:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003254:	f005 f810 	bl	8008278 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim3);
 8003258:	481d      	ldr	r0, [pc, #116]	; (80032d0 <main+0x114>)
 800325a:	f009 f951 	bl	800c500 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim6);
 800325e:	481d      	ldr	r0, [pc, #116]	; (80032d4 <main+0x118>)
 8003260:	f009 f8e6 	bl	800c430 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 8003264:	481c      	ldr	r0, [pc, #112]	; (80032d8 <main+0x11c>)
 8003266:	f009 f8e3 	bl	800c430 <HAL_TIM_Base_Start>


  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800326a:	217f      	movs	r1, #127	; 0x7f
 800326c:	481b      	ldr	r0, [pc, #108]	; (80032dc <main+0x120>)
 800326e:	f003 fb8f 	bl	8006990 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8003272:	217f      	movs	r1, #127	; 0x7f
 8003274:	481a      	ldr	r0, [pc, #104]	; (80032e0 <main+0x124>)
 8003276:	f003 fb8b 	bl	8006990 <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data.temperatures.adc, MAX_NUMBER_OF_TEMPERATURES);
 800327a:	2208      	movs	r2, #8
 800327c:	4919      	ldr	r1, [pc, #100]	; (80032e4 <main+0x128>)
 800327e:	4817      	ldr	r0, [pc, #92]	; (80032dc <main+0x120>)
 8003280:	f002 fac8 	bl	8005814 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)data.current.adc, NUMBER_OF_CS_SAMPLES);
 8003284:	2264      	movs	r2, #100	; 0x64
 8003286:	4918      	ldr	r1, [pc, #96]	; (80032e8 <main+0x12c>)
 8003288:	4815      	ldr	r0, [pc, #84]	; (80032e0 <main+0x124>)
 800328a:	f002 fac3 	bl	8005814 <HAL_ADC_Start_DMA>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800328e:	f00c fdef 	bl	800fe70 <osKernelStart>
  /* USER CODE BEGIN WHILE */




  while (1)
 8003292:	e7fe      	b.n	8003292 <main+0xd6>
 8003294:	08016c20 	.word	0x08016c20
 8003298:	08003c49 	.word	0x08003c49
 800329c:	20001c24 	.word	0x20001c24
 80032a0:	08016c44 	.word	0x08016c44
 80032a4:	08003185 	.word	0x08003185
 80032a8:	20001c28 	.word	0x20001c28
 80032ac:	08016c68 	.word	0x08016c68
 80032b0:	08004609 	.word	0x08004609
 80032b4:	200024e8 	.word	0x200024e8
 80032b8:	08016c8c 	.word	0x08016c8c
 80032bc:	08001029 	.word	0x08001029
 80032c0:	20002da8 	.word	0x20002da8
 80032c4:	08016cb0 	.word	0x08016cb0
 80032c8:	08001965 	.word	0x08001965
 80032cc:	20003668 	.word	0x20003668
 80032d0:	20001b40 	.word	0x20001b40
 80032d4:	20001b8c 	.word	0x20001b8c
 80032d8:	20001bd8 	.word	0x20001bd8
 80032dc:	200018f0 	.word	0x200018f0
 80032e0:	20001958 	.word	0x20001958
 80032e4:	20001474 	.word	0x20001474
 80032e8:	20001484 	.word	0x20001484

080032ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b098      	sub	sp, #96	; 0x60
 80032f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032f2:	f107 0318 	add.w	r3, r7, #24
 80032f6:	2248      	movs	r2, #72	; 0x48
 80032f8:	2100      	movs	r1, #0
 80032fa:	4618      	mov	r0, r3
 80032fc:	f010 fbd7 	bl	8013aae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003300:	1d3b      	adds	r3, r7, #4
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	605a      	str	r2, [r3, #4]
 8003308:	609a      	str	r2, [r3, #8]
 800330a:	60da      	str	r2, [r3, #12]
 800330c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800330e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003312:	f006 f9c1 	bl	8009698 <HAL_PWREx_ControlVoltageScaling>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	bf14      	ite	ne
 800331c:	2301      	movne	r3, #1
 800331e:	2300      	moveq	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <SystemClock_Config+0x3e>
  {
    Error_Handler();
 8003326:	f000 fcab 	bl	8003c80 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 800332a:	2329      	movs	r3, #41	; 0x29
 800332c:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800332e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003332:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003334:	2301      	movs	r3, #1
 8003336:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003338:	2301      	movs	r3, #1
 800333a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800333c:	2302      	movs	r3, #2
 800333e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003340:	2303      	movs	r3, #3
 8003342:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 8003344:	2302      	movs	r3, #2
 8003346:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8003348:	2310      	movs	r3, #16
 800334a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800334c:	2302      	movs	r3, #2
 800334e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003350:	2302      	movs	r3, #2
 8003352:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003354:	2302      	movs	r3, #2
 8003356:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003358:	f107 0318 	add.w	r3, r7, #24
 800335c:	4618      	mov	r0, r3
 800335e:	f006 faa5 	bl	80098ac <HAL_RCC_OscConfig>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	bf14      	ite	ne
 8003368:	2301      	movne	r3, #1
 800336a:	2300      	moveq	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8003372:	f000 fc85 	bl	8003c80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003376:	230f      	movs	r3, #15
 8003378:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800337a:	2303      	movs	r3, #3
 800337c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800337e:	2300      	movs	r3, #0
 8003380:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003386:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003388:	2300      	movs	r3, #0
 800338a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800338c:	1d3b      	adds	r3, r7, #4
 800338e:	2103      	movs	r1, #3
 8003390:	4618      	mov	r0, r3
 8003392:	f006 ff07 	bl	800a1a4 <HAL_RCC_ClockConfig>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	bf14      	ite	ne
 800339c:	2301      	movne	r3, #1
 800339e:	2300      	moveq	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80033a6:	f000 fc6b 	bl	8003c80 <Error_Handler>
  }
}
 80033aa:	bf00      	nop
 80033ac:	3760      	adds	r7, #96	; 0x60
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
	...

080033b4 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08a      	sub	sp, #40	; 0x28
 80033b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80033ba:	f107 031c 	add.w	r3, r7, #28
 80033be:	2200      	movs	r2, #0
 80033c0:	601a      	str	r2, [r3, #0]
 80033c2:	605a      	str	r2, [r3, #4]
 80033c4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80033c6:	1d3b      	adds	r3, r7, #4
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	605a      	str	r2, [r3, #4]
 80033ce:	609a      	str	r2, [r3, #8]
 80033d0:	60da      	str	r2, [r3, #12]
 80033d2:	611a      	str	r2, [r3, #16]
 80033d4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80033d6:	4b7c      	ldr	r3, [pc, #496]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80033d8:	4a7c      	ldr	r2, [pc, #496]	; (80035cc <_ZL12MX_ADC1_Initv+0x218>)
 80033da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80033dc:	4b7a      	ldr	r3, [pc, #488]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80033de:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80033e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80033e4:	4b78      	ldr	r3, [pc, #480]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80033ea:	4b77      	ldr	r3, [pc, #476]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80033f0:	4b75      	ldr	r3, [pc, #468]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80033f2:	2201      	movs	r2, #1
 80033f4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033f6:	4b74      	ldr	r3, [pc, #464]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80033f8:	2204      	movs	r2, #4
 80033fa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80033fc:	4b72      	ldr	r3, [pc, #456]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80033fe:	2200      	movs	r2, #0
 8003400:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003402:	4b71      	ldr	r3, [pc, #452]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 8003404:	2201      	movs	r2, #1
 8003406:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 8;
 8003408:	4b6f      	ldr	r3, [pc, #444]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 800340a:	2208      	movs	r2, #8
 800340c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800340e:	4b6e      	ldr	r3, [pc, #440]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003416:	4b6c      	ldr	r3, [pc, #432]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 8003418:	2200      	movs	r2, #0
 800341a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800341c:	4b6a      	ldr	r3, [pc, #424]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 800341e:	2200      	movs	r2, #0
 8003420:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003422:	4b69      	ldr	r3, [pc, #420]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 8003424:	2201      	movs	r2, #1
 8003426:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800342a:	4b67      	ldr	r3, [pc, #412]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 800342c:	2200      	movs	r2, #0
 800342e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003430:	4b65      	ldr	r3, [pc, #404]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003438:	4863      	ldr	r0, [pc, #396]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 800343a:	f002 f899 	bl	8005570 <HAL_ADC_Init>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	bf14      	ite	ne
 8003444:	2301      	movne	r3, #1
 8003446:	2300      	moveq	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <_ZL12MX_ADC1_Initv+0x9e>
  {
    Error_Handler();
 800344e:	f000 fc17 	bl	8003c80 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003456:	f107 031c 	add.w	r3, r7, #28
 800345a:	4619      	mov	r1, r3
 800345c:	485a      	ldr	r0, [pc, #360]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 800345e:	f003 fb29 	bl	8006ab4 <HAL_ADCEx_MultiModeConfigChannel>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	bf14      	ite	ne
 8003468:	2301      	movne	r3, #1
 800346a:	2300      	moveq	r3, #0
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 8003472:	f000 fc05 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003476:	4b56      	ldr	r3, [pc, #344]	; (80035d0 <_ZL12MX_ADC1_Initv+0x21c>)
 8003478:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800347a:	2306      	movs	r3, #6
 800347c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800347e:	2306      	movs	r3, #6
 8003480:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003482:	237f      	movs	r3, #127	; 0x7f
 8003484:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003486:	2304      	movs	r3, #4
 8003488:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800348a:	2300      	movs	r3, #0
 800348c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800348e:	1d3b      	adds	r3, r7, #4
 8003490:	4619      	mov	r1, r3
 8003492:	484d      	ldr	r0, [pc, #308]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 8003494:	f002 fcb4 	bl	8005e00 <HAL_ADC_ConfigChannel>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	bf14      	ite	ne
 800349e:	2301      	movne	r3, #1
 80034a0:	2300      	moveq	r3, #0
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <_ZL12MX_ADC1_Initv+0xf8>
  {
    Error_Handler();
 80034a8:	f000 fbea 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80034ac:	4b49      	ldr	r3, [pc, #292]	; (80035d4 <_ZL12MX_ADC1_Initv+0x220>)
 80034ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80034b0:	230c      	movs	r3, #12
 80034b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034b4:	1d3b      	adds	r3, r7, #4
 80034b6:	4619      	mov	r1, r3
 80034b8:	4843      	ldr	r0, [pc, #268]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80034ba:	f002 fca1 	bl	8005e00 <HAL_ADC_ConfigChannel>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	bf14      	ite	ne
 80034c4:	2301      	movne	r3, #1
 80034c6:	2300      	moveq	r3, #0
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <_ZL12MX_ADC1_Initv+0x11e>
  {
    Error_Handler();
 80034ce:	f000 fbd7 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80034d2:	4b41      	ldr	r3, [pc, #260]	; (80035d8 <_ZL12MX_ADC1_Initv+0x224>)
 80034d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80034d6:	2312      	movs	r3, #18
 80034d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034da:	1d3b      	adds	r3, r7, #4
 80034dc:	4619      	mov	r1, r3
 80034de:	483a      	ldr	r0, [pc, #232]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80034e0:	f002 fc8e 	bl	8005e00 <HAL_ADC_ConfigChannel>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	bf14      	ite	ne
 80034ea:	2301      	movne	r3, #1
 80034ec:	2300      	moveq	r3, #0
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <_ZL12MX_ADC1_Initv+0x144>
  {
    Error_Handler();
 80034f4:	f000 fbc4 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80034f8:	4b38      	ldr	r3, [pc, #224]	; (80035dc <_ZL12MX_ADC1_Initv+0x228>)
 80034fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80034fc:	2318      	movs	r3, #24
 80034fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003500:	1d3b      	adds	r3, r7, #4
 8003502:	4619      	mov	r1, r3
 8003504:	4830      	ldr	r0, [pc, #192]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 8003506:	f002 fc7b 	bl	8005e00 <HAL_ADC_ConfigChannel>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	bf14      	ite	ne
 8003510:	2301      	movne	r3, #1
 8003512:	2300      	moveq	r3, #0
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <_ZL12MX_ADC1_Initv+0x16a>
  {
    Error_Handler();
 800351a:	f000 fbb1 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800351e:	4b30      	ldr	r3, [pc, #192]	; (80035e0 <_ZL12MX_ADC1_Initv+0x22c>)
 8003520:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8003522:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003526:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003528:	1d3b      	adds	r3, r7, #4
 800352a:	4619      	mov	r1, r3
 800352c:	4826      	ldr	r0, [pc, #152]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 800352e:	f002 fc67 	bl	8005e00 <HAL_ADC_ConfigChannel>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	bf14      	ite	ne
 8003538:	2301      	movne	r3, #1
 800353a:	2300      	moveq	r3, #0
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <_ZL12MX_ADC1_Initv+0x192>
  {
    Error_Handler();
 8003542:	f000 fb9d 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8003546:	4b27      	ldr	r3, [pc, #156]	; (80035e4 <_ZL12MX_ADC1_Initv+0x230>)
 8003548:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800354a:	f44f 7383 	mov.w	r3, #262	; 0x106
 800354e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003550:	1d3b      	adds	r3, r7, #4
 8003552:	4619      	mov	r1, r3
 8003554:	481c      	ldr	r0, [pc, #112]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 8003556:	f002 fc53 	bl	8005e00 <HAL_ADC_ConfigChannel>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	bf14      	ite	ne
 8003560:	2301      	movne	r3, #1
 8003562:	2300      	moveq	r3, #0
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <_ZL12MX_ADC1_Initv+0x1ba>
  {
    Error_Handler();
 800356a:	f000 fb89 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800356e:	4b1e      	ldr	r3, [pc, #120]	; (80035e8 <_ZL12MX_ADC1_Initv+0x234>)
 8003570:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8003572:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8003576:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003578:	1d3b      	adds	r3, r7, #4
 800357a:	4619      	mov	r1, r3
 800357c:	4812      	ldr	r0, [pc, #72]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 800357e:	f002 fc3f 	bl	8005e00 <HAL_ADC_ConfigChannel>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	bf14      	ite	ne
 8003588:	2301      	movne	r3, #1
 800358a:	2300      	moveq	r3, #0
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <_ZL12MX_ADC1_Initv+0x1e2>
  {
    Error_Handler();
 8003592:	f000 fb75 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8003596:	4b15      	ldr	r3, [pc, #84]	; (80035ec <_ZL12MX_ADC1_Initv+0x238>)
 8003598:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800359a:	f44f 7389 	mov.w	r3, #274	; 0x112
 800359e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	4619      	mov	r1, r3
 80035a4:	4808      	ldr	r0, [pc, #32]	; (80035c8 <_ZL12MX_ADC1_Initv+0x214>)
 80035a6:	f002 fc2b 	bl	8005e00 <HAL_ADC_ConfigChannel>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	bf14      	ite	ne
 80035b0:	2301      	movne	r3, #1
 80035b2:	2300      	moveq	r3, #0
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <_ZL12MX_ADC1_Initv+0x20a>
  {
    Error_Handler();
 80035ba:	f000 fb61 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80035be:	bf00      	nop
 80035c0:	3728      	adds	r7, #40	; 0x28
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	200018f0 	.word	0x200018f0
 80035cc:	50040000 	.word	0x50040000
 80035d0:	21800100 	.word	0x21800100
 80035d4:	25b00200 	.word	0x25b00200
 80035d8:	2a000400 	.word	0x2a000400
 80035dc:	2e300800 	.word	0x2e300800
 80035e0:	32601000 	.word	0x32601000
 80035e4:	36902000 	.word	0x36902000
 80035e8:	3ac04000 	.word	0x3ac04000
 80035ec:	3ef08000 	.word	0x3ef08000

080035f0 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80035f6:	463b      	mov	r3, r7
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	605a      	str	r2, [r3, #4]
 80035fe:	609a      	str	r2, [r3, #8]
 8003600:	60da      	str	r2, [r3, #12]
 8003602:	611a      	str	r2, [r3, #16]
 8003604:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8003606:	4b2e      	ldr	r3, [pc, #184]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003608:	4a2e      	ldr	r2, [pc, #184]	; (80036c4 <_ZL12MX_ADC2_Initv+0xd4>)
 800360a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800360c:	4b2c      	ldr	r3, [pc, #176]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 800360e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003612:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003614:	4b2a      	ldr	r3, [pc, #168]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003616:	2200      	movs	r2, #0
 8003618:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800361a:	4b29      	ldr	r3, [pc, #164]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 800361c:	2200      	movs	r2, #0
 800361e:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003620:	4b27      	ldr	r3, [pc, #156]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003622:	2200      	movs	r2, #0
 8003624:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003626:	4b26      	ldr	r3, [pc, #152]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003628:	2204      	movs	r2, #4
 800362a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800362c:	4b24      	ldr	r3, [pc, #144]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 800362e:	2200      	movs	r2, #0
 8003630:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003632:	4b23      	ldr	r3, [pc, #140]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003634:	2201      	movs	r2, #1
 8003636:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8003638:	4b21      	ldr	r3, [pc, #132]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 800363a:	2201      	movs	r2, #1
 800363c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800363e:	4b20      	ldr	r3, [pc, #128]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003646:	4b1e      	ldr	r3, [pc, #120]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003648:	2200      	movs	r2, #0
 800364a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800364c:	4b1c      	ldr	r3, [pc, #112]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 800364e:	2200      	movs	r2, #0
 8003650:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003652:	4b1b      	ldr	r3, [pc, #108]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800365a:	4b19      	ldr	r3, [pc, #100]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 800365c:	2200      	movs	r2, #0
 800365e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8003660:	4b17      	ldr	r3, [pc, #92]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003668:	4815      	ldr	r0, [pc, #84]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 800366a:	f001 ff81 	bl	8005570 <HAL_ADC_Init>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	bf14      	ite	ne
 8003674:	2301      	movne	r3, #1
 8003676:	2300      	moveq	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <_ZL12MX_ADC2_Initv+0x92>
  {
    Error_Handler();
 800367e:	f000 faff 	bl	8003c80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8003682:	4b11      	ldr	r3, [pc, #68]	; (80036c8 <_ZL12MX_ADC2_Initv+0xd8>)
 8003684:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003686:	2306      	movs	r3, #6
 8003688:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800368a:	2306      	movs	r3, #6
 800368c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800368e:	237f      	movs	r3, #127	; 0x7f
 8003690:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 8003692:	2300      	movs	r3, #0
 8003694:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800369a:	463b      	mov	r3, r7
 800369c:	4619      	mov	r1, r3
 800369e:	4808      	ldr	r0, [pc, #32]	; (80036c0 <_ZL12MX_ADC2_Initv+0xd0>)
 80036a0:	f002 fbae 	bl	8005e00 <HAL_ADC_ConfigChannel>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	bf14      	ite	ne
 80036aa:	2301      	movne	r3, #1
 80036ac:	2300      	moveq	r3, #0
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d001      	beq.n	80036b8 <_ZL12MX_ADC2_Initv+0xc8>
  {
    Error_Handler();
 80036b4:	f000 fae4 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80036b8:	bf00      	nop
 80036ba:	3718      	adds	r7, #24
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	20001958 	.word	0x20001958
 80036c4:	50040100 	.word	0x50040100
 80036c8:	43210000 	.word	0x43210000

080036cc <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80036d0:	4b1a      	ldr	r3, [pc, #104]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 80036d2:	4a1b      	ldr	r2, [pc, #108]	; (8003740 <_ZL12MX_CAN1_Initv+0x74>)
 80036d4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80036d6:	4b19      	ldr	r3, [pc, #100]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 80036d8:	2202      	movs	r2, #2
 80036da:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80036dc:	4b17      	ldr	r3, [pc, #92]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 80036de:	2200      	movs	r2, #0
 80036e0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80036e2:	4b16      	ldr	r3, [pc, #88]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80036e8:	4b14      	ldr	r3, [pc, #80]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 80036ea:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80036ee:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80036f0:	4b12      	ldr	r3, [pc, #72]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 80036f2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80036f6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80036f8:	4b10      	ldr	r3, [pc, #64]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80036fe:	4b0f      	ldr	r3, [pc, #60]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 8003700:	2200      	movs	r2, #0
 8003702:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003704:	4b0d      	ldr	r3, [pc, #52]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 8003706:	2200      	movs	r2, #0
 8003708:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800370a:	4b0c      	ldr	r3, [pc, #48]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 800370c:	2200      	movs	r2, #0
 800370e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003710:	4b0a      	ldr	r3, [pc, #40]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 8003712:	2200      	movs	r2, #0
 8003714:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003716:	4b09      	ldr	r3, [pc, #36]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 8003718:	2200      	movs	r2, #0
 800371a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800371c:	4807      	ldr	r0, [pc, #28]	; (800373c <_ZL12MX_CAN1_Initv+0x70>)
 800371e:	f003 fa6d 	bl	8006bfc <HAL_CAN_Init>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf14      	ite	ne
 8003728:	2301      	movne	r3, #1
 800372a:	2300      	moveq	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <_ZL12MX_CAN1_Initv+0x6a>
  {
    Error_Handler();
 8003732:	f000 faa5 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003736:	bf00      	nop
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	20001a80 	.word	0x20001a80
 8003740:	40006400 	.word	0x40006400

08003744 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800374a:	1d3b      	adds	r3, r7, #4
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	605a      	str	r2, [r3, #4]
 8003752:	609a      	str	r2, [r3, #8]
 8003754:	60da      	str	r2, [r3, #12]
 8003756:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003758:	2300      	movs	r3, #0
 800375a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800375c:	4b2f      	ldr	r3, [pc, #188]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 800375e:	4a30      	ldr	r2, [pc, #192]	; (8003820 <_ZL11MX_RTC_Initv+0xdc>)
 8003760:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003762:	4b2e      	ldr	r3, [pc, #184]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 8003764:	2200      	movs	r2, #0
 8003766:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8003768:	4b2c      	ldr	r3, [pc, #176]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 800376a:	227f      	movs	r2, #127	; 0x7f
 800376c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800376e:	4b2b      	ldr	r3, [pc, #172]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 8003770:	22ff      	movs	r2, #255	; 0xff
 8003772:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003774:	4b29      	ldr	r3, [pc, #164]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 8003776:	2200      	movs	r2, #0
 8003778:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800377a:	4b28      	ldr	r3, [pc, #160]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 800377c:	2200      	movs	r2, #0
 800377e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003780:	4b26      	ldr	r3, [pc, #152]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 8003782:	2200      	movs	r2, #0
 8003784:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003786:	4b25      	ldr	r3, [pc, #148]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 8003788:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800378c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 800378e:	4b23      	ldr	r3, [pc, #140]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 8003790:	2200      	movs	r2, #0
 8003792:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003794:	4821      	ldr	r0, [pc, #132]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 8003796:	f007 fd2f 	bl	800b1f8 <HAL_RTC_Init>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	bf14      	ite	ne
 80037a0:	2301      	movne	r3, #1
 80037a2:	2300      	moveq	r3, #0
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <_ZL11MX_RTC_Initv+0x6a>
  {
    Error_Handler();
 80037aa:	f000 fa69 	bl	8003c80 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80037ae:	2300      	movs	r3, #0
 80037b0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80037b2:	2300      	movs	r3, #0
 80037b4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80037b6:	2300      	movs	r3, #0
 80037b8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80037ba:	2300      	movs	r3, #0
 80037bc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80037be:	2300      	movs	r3, #0
 80037c0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80037c2:	1d3b      	adds	r3, r7, #4
 80037c4:	2201      	movs	r2, #1
 80037c6:	4619      	mov	r1, r3
 80037c8:	4814      	ldr	r0, [pc, #80]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 80037ca:	f007 fda5 	bl	800b318 <HAL_RTC_SetTime>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	bf14      	ite	ne
 80037d4:	2301      	movne	r3, #1
 80037d6:	2300      	moveq	r3, #0
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <_ZL11MX_RTC_Initv+0x9e>
  {
    Error_Handler();
 80037de:	f000 fa4f 	bl	8003c80 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80037e2:	2301      	movs	r3, #1
 80037e4:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80037e6:	2301      	movs	r3, #1
 80037e8:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80037ea:	2301      	movs	r3, #1
 80037ec:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80037ee:	2300      	movs	r3, #0
 80037f0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80037f2:	463b      	mov	r3, r7
 80037f4:	2201      	movs	r2, #1
 80037f6:	4619      	mov	r1, r3
 80037f8:	4808      	ldr	r0, [pc, #32]	; (800381c <_ZL11MX_RTC_Initv+0xd8>)
 80037fa:	f007 fe8f 	bl	800b51c <HAL_RTC_SetDate>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	bf14      	ite	ne
 8003804:	2301      	movne	r3, #1
 8003806:	2300      	moveq	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <_ZL11MX_RTC_Initv+0xce>
  {
    Error_Handler();
 800380e:	f000 fa37 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003812:	bf00      	nop
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	20001aa8 	.word	0x20001aa8
 8003820:	40002800 	.word	0x40002800

08003824 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003828:	4b1d      	ldr	r3, [pc, #116]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 800382a:	4a1e      	ldr	r2, [pc, #120]	; (80038a4 <_ZL12MX_SPI1_Initv+0x80>)
 800382c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800382e:	4b1c      	ldr	r3, [pc, #112]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003830:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003834:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003836:	4b1a      	ldr	r3, [pc, #104]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003838:	2200      	movs	r2, #0
 800383a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800383c:	4b18      	ldr	r3, [pc, #96]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 800383e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003842:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003844:	4b16      	ldr	r3, [pc, #88]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003846:	2202      	movs	r2, #2
 8003848:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800384a:	4b15      	ldr	r3, [pc, #84]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 800384c:	2201      	movs	r2, #1
 800384e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003850:	4b13      	ldr	r3, [pc, #76]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003852:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003856:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003858:	4b11      	ldr	r3, [pc, #68]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 800385a:	2228      	movs	r2, #40	; 0x28
 800385c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800385e:	4b10      	ldr	r3, [pc, #64]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003860:	2200      	movs	r2, #0
 8003862:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003864:	4b0e      	ldr	r3, [pc, #56]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003866:	2200      	movs	r2, #0
 8003868:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800386a:	4b0d      	ldr	r3, [pc, #52]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 800386c:	2200      	movs	r2, #0
 800386e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003870:	4b0b      	ldr	r3, [pc, #44]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003872:	2207      	movs	r2, #7
 8003874:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003876:	4b0a      	ldr	r3, [pc, #40]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003878:	2200      	movs	r2, #0
 800387a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800387c:	4b08      	ldr	r3, [pc, #32]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 800387e:	2200      	movs	r2, #0
 8003880:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003882:	4807      	ldr	r0, [pc, #28]	; (80038a0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003884:	f007 fff4 	bl	800b870 <HAL_SPI_Init>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	bf14      	ite	ne
 800388e:	2301      	movne	r3, #1
 8003890:	2300      	moveq	r3, #0
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d001      	beq.n	800389c <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 8003898:	f000 f9f2 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800389c:	bf00      	nop
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20001adc 	.word	0x20001adc
 80038a4:	40013000 	.word	0x40013000

080038a8 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038ae:	f107 0310 	add.w	r3, r7, #16
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	605a      	str	r2, [r3, #4]
 80038b8:	609a      	str	r2, [r3, #8]
 80038ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038bc:	1d3b      	adds	r3, r7, #4
 80038be:	2200      	movs	r2, #0
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	605a      	str	r2, [r3, #4]
 80038c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80038c6:	4b25      	ldr	r3, [pc, #148]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 80038c8:	4a25      	ldr	r2, [pc, #148]	; (8003960 <_ZL12MX_TIM3_Initv+0xb8>)
 80038ca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6399;
 80038cc:	4b23      	ldr	r3, [pc, #140]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 80038ce:	f641 02ff 	movw	r2, #6399	; 0x18ff
 80038d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d4:	4b21      	ldr	r3, [pc, #132]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 80038da:	4b20      	ldr	r3, [pc, #128]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 80038dc:	2231      	movs	r2, #49	; 0x31
 80038de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038e0:	4b1e      	ldr	r3, [pc, #120]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038e6:	4b1d      	ldr	r3, [pc, #116]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80038ec:	481b      	ldr	r0, [pc, #108]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 80038ee:	f008 fd47 	bl	800c380 <HAL_TIM_Base_Init>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf14      	ite	ne
 80038f8:	2301      	movne	r3, #1
 80038fa:	2300      	moveq	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 8003902:	f000 f9bd 	bl	8003c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003906:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800390a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800390c:	f107 0310 	add.w	r3, r7, #16
 8003910:	4619      	mov	r1, r3
 8003912:	4812      	ldr	r0, [pc, #72]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 8003914:	f008 ff83 	bl	800c81e <HAL_TIM_ConfigClockSource>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	bf14      	ite	ne
 800391e:	2301      	movne	r3, #1
 8003920:	2300      	moveq	r3, #0
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 8003928:	f000 f9aa 	bl	8003c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800392c:	2300      	movs	r3, #0
 800392e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003930:	2300      	movs	r3, #0
 8003932:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003934:	1d3b      	adds	r3, r7, #4
 8003936:	4619      	mov	r1, r3
 8003938:	4808      	ldr	r0, [pc, #32]	; (800395c <_ZL12MX_TIM3_Initv+0xb4>)
 800393a:	f009 f995 	bl	800cc68 <HAL_TIMEx_MasterConfigSynchronization>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	bf14      	ite	ne
 8003944:	2301      	movne	r3, #1
 8003946:	2300      	moveq	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 800394e:	f000 f997 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003952:	bf00      	nop
 8003954:	3720      	adds	r7, #32
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	20001b40 	.word	0x20001b40
 8003960:	40000400 	.word	0x40000400

08003964 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800396a:	1d3b      	adds	r3, r7, #4
 800396c:	2200      	movs	r2, #0
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	605a      	str	r2, [r3, #4]
 8003972:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003974:	4b19      	ldr	r3, [pc, #100]	; (80039dc <_ZL12MX_TIM6_Initv+0x78>)
 8003976:	4a1a      	ldr	r2, [pc, #104]	; (80039e0 <_ZL12MX_TIM6_Initv+0x7c>)
 8003978:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2399;
 800397a:	4b18      	ldr	r3, [pc, #96]	; (80039dc <_ZL12MX_TIM6_Initv+0x78>)
 800397c:	f640 125f 	movw	r2, #2399	; 0x95f
 8003980:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003982:	4b16      	ldr	r3, [pc, #88]	; (80039dc <_ZL12MX_TIM6_Initv+0x78>)
 8003984:	2200      	movs	r2, #0
 8003986:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8003988:	4b14      	ldr	r3, [pc, #80]	; (80039dc <_ZL12MX_TIM6_Initv+0x78>)
 800398a:	2209      	movs	r2, #9
 800398c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800398e:	4b13      	ldr	r3, [pc, #76]	; (80039dc <_ZL12MX_TIM6_Initv+0x78>)
 8003990:	2200      	movs	r2, #0
 8003992:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003994:	4811      	ldr	r0, [pc, #68]	; (80039dc <_ZL12MX_TIM6_Initv+0x78>)
 8003996:	f008 fcf3 	bl	800c380 <HAL_TIM_Base_Init>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	bf14      	ite	ne
 80039a0:	2301      	movne	r3, #1
 80039a2:	2300      	moveq	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 80039aa:	f000 f969 	bl	8003c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80039ae:	2320      	movs	r3, #32
 80039b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039b2:	2300      	movs	r3, #0
 80039b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80039b6:	1d3b      	adds	r3, r7, #4
 80039b8:	4619      	mov	r1, r3
 80039ba:	4808      	ldr	r0, [pc, #32]	; (80039dc <_ZL12MX_TIM6_Initv+0x78>)
 80039bc:	f009 f954 	bl	800cc68 <HAL_TIMEx_MasterConfigSynchronization>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	bf14      	ite	ne
 80039c6:	2301      	movne	r3, #1
 80039c8:	2300      	moveq	r3, #0
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 80039d0:	f000 f956 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80039d4:	bf00      	nop
 80039d6:	3710      	adds	r7, #16
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	20001b8c 	.word	0x20001b8c
 80039e0:	40001000 	.word	0x40001000

080039e4 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039ea:	f107 0310 	add.w	r3, r7, #16
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	609a      	str	r2, [r3, #8]
 80039f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039f8:	1d3b      	adds	r3, r7, #4
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	605a      	str	r2, [r3, #4]
 8003a00:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003a02:	4b27      	ldr	r3, [pc, #156]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a04:	4a27      	ldr	r2, [pc, #156]	; (8003aa4 <_ZL12MX_TIM8_Initv+0xc0>)
 8003a06:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 95;
 8003a08:	4b25      	ldr	r3, [pc, #148]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a0a:	225f      	movs	r2, #95	; 0x5f
 8003a0c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a0e:	4b24      	ldr	r3, [pc, #144]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 49;
 8003a14:	4b22      	ldr	r3, [pc, #136]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a16:	2231      	movs	r2, #49	; 0x31
 8003a18:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a1a:	4b21      	ldr	r3, [pc, #132]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003a20:	4b1f      	ldr	r3, [pc, #124]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a26:	4b1e      	ldr	r3, [pc, #120]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003a2c:	481c      	ldr	r0, [pc, #112]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a2e:	f008 fca7 	bl	800c380 <HAL_TIM_Base_Init>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	bf14      	ite	ne
 8003a38:	2301      	movne	r3, #1
 8003a3a:	2300      	moveq	r3, #0
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d001      	beq.n	8003a46 <_ZL12MX_TIM8_Initv+0x62>
  {
    Error_Handler();
 8003a42:	f000 f91d 	bl	8003c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003a4c:	f107 0310 	add.w	r3, r7, #16
 8003a50:	4619      	mov	r1, r3
 8003a52:	4813      	ldr	r0, [pc, #76]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a54:	f008 fee3 	bl	800c81e <HAL_TIM_ConfigClockSource>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	bf14      	ite	ne
 8003a5e:	2301      	movne	r3, #1
 8003a60:	2300      	moveq	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <_ZL12MX_TIM8_Initv+0x88>
  {
    Error_Handler();
 8003a68:	f000 f90a 	bl	8003c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003a6c:	2320      	movs	r3, #32
 8003a6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8003a70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a74:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a76:	2300      	movs	r3, #0
 8003a78:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003a7a:	1d3b      	adds	r3, r7, #4
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	4808      	ldr	r0, [pc, #32]	; (8003aa0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003a80:	f009 f8f2 	bl	800cc68 <HAL_TIMEx_MasterConfigSynchronization>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	bf14      	ite	ne
 8003a8a:	2301      	movne	r3, #1
 8003a8c:	2300      	moveq	r3, #0
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d001      	beq.n	8003a98 <_ZL12MX_TIM8_Initv+0xb4>
  {
    Error_Handler();
 8003a94:	f000 f8f4 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003a98:	bf00      	nop
 8003a9a:	3720      	adds	r7, #32
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	20001bd8 	.word	0x20001bd8
 8003aa4:	40013400 	.word	0x40013400

08003aa8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003aae:	4b1c      	ldr	r3, [pc, #112]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003ab0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ab2:	4a1b      	ldr	r2, [pc, #108]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003ab4:	f043 0304 	orr.w	r3, r3, #4
 8003ab8:	6493      	str	r3, [r2, #72]	; 0x48
 8003aba:	4b19      	ldr	r3, [pc, #100]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003abc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003abe:	f003 0304 	and.w	r3, r3, #4
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003ac6:	4b16      	ldr	r3, [pc, #88]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aca:	4a15      	ldr	r2, [pc, #84]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	6493      	str	r3, [r2, #72]	; 0x48
 8003ad2:	4b13      	ldr	r3, [pc, #76]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003ad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	60bb      	str	r3, [r7, #8]
 8003adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003ade:	4b10      	ldr	r3, [pc, #64]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003ae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ae2:	4a0f      	ldr	r2, [pc, #60]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003ae4:	f043 0302 	orr.w	r3, r3, #2
 8003ae8:	6493      	str	r3, [r2, #72]	; 0x48
 8003aea:	4b0d      	ldr	r3, [pc, #52]	; (8003b20 <_ZL11MX_DMA_Initv+0x78>)
 8003aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	607b      	str	r3, [r7, #4]
 8003af4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8003af6:	2200      	movs	r2, #0
 8003af8:	2105      	movs	r1, #5
 8003afa:	200b      	movs	r0, #11
 8003afc:	f003 ff76 	bl	80079ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003b00:	200b      	movs	r0, #11
 8003b02:	f003 ff8f 	bl	8007a24 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8003b06:	2200      	movs	r2, #0
 8003b08:	2105      	movs	r1, #5
 8003b0a:	2038      	movs	r0, #56	; 0x38
 8003b0c:	f003 ff6e 	bl	80079ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8003b10:	2038      	movs	r0, #56	; 0x38
 8003b12:	f003 ff87 	bl	8007a24 <HAL_NVIC_EnableIRQ>

}
 8003b16:	bf00      	nop
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	40021000 	.word	0x40021000

08003b24 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08a      	sub	sp, #40	; 0x28
 8003b28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b2a:	f107 0314 	add.w	r3, r7, #20
 8003b2e:	2200      	movs	r2, #0
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	605a      	str	r2, [r3, #4]
 8003b34:	609a      	str	r2, [r3, #8]
 8003b36:	60da      	str	r2, [r3, #12]
 8003b38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b3a:	4b40      	ldr	r3, [pc, #256]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b3e:	4a3f      	ldr	r2, [pc, #252]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b46:	4b3d      	ldr	r3, [pc, #244]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b4e:	613b      	str	r3, [r7, #16]
 8003b50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b52:	4b3a      	ldr	r3, [pc, #232]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b56:	4a39      	ldr	r2, [pc, #228]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b58:	f043 0301 	orr.w	r3, r3, #1
 8003b5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b5e:	4b37      	ldr	r3, [pc, #220]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b6a:	4b34      	ldr	r3, [pc, #208]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b6e:	4a33      	ldr	r2, [pc, #204]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b70:	f043 0304 	orr.w	r3, r3, #4
 8003b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b76:	4b31      	ldr	r3, [pc, #196]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b7a:	f003 0304 	and.w	r3, r3, #4
 8003b7e:	60bb      	str	r3, [r7, #8]
 8003b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b82:	4b2e      	ldr	r3, [pc, #184]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b86:	4a2d      	ldr	r2, [pc, #180]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b88:	f043 0302 	orr.w	r3, r3, #2
 8003b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b8e:	4b2b      	ldr	r3, [pc, #172]	; (8003c3c <_ZL12MX_GPIO_Initv+0x118>)
 8003b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	607b      	str	r3, [r7, #4]
 8003b98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EFUSE_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f248 0104 	movw	r1, #32772	; 0x8004
 8003ba0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ba4:	f004 fb68 	bl	8008278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FUSE_VOLTAGE_GPIO_Port, FUSE_VOLTAGE_Pin, GPIO_PIN_RESET);
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003bae:	4824      	ldr	r0, [pc, #144]	; (8003c40 <_ZL12MX_GPIO_Initv+0x11c>)
 8003bb0:	f004 fb62 	bl	8008278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_SET);
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8003bba:	4822      	ldr	r0, [pc, #136]	; (8003c44 <_ZL12MX_GPIO_Initv+0x120>)
 8003bbc:	f004 fb5c 	bl	8008278 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EFUSE_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = EFUSE_Pin|SPI1_CS_Pin;
 8003bc0:	f248 0304 	movw	r3, #32772	; 0x8004
 8003bc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bd2:	f107 0314 	add.w	r3, r7, #20
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bdc:	f004 f9a2 	bl	8007f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERLOCK_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin;
 8003be0:	2304      	movs	r3, #4
 8003be2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003be4:	2300      	movs	r3, #0
 8003be6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003be8:	2301      	movs	r3, #1
 8003bea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 8003bec:	f107 0314 	add.w	r3, r7, #20
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	4813      	ldr	r0, [pc, #76]	; (8003c40 <_ZL12MX_GPIO_Initv+0x11c>)
 8003bf4:	f004 f996 	bl	8007f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : FUSE_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = FUSE_VOLTAGE_Pin;
 8003bf8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003bfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c06:	2300      	movs	r3, #0
 8003c08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FUSE_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003c0a:	f107 0314 	add.w	r3, r7, #20
 8003c0e:	4619      	mov	r1, r3
 8003c10:	480b      	ldr	r0, [pc, #44]	; (8003c40 <_ZL12MX_GPIO_Initv+0x11c>)
 8003c12:	f004 f987 	bl	8007f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin LED_4_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 8003c16:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c20:	2300      	movs	r3, #0
 8003c22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c24:	2300      	movs	r3, #0
 8003c26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c28:	f107 0314 	add.w	r3, r7, #20
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	4805      	ldr	r0, [pc, #20]	; (8003c44 <_ZL12MX_GPIO_Initv+0x120>)
 8003c30:	f004 f978 	bl	8007f24 <HAL_GPIO_Init>

}
 8003c34:	bf00      	nop
 8003c36:	3728      	adds	r7, #40	; 0x28
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40021000 	.word	0x40021000
 8003c40:	48000400 	.word	0x48000400
 8003c44:	48000800 	.word	0x48000800

08003c48 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8003c50:	f00e fe64 	bl	801291c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003c54:	2001      	movs	r0, #1
 8003c56:	f00c f9c3 	bl	800ffe0 <osDelay>
 8003c5a:	e7fb      	b.n	8003c54 <_Z16StartDefaultTaskPv+0xc>

08003c5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a04      	ldr	r2, [pc, #16]	; (8003c7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d101      	bne.n	8003c72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003c6e:	f001 fa0b 	bl	8005088 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003c72:	bf00      	nop
 8003c74:	3708      	adds	r7, #8
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	40014400 	.word	0x40014400

08003c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c84:	b672      	cpsid	i
}
 8003c86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c88:	e7fe      	b.n	8003c88 <Error_Handler+0x8>
	...

08003c8c <_ZN7SoC_EKF17set_update_matrixEv>:
#include "soc_ekf.h"
#include <math.h>
#include <algorithm>

void SoC_EKF::set_update_matrix()
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
    _State_vector[ttc1] = 0;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f04f 0200 	mov.w	r2, #0
 8003c9a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    _State_vector[ttc2] = 0;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f04f 0200 	mov.w	r2, #0
 8003ca4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    _et1 = expf(-_Ts / _battery.battery_equivalent_model[ttc1]);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003cae:	eeb1 7a67 	vneg.f32	s14, s15
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cb8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003cbc:	eeb0 0a66 	vmov.f32	s0, s13
 8003cc0:	f00f fc76 	bl	80135b0 <expf>
 8003cc4:	eef0 7a40 	vmov.f32	s15, s0
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
    _et2 = expf(-_Ts / _battery.battery_equivalent_model[ttc2]);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003cd4:	eeb1 7a67 	vneg.f32	s14, s15
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	edd3 7a04 	vldr	s15, [r3, #16]
 8003cde:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003ce2:	eeb0 0a66 	vmov.f32	s0, s13
 8003ce6:	f00f fc63 	bl	80135b0 <expf>
 8003cea:	eef0 7a40 	vmov.f32	s15, s0
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

    _A_matrix[SoC] = 1;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003cfa:	675a      	str	r2, [r3, #116]	; 0x74
    _A_matrix[ttc1] = _et1;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	679a      	str	r2, [r3, #120]	; 0x78
    _A_matrix[ttc2] = _et2;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	67da      	str	r2, [r3, #124]	; 0x7c

    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003d12:	eef1 6a67 	vneg.f32	s13, s15
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	edd3 7a07 	vldr	s15, [r3, #28]
 8003d1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d20:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8003dcc <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8003d24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d28:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003dcc <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8003d2c:	eec7 6a87 	vdiv.f32	s13, s15, s14
            /_battery.cell_in_parallel;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	ee07 3a90 	vmov	s15, r3
 8003d38:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80

    _B_matrix[ttc1] = _battery.battery_equivalent_model[Rttc1]*(1 - _et1);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	ed93 7a05 	vldr	s14, [r3, #20]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003d52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d56:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    _B_matrix[ttc2] = _battery.battery_equivalent_model[Rttc2]*(1 - _et2);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	ed93 7a06 	vldr	s14, [r3, #24]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003d70:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d74:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003d78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88

    _P_matrix[SoC] = 0.005;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a12      	ldr	r2, [pc, #72]	; (8003dd0 <_ZN7SoC_EKF17set_update_matrixEv+0x144>)
 8003d86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    _P_matrix[ttc1] = 0.1;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a11      	ldr	r2, [pc, #68]	; (8003dd4 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8003d8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    _P_matrix[ttc2] = 0.1;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a0f      	ldr	r2, [pc, #60]	; (8003dd4 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8003d96:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    _Q_matrix[SoC] = default_Q_value;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a0e      	ldr	r2, [pc, #56]	; (8003dd8 <_ZN7SoC_EKF17set_update_matrixEv+0x14c>)
 8003d9e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    _Q_matrix[ttc1] = _P_matrix[ttc1];
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    _Q_matrix[ttc2] = _P_matrix[ttc2];
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    _R_coeff = default_R_value;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a07      	ldr	r2, [pc, #28]	; (8003ddc <_ZN7SoC_EKF17set_update_matrixEv+0x150>)
 8003dbe:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8003dc2:	bf00      	nop
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	42700000 	.word	0x42700000
 8003dd0:	3ba3d70a 	.word	0x3ba3d70a
 8003dd4:	3dcccccd 	.word	0x3dcccccd
 8003dd8:	3951b717 	.word	0x3951b717
 8003ddc:	48f42400 	.word	0x48f42400

08003de0 <_ZN7SoC_EKF21set_filter_covarianceEffff>:

void SoC_EKF::set_filter_covariance(float R, float Q_soc, float Q_v1, float Q_v2)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b087      	sub	sp, #28
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6178      	str	r0, [r7, #20]
 8003de8:	ed87 0a04 	vstr	s0, [r7, #16]
 8003dec:	edc7 0a03 	vstr	s1, [r7, #12]
 8003df0:	ed87 1a02 	vstr	s2, [r7, #8]
 8003df4:	edc7 1a01 	vstr	s3, [r7, #4]
    _R_coeff = R;
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    _Q_matrix[SoC] = Q_soc;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    _Q_matrix[Vttc1] = Q_v1;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    _Q_matrix[Vttc2] = Q_v2;
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8003e18:	bf00      	nop
 8003e1a:	371c      	adds	r7, #28
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <_ZN7SoC_EKF6updateERKfS1_>:

void SoC_EKF::update(const float &Current, const float &Voltage)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08c      	sub	sp, #48	; 0x30
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
//    }
//    else {
//        set_filter_covariance(default_R_value, default_Q_value);
//    }
    // Predict
    _State_vector[SoC] =  _State_vector[SoC] * _A_matrix[SoC] + Current * _B_matrix[SoC];
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003e3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	edd3 6a00 	vldr	s13, [r3]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    _State_vector[ttc1] =  _State_vector[ttc1] * _A_matrix[ttc1] + Current * _B_matrix[ttc1];
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003e66:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	edd3 6a00 	vldr	s13, [r3]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003e76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
    _State_vector[ttc2] =  _State_vector[ttc2] * _A_matrix[ttc2] + Current * _B_matrix[ttc2];
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003e90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	edd3 6a00 	vldr	s13, [r3]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8003ea0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ea4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0

    // Covariance matrix
    _P_matrix[SoC] =  _A_matrix[SoC]  * _A_matrix[SoC] *  _P_matrix[SoC]  + _Q_matrix[SoC];
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003eba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003ec4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8003ece:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
    _P_matrix[ttc1] = _A_matrix[ttc1] * _A_matrix[ttc1] * _P_matrix[ttc1] + _Q_matrix[ttc1];
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003ee4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003eee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8003ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
    _P_matrix[ttc2] = _A_matrix[ttc2] * _A_matrix[ttc2] * _P_matrix[ttc2] + _Q_matrix[ttc2];
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003f0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003f18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8003f22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94

    // Predict Opec circiut voltage single call voltage based on SoC
    float Voltage_predict_OCV = horner(_battery.battery_ocv_poli, SOC_OCV_poli_coeff_lenght, &_State_vector[SoC]);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f103 0020 	add.w	r0, r3, #32
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	33a8      	adds	r3, #168	; 0xa8
 8003f36:	461a      	mov	r2, r3
 8003f38:	2109      	movs	r1, #9
 8003f3a:	f000 f9a4 	bl	8004286 <_Z6hornerPKfjS0_>
 8003f3e:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	edd3 6a2b 	vldr	s13, [r3, #172]	; 0xac
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	ee07 3a90 	vmov	s15, r3
 8003f50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f58:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003f5c:	ee37 7a67 	vsub.f32	s14, s14, s15
            - _State_vector[Vttc2]/_battery.cell_in_parallel
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	ed93 6a2c 	vldr	s12, [r3, #176]	; 0xb0
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	ee07 3a90 	vmov	s15, r3
 8003f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f72:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003f76:	ee37 7a67 	vsub.f32	s14, s14, s15
            - (Current) * _battery.battery_equivalent_model[Rs]
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	edd3 6a00 	vldr	s13, [r3]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	edd3 7a02 	vldr	s15, [r3, #8]
 8003f86:	ee66 6aa7 	vmul.f32	s13, s13, s15
                        *_battery.cell_in_series
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f96:	ee26 6aa7 	vmul.f32	s12, s13, s15
                        /_battery.cell_in_parallel; // for multiple cell voltage
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	ee07 3a90 	vmov	s15, r3
 8003fa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fa6:	eec6 7a26 	vdiv.f32	s15, s12, s13
    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 8003faa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fae:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    float innovation = (Voltage) - Voltage_predict;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	ed93 7a00 	vldr	s14, [r3]
 8003fb8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003fbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fc0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    float H = horner(_battery.battery_d_ocv_poli, SOC_OCV_poli_coeff_lenght - 1, &_State_vector[SoC]);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f103 0044 	add.w	r0, r3, #68	; 0x44
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	33a8      	adds	r3, #168	; 0xa8
 8003fce:	461a      	mov	r2, r3
 8003fd0:	2108      	movs	r1, #8
 8003fd2:	f000 f958 	bl	8004286 <_Z6hornerPKfjS0_>
 8003fd6:	ed87 0a08 	vstr	s0, [r7, #32]

    float S = H *  _P_matrix[SoC] * H + _R_coeff;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8003fe0:	edd7 7a08 	vldr	s15, [r7, #32]
 8003fe4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fe8:	edd7 7a08 	vldr	s15, [r7, #32]
 8003fec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8003ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ffa:	edc7 7a07 	vstr	s15, [r7, #28]

    float Kf = _P_matrix[SoC] * H * (1/S);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8004004:	edd7 7a08 	vldr	s15, [r7, #32]
 8004008:	ee27 7a27 	vmul.f32	s14, s14, s15
 800400c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004010:	edd7 6a07 	vldr	s13, [r7, #28]
 8004014:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800401c:	edc7 7a06 	vstr	s15, [r7, #24]

    _State_vector[SoC] += Kf*innovation;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8004026:	edd7 6a06 	vldr	s13, [r7, #24]
 800402a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800402e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004032:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8

    _P_matrix[SoC] = (1 - Kf*H) * _P_matrix[SoC];
 800403c:	ed97 7a06 	vldr	s14, [r7, #24]
 8004040:	edd7 7a08 	vldr	s15, [r7, #32]
 8004044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004048:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800404c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8004056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c

    // to ensure that (0.0 <= SoC <= 1.0)
    _State_vector[SoC] = std::clamp(_State_vector[SoC], 0.00f, 1.00f);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	33a8      	adds	r3, #168	; 0xa8
 8004064:	f04f 0200 	mov.w	r2, #0
 8004068:	613a      	str	r2, [r7, #16]
 800406a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800406e:	617a      	str	r2, [r7, #20]
 8004070:	f107 0214 	add.w	r2, r7, #20
 8004074:	f107 0110 	add.w	r1, r7, #16
 8004078:	4618      	mov	r0, r3
 800407a:	f000 f932 	bl	80042e2 <_ZSt5clampIfERKT_S2_S2_S2_>
 800407e:	4603      	mov	r3, r0
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8004088:	bf00      	nop
 800408a:	3730      	adds	r7, #48	; 0x30
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>:

void SoC_EKF::update_SoC_based_on_voltage(const float &Voltage)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
    // set low observation noice covariance to calculate faster voltage soc prediction

    set_time_sampling(100.0f);
 800409a:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8004128 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x98>
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f897 	bl	80041d2 <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f7ff fdf1 	bl	8003c8c <_ZN7SoC_EKF17set_update_matrixEv>
    set_filter_covariance(1);
 80040aa:	eddf 1a20 	vldr	s3, [pc, #128]	; 800412c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80040ae:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 800412c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80040b2:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8004130 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa0>
 80040b6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7ff fe90 	bl	8003de0 <_ZN7SoC_EKF21set_filter_covarianceEffff>

    for(int i=0; i < 10e3; ++i){
 80040c0:	2300      	movs	r3, #0
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	ee07 3a90 	vmov	s15, r3
 80040ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040ce:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004134 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa4>
 80040d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040da:	d50d      	bpl.n	80040f8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x68>
        update(0, Voltage);
 80040dc:	f04f 0300 	mov.w	r3, #0
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	f107 0308 	add.w	r3, r7, #8
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	4619      	mov	r1, r3
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7ff fe9a 	bl	8003e24 <_ZN7SoC_EKF6updateERKfS1_>
    for(int i=0; i < 10e3; ++i){
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	3301      	adds	r3, #1
 80040f4:	60fb      	str	r3, [r7, #12]
 80040f6:	e7e5      	b.n	80040c4 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x34>
    }

    set_filter_covariance();
 80040f8:	eddf 1a0c 	vldr	s3, [pc, #48]	; 800412c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80040fc:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 800412c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 8004100:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8004130 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa0>
 8004104:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004138 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa8>
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f7ff fe69 	bl	8003de0 <_ZN7SoC_EKF21set_filter_covarianceEffff>
    set_time_sampling(0.05f);
 800410e:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800413c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xac>
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f85d 	bl	80041d2 <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff fdb7 	bl	8003c8c <_ZN7SoC_EKF17set_update_matrixEv>
}
 800411e:	bf00      	nop
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	42c80000 	.word	0x42c80000
 800412c:	3dcccccd 	.word	0x3dcccccd
 8004130:	3951b717 	.word	0x3951b717
 8004134:	461c4000 	.word	0x461c4000
 8004138:	48f42400 	.word	0x48f42400
 800413c:	3d4ccccd 	.word	0x3d4ccccd

08004140 <_ZSt4copyIPKfPfET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8004140:	b590      	push	{r4, r7, lr}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f000 f8ef 	bl	8004330 <_ZSt12__miter_baseIPKfET_S2_>
 8004152:	4604      	mov	r4, r0
 8004154:	68b8      	ldr	r0, [r7, #8]
 8004156:	f000 f8eb 	bl	8004330 <_ZSt12__miter_baseIPKfET_S2_>
 800415a:	4603      	mov	r3, r0
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	4619      	mov	r1, r3
 8004160:	4620      	mov	r0, r4
 8004162:	f000 f8f0 	bl	8004346 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 8004166:	4603      	mov	r3, r0
    }
 8004168:	4618      	mov	r0, r3
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	bd90      	pop	{r4, r7, pc}

08004170 <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>:

void SoC_EKF::set_single_cell_equivalent_model(const float *battery_model){
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
    std::copy(battery_model, battery_model+6, _battery.battery_equivalent_model);
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	f103 0118 	add.w	r1, r3, #24
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3308      	adds	r3, #8
 8004184:	461a      	mov	r2, r3
 8004186:	6838      	ldr	r0, [r7, #0]
 8004188:	f7ff ffda 	bl	8004140 <_ZSt4copyIPKfPfET0_T_S4_S3_>
};
 800418c:	bf00      	nop
 800418e:	3708      	adds	r7, #8
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <_ZN7SoC_EKF15set_initial_SoCEf>:

void SoC_EKF::set_initial_SoC(float aSoC){
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	ed87 0a00 	vstr	s0, [r7]
    _State_vector[SoC] = aSoC;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <_ZN7SoC_EKF16set_full_batteryEv>:

void SoC_EKF::set_full_battery()
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
    _State_vector[SoC] = 1.00f;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80041c2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
};
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <_ZN7SoC_EKF17set_time_samplingEf>:

void SoC_EKF::set_time_sampling(float Ts){
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
 80041da:	ed87 0a00 	vstr	s0, [r7]
    _Ts = Ts;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	683a      	ldr	r2, [r7, #0]
 80041e2:	671a      	str	r2, [r3, #112]	; 0x70
};
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <_ZN7SoC_EKF25set_battery_configurationEOjS0_>:

void SoC_EKF::set_battery_configuration(unsigned int &&s, unsigned int &&p){
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
    _battery.cell_in_parallel = p;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	601a      	str	r2, [r3, #0]
    _battery.cell_in_series = s;
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	605a      	str	r2, [r3, #4]
};
 800420c:	bf00      	nop
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>:

void SoC_EKF::set_single_cell_ocv_polinomial(const float *battery_ocv, unsigned int number_of_coef){
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]

    std::copy(battery_ocv, battery_ocv + number_of_coef, _battery.battery_ocv_poli);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	18d1      	adds	r1, r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	3320      	adds	r3, #32
 8004230:	461a      	mov	r2, r3
 8004232:	68b8      	ldr	r0, [r7, #8]
 8004234:	f7ff ff84 	bl	8004140 <_ZSt4copyIPKfPfET0_T_S4_S3_>

    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	3b01      	subs	r3, #1
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	429a      	cmp	r2, r3
 8004244:	d21b      	bcs.n	800427e <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x66>
        _battery.battery_d_ocv_poli[ocv_poly_iter] = static_cast<float>(number_of_coef - ocv_poly_iter - 1) * battery_ocv[ocv_poly_iter];
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	3b01      	subs	r3, #1
 800424e:	ee07 3a90 	vmov	s15, r3
 8004252:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	4413      	add	r3, r2
 800425e:	edd3 7a00 	vldr	s15, [r3]
 8004262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	3310      	adds	r3, #16
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	4413      	add	r3, r2
 8004270:	3304      	adds	r3, #4
 8004272:	edc3 7a00 	vstr	s15, [r3]
    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	3301      	adds	r3, #1
 800427a:	617b      	str	r3, [r7, #20]
 800427c:	e7de      	b.n	800423c <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x24>
    }
};
 800427e:	bf00      	nop
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <_Z6hornerPKfjS0_>:
    //    std::cout<<"Kf: "<<Kf <<std::endl;
    //    std::cout<<"SoC: "<<State_vector[0]<<std::endl;
}

[[nodiscard]] float horner(const float *arry, unsigned int n, const float *x)
{
 8004286:	b480      	push	{r7}
 8004288:	b087      	sub	sp, #28
 800428a:	af00      	add	r7, sp, #0
 800428c:	60f8      	str	r0, [r7, #12]
 800428e:	60b9      	str	r1, [r7, #8]
 8004290:	607a      	str	r2, [r7, #4]
    float s = 0;
 8004292:	f04f 0300 	mov.w	r3, #0
 8004296:	617b      	str	r3, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 8004298:	2300      	movs	r3, #0
 800429a:	613b      	str	r3, [r7, #16]
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d214      	bcs.n	80042ce <_Z6hornerPKfjS0_+0x48>
        s = s*(*x) + arry[i];
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	ed93 7a00 	vldr	s14, [r3]
 80042aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80042ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4413      	add	r3, r2
 80042ba:	edd3 7a00 	vldr	s15, [r3]
 80042be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042c2:	edc7 7a05 	vstr	s15, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	3301      	adds	r3, #1
 80042ca:	613b      	str	r3, [r7, #16]
 80042cc:	e7e6      	b.n	800429c <_Z6hornerPKfjS0_+0x16>
    }
    return s;
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	ee07 3a90 	vmov	s15, r3
}
 80042d4:	eeb0 0a67 	vmov.f32	s0, s15
 80042d8:	371c      	adds	r7, #28
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <_ZSt5clampIfERKT_S2_S2_S2_>:
   *  @param  __hi   An upper limit of arbitrary type.
   *  @return max(__val, __lo) if __val < __hi or min(__val, __hi) otherwise.
   */
  template<typename _Tp>
    constexpr const _Tp&
    clamp(const _Tp& __val, const _Tp& __lo, const _Tp& __hi)
 80042e2:	b480      	push	{r7}
 80042e4:	b085      	sub	sp, #20
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	60f8      	str	r0, [r7, #12]
 80042ea:	60b9      	str	r1, [r7, #8]
 80042ec:	607a      	str	r2, [r7, #4]
    {
      __glibcxx_assert(!(__hi < __lo));
      return (__val < __lo) ? __lo : (__hi < __val) ? __hi : __val;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	ed93 7a00 	vldr	s14, [r3]
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	edd3 7a00 	vldr	s15, [r3]
 80042fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004302:	d501      	bpl.n	8004308 <_ZSt5clampIfERKT_S2_S2_S2_+0x26>
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	e00d      	b.n	8004324 <_ZSt5clampIfERKT_S2_S2_S2_+0x42>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	ed93 7a00 	vldr	s14, [r3]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	edd3 7a00 	vldr	s15, [r3]
 8004314:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800431c:	d501      	bpl.n	8004322 <_ZSt5clampIfERKT_S2_S2_S2_+0x40>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	e000      	b.n	8004324 <_ZSt5clampIfERKT_S2_S2_S2_+0x42>
 8004322:	68fb      	ldr	r3, [r7, #12]
    }
 8004324:	4618      	mov	r0, r3
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <_ZSt12__miter_baseIPKfET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4618      	mov	r0, r3
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004346:	b5b0      	push	{r4, r5, r7, lr}
 8004348:	b084      	sub	sp, #16
 800434a:	af00      	add	r7, sp, #0
 800434c:	60f8      	str	r0, [r7, #12]
 800434e:	60b9      	str	r1, [r7, #8]
 8004350:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f000 f81a 	bl	800438c <_ZSt12__niter_baseIPKfET_S2_>
 8004358:	4604      	mov	r4, r0
 800435a:	68b8      	ldr	r0, [r7, #8]
 800435c:	f000 f816 	bl	800438c <_ZSt12__niter_baseIPKfET_S2_>
 8004360:	4605      	mov	r5, r0
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4618      	mov	r0, r3
 8004366:	f000 f81c 	bl	80043a2 <_ZSt12__niter_baseIPfET_S1_>
 800436a:	4603      	mov	r3, r0
 800436c:	461a      	mov	r2, r3
 800436e:	4629      	mov	r1, r5
 8004370:	4620      	mov	r0, r4
 8004372:	f000 f821 	bl	80043b8 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>
 8004376:	4602      	mov	r2, r0
 8004378:	1d3b      	adds	r3, r7, #4
 800437a:	4611      	mov	r1, r2
 800437c:	4618      	mov	r0, r3
 800437e:	f000 f82b 	bl	80043d8 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8004382:	4603      	mov	r3, r0
    }
 8004384:	4618      	mov	r0, r3
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bdb0      	pop	{r4, r5, r7, pc}

0800438c <_ZSt12__niter_baseIPKfET_S2_>:
    __niter_base(_Iterator __it)
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4618      	mov	r0, r3
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
    { return __it; }
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4618      	mov	r0, r3
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	68b9      	ldr	r1, [r7, #8]
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 f811 	bl	80043f0 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>
 80043ce:	4603      	mov	r3, r0
 80043d0:	4618      	mov	r0, r3
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
    { return __res; }
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	4618      	mov	r0, r3
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
      if (std::is_constant_evaluated())
 80043fc:	f7fc fe56 	bl	80010ac <_ZSt21is_constant_evaluatedv>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d006      	beq.n	8004414 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x24>
	  __copy_m(__first, __last, __result);
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	68b9      	ldr	r1, [r7, #8]
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f000 f80d 	bl	800442a <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>
 8004410:	4603      	mov	r3, r0
 8004412:	e006      	b.n	8004422 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x32>
			      _Category>::__copy_m(__first, __last, __result);
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	68b9      	ldr	r1, [r7, #8]
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	f000 f829 	bl	8004470 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 800441e:	4603      	mov	r3, r0
 8004420:	bf00      	nop
    }
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>:
	__copy_m(_II __first, _II __last, _OI __result)
 800442a:	b480      	push	{r7}
 800442c:	b087      	sub	sp, #28
 800442e:	af00      	add	r7, sp, #0
 8004430:	60f8      	str	r0, [r7, #12]
 8004432:	60b9      	str	r1, [r7, #8]
 8004434:	607a      	str	r2, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	109b      	asrs	r3, r3, #2
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	2b00      	cmp	r3, #0
 8004444:	dd0d      	ble.n	8004462 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x38>
	      *__result = *__first;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	601a      	str	r2, [r3, #0]
	      ++__first;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	3304      	adds	r3, #4
 8004452:	60fb      	str	r3, [r7, #12]
	      ++__result;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	3304      	adds	r3, #4
 8004458:	607b      	str	r3, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	3b01      	subs	r3, #1
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	e7ee      	b.n	8004440 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x16>
	  return __result;
 8004462:	687b      	ldr	r3, [r7, #4]
	}
 8004464:	4618      	mov	r0, r3
 8004466:	371c      	adds	r7, #28
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8004470:	b580      	push	{r7, lr}
 8004472:	b086      	sub	sp, #24
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	109b      	asrs	r3, r3, #2
 8004484:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d006      	beq.n	800449a <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	461a      	mov	r2, r3
 8004492:	68f9      	ldr	r1, [r7, #12]
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f00f faf0 	bl	8013a7a <memmove>
	  return __result + _Num;
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	4413      	add	r3, r2
	}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3718      	adds	r7, #24
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <_ZN7SoC_EKF7get_SoCEv>:
    // negative current -> charge
    void update(const float &Current, const float &Voltage);

    void update_SoC_based_on_voltage(const float &Voltage);
    
    [[nodiscard]] float get_SoC(){return _State_vector[SoC];};
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80044b8:	ee07 3a90 	vmov	s15, r3
 80044bc:	eeb0 0a67 	vmov.f32	s0, s15
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <_Z17calculate_currentv>:
float max_divided_current_sensor_output_voltage = ((float)(CS_MAX_OUTPUT_VOLTAGE * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float current_sensor_volts_to_amper = ((float)(CS_MVOLT_TO_AMPER * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);

void calculate_current()
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
	float raw_sum = 0, raw_max = INT32_MIN, raw_min = INT32_MAX, avarage_adc;
 80044d2:	f04f 0300 	mov.w	r3, #0
 80044d6:	617b      	str	r3, [r7, #20]
 80044d8:	f04f 434f 	mov.w	r3, #3472883712	; 0xcf000000
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	f04f 439e 	mov.w	r3, #1325400064	; 0x4f000000
 80044e2:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 80044e4:	2300      	movs	r3, #0
 80044e6:	60bb      	str	r3, [r7, #8]
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2b63      	cmp	r3, #99	; 0x63
 80044ec:	dc3f      	bgt.n	800456e <_Z17calculate_currentv+0xa2>
	{
		int16_t raw_value = data.current.adc[i];
 80044ee:	4a42      	ldr	r2, [pc, #264]	; (80045f8 <_Z17calculate_currentv+0x12c>)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	330e      	adds	r3, #14
 80044f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044f8:	80fb      	strh	r3, [r7, #6]
		raw_sum += raw_value;
 80044fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044fe:	ee07 3a90 	vmov	s15, r3
 8004502:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004506:	ed97 7a05 	vldr	s14, [r7, #20]
 800450a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800450e:	edc7 7a05 	vstr	s15, [r7, #20]
		if(raw_value > raw_max) raw_max = raw_value;
 8004512:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004516:	ee07 3a90 	vmov	s15, r3
 800451a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800451e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004522:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800452a:	d507      	bpl.n	800453c <_Z17calculate_currentv+0x70>
 800452c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004530:	ee07 3a90 	vmov	s15, r3
 8004534:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004538:	edc7 7a04 	vstr	s15, [r7, #16]
		if(raw_value < raw_min) raw_min = raw_value;
 800453c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004540:	ee07 3a90 	vmov	s15, r3
 8004544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004548:	ed97 7a03 	vldr	s14, [r7, #12]
 800454c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004554:	dd07      	ble.n	8004566 <_Z17calculate_currentv+0x9a>
 8004556:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800455a:	ee07 3a90 	vmov	s15, r3
 800455e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004562:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	3301      	adds	r3, #1
 800456a:	60bb      	str	r3, [r7, #8]
 800456c:	e7bc      	b.n	80044e8 <_Z17calculate_currentv+0x1c>
	}
	avarage_adc = raw_sum / NUMBER_OF_CS_SAMPLES;
 800456e:	ed97 7a05 	vldr	s14, [r7, #20]
 8004572:	eddf 6a22 	vldr	s13, [pc, #136]	; 80045fc <_Z17calculate_currentv+0x130>
 8004576:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800457a:	edc7 7a00 	vstr	s15, [r7]

	avarage_adc -= NEUTRAL_CURRENT_SENSOR;
 800457e:	edd7 7a00 	vldr	s15, [r7]
 8004582:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004600 <_Z17calculate_currentv+0x134>
 8004586:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800458a:	edc7 7a00 	vstr	s15, [r7]
	raw_max -= NEUTRAL_CURRENT_SENSOR;
 800458e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004592:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004600 <_Z17calculate_currentv+0x134>
 8004596:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800459a:	edc7 7a04 	vstr	s15, [r7, #16]
	raw_min -= NEUTRAL_CURRENT_SENSOR;
 800459e:	edd7 7a03 	vldr	s15, [r7, #12]
 80045a2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004600 <_Z17calculate_currentv+0x134>
 80045a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80045aa:	edc7 7a03 	vstr	s15, [r7, #12]

	data.current.value = avarage_adc * output_current_factor;
 80045ae:	4b15      	ldr	r3, [pc, #84]	; (8004604 <_Z17calculate_currentv+0x138>)
 80045b0:	ed93 7a00 	vldr	s14, [r3]
 80045b4:	edd7 7a00 	vldr	s15, [r7]
 80045b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045bc:	4b0e      	ldr	r3, [pc, #56]	; (80045f8 <_Z17calculate_currentv+0x12c>)
 80045be:	edc3 7a72 	vstr	s15, [r3, #456]	; 0x1c8
	data.current.value_max = (float)raw_max * output_current_factor;
 80045c2:	4b10      	ldr	r3, [pc, #64]	; (8004604 <_Z17calculate_currentv+0x138>)
 80045c4:	ed93 7a00 	vldr	s14, [r3]
 80045c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80045cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d0:	4b09      	ldr	r3, [pc, #36]	; (80045f8 <_Z17calculate_currentv+0x12c>)
 80045d2:	edc3 7a73 	vstr	s15, [r3, #460]	; 0x1cc
	data.current.value_min = (float)raw_min * output_current_factor;
 80045d6:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <_Z17calculate_currentv+0x138>)
 80045d8:	ed93 7a00 	vldr	s14, [r3]
 80045dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80045e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045e4:	4b04      	ldr	r3, [pc, #16]	; (80045f8 <_Z17calculate_currentv+0x12c>)
 80045e6:	edc3 7a74 	vstr	s15, [r3, #464]	; 0x1d0
		chargingState = 1;
	}else if (outputCurrent >= 0 || HAL_GPIO_ReadPin(LED_2_GPIO_Port, LED_2_Pin) == 1){
		chargingState = 0;
	}*/

}
 80045ea:	bf00      	nop
 80045ec:	371c      	adds	r7, #28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	2000144c 	.word	0x2000144c
 80045fc:	42c80000 	.word	0x42c80000
 8004600:	4501b000 	.word	0x4501b000
 8004604:	20003f28 	.word	0x20003f28

08004608 <_Z18start_soc_functionPv>:

void start_soc_function(void *argument){
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
	data.soc.main.set_single_cell_equivalent_model(ICR18650);
 8004610:	4933      	ldr	r1, [pc, #204]	; (80046e0 <_Z18start_soc_functionPv+0xd8>)
 8004612:	4834      	ldr	r0, [pc, #208]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 8004614:	f7ff fdac 	bl	8004170 <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>
	data.soc.main.set_single_cell_ocv_polinomial(Li_Ion_ocv, Li_Ion_ocv_length);
 8004618:	2209      	movs	r2, #9
 800461a:	4933      	ldr	r1, [pc, #204]	; (80046e8 <_Z18start_soc_functionPv+0xe0>)
 800461c:	4831      	ldr	r0, [pc, #196]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 800461e:	f7ff fdfb 	bl	8004218 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>
	data.soc.main.set_battery_configuration(1, 2);
 8004622:	2301      	movs	r3, #1
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	2302      	movs	r3, #2
 8004628:	617b      	str	r3, [r7, #20]
 800462a:	f107 0214 	add.w	r2, r7, #20
 800462e:	f107 0310 	add.w	r3, r7, #16
 8004632:	4619      	mov	r1, r3
 8004634:	482b      	ldr	r0, [pc, #172]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 8004636:	f7ff fddb 	bl	80041f0 <_ZN7SoC_EKF25set_battery_configurationEOjS0_>
	data.soc.main.set_time_sampling(0.03f);
 800463a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80046ec <_Z18start_soc_functionPv+0xe4>
 800463e:	4829      	ldr	r0, [pc, #164]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 8004640:	f7ff fdc7 	bl	80041d2 <_ZN7SoC_EKF17set_time_samplingEf>
	data.soc.main.set_update_matrix();
 8004644:	4827      	ldr	r0, [pc, #156]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 8004646:	f7ff fb21 	bl	8003c8c <_ZN7SoC_EKF17set_update_matrixEv>
	data.soc.main.set_initial_SoC(0.5);
 800464a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800464e:	4825      	ldr	r0, [pc, #148]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 8004650:	f7ff fda0 	bl	8004194 <_ZN7SoC_EKF15set_initial_SoCEf>

	osDelay(100);
 8004654:	2064      	movs	r0, #100	; 0x64
 8004656:	f00b fcc3 	bl	800ffe0 <osDelay>

	float temp_voltage = (float)data.voltages.cells[0] / 10'000.0f;
 800465a:	4b25      	ldr	r3, [pc, #148]	; (80046f0 <_Z18start_soc_functionPv+0xe8>)
 800465c:	881b      	ldrh	r3, [r3, #0]
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004666:	eddf 6a23 	vldr	s13, [pc, #140]	; 80046f4 <_Z18start_soc_functionPv+0xec>
 800466a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800466e:	edc7 7a03 	vstr	s15, [r7, #12]
	data.soc.main.update_SoC_based_on_voltage(temp_voltage);
 8004672:	f107 030c 	add.w	r3, r7, #12
 8004676:	4619      	mov	r1, r3
 8004678:	481a      	ldr	r0, [pc, #104]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 800467a:	f7ff fd09 	bl	8004090 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>

	for(;;){
		osDelay(30);
 800467e:	201e      	movs	r0, #30
 8004680:	f00b fcae 	bl	800ffe0 <osDelay>

		calculate_current();
 8004684:	f7ff ff22 	bl	80044cc <_Z17calculate_currentv>

		float temp_voltage = (float)data.voltages.cells[0] / 10'000.0f;
 8004688:	4b19      	ldr	r3, [pc, #100]	; (80046f0 <_Z18start_soc_functionPv+0xe8>)
 800468a:	881b      	ldrh	r3, [r3, #0]
 800468c:	ee07 3a90 	vmov	s15, r3
 8004690:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004694:	eddf 6a17 	vldr	s13, [pc, #92]	; 80046f4 <_Z18start_soc_functionPv+0xec>
 8004698:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800469c:	edc7 7a02 	vstr	s15, [r7, #8]
		data.soc.main.update(data.current.value, temp_voltage);
 80046a0:	f107 0308 	add.w	r3, r7, #8
 80046a4:	461a      	mov	r2, r3
 80046a6:	4914      	ldr	r1, [pc, #80]	; (80046f8 <_Z18start_soc_functionPv+0xf0>)
 80046a8:	480e      	ldr	r0, [pc, #56]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 80046aa:	f7ff fbbb 	bl	8003e24 <_ZN7SoC_EKF6updateERKfS1_>
		data.soc.value = data.soc.main.get_SoC();
 80046ae:	480d      	ldr	r0, [pc, #52]	; (80046e4 <_Z18start_soc_functionPv+0xdc>)
 80046b0:	f7ff fefb 	bl	80044aa <_ZN7SoC_EKF7get_SoCEv>
 80046b4:	eef0 7a40 	vmov.f32	s15, s0
 80046b8:	4b0d      	ldr	r3, [pc, #52]	; (80046f0 <_Z18start_soc_functionPv+0xe8>)
 80046ba:	edc3 7aa2 	vstr	s15, [r3, #648]	; 0x288
		data.soc.value_can = (uint8_t)(data.soc.value * 100);
 80046be:	4b0c      	ldr	r3, [pc, #48]	; (80046f0 <_Z18start_soc_functionPv+0xe8>)
 80046c0:	edd3 7aa2 	vldr	s15, [r3, #648]	; 0x288
 80046c4:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80046fc <_Z18start_soc_functionPv+0xf4>
 80046c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046d0:	edc7 7a00 	vstr	s15, [r7]
 80046d4:	783b      	ldrb	r3, [r7, #0]
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	4b05      	ldr	r3, [pc, #20]	; (80046f0 <_Z18start_soc_functionPv+0xe8>)
 80046da:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c

	}
 80046de:	e7ce      	b.n	800467e <_Z18start_soc_functionPv+0x76>
 80046e0:	08016cd4 	.word	0x08016cd4
 80046e4:	20001620 	.word	0x20001620
 80046e8:	08016cec 	.word	0x08016cec
 80046ec:	3cf5c28f 	.word	0x3cf5c28f
 80046f0:	2000144c 	.word	0x2000144c
 80046f4:	461c4000 	.word	0x461c4000
 80046f8:	20001614 	.word	0x20001614
 80046fc:	42c80000 	.word	0x42c80000

08004700 <_Z41__static_initialization_and_destruction_0ii>:
}
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b01      	cmp	r3, #1
 800470e:	d117      	bne.n	8004740 <_Z41__static_initialization_and_destruction_0ii+0x40>
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004716:	4293      	cmp	r3, r2
 8004718:	d112      	bne.n	8004740 <_Z41__static_initialization_and_destruction_0ii+0x40>
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);
 800471a:	4b0c      	ldr	r3, [pc, #48]	; (800474c <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800471c:	edd3 7a00 	vldr	s15, [r3]
 8004720:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8004750 <_Z41__static_initialization_and_destruction_0ii+0x50>
 8004724:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004728:	4b0a      	ldr	r3, [pc, #40]	; (8004754 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800472a:	edd3 6a00 	vldr	s13, [r3]
 800472e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004732:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800473a:	4b07      	ldr	r3, [pc, #28]	; (8004758 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800473c:	edc3 7a00 	vstr	s15, [r3]
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr
 800474c:	20000220 	.word	0x20000220
 8004750:	45800000 	.word	0x45800000
 8004754:	20000224 	.word	0x20000224
 8004758:	20003f28 	.word	0x20003f28

0800475c <_GLOBAL__sub_I_max_divided_current_sensor_output_voltage>:
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
 8004760:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004764:	2001      	movs	r0, #1
 8004766:	f7ff ffcb 	bl	8004700 <_Z41__static_initialization_and_destruction_0ii>
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004772:	4b11      	ldr	r3, [pc, #68]	; (80047b8 <HAL_MspInit+0x4c>)
 8004774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004776:	4a10      	ldr	r2, [pc, #64]	; (80047b8 <HAL_MspInit+0x4c>)
 8004778:	f043 0301 	orr.w	r3, r3, #1
 800477c:	6613      	str	r3, [r2, #96]	; 0x60
 800477e:	4b0e      	ldr	r3, [pc, #56]	; (80047b8 <HAL_MspInit+0x4c>)
 8004780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	607b      	str	r3, [r7, #4]
 8004788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800478a:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <HAL_MspInit+0x4c>)
 800478c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800478e:	4a0a      	ldr	r2, [pc, #40]	; (80047b8 <HAL_MspInit+0x4c>)
 8004790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004794:	6593      	str	r3, [r2, #88]	; 0x58
 8004796:	4b08      	ldr	r3, [pc, #32]	; (80047b8 <HAL_MspInit+0x4c>)
 8004798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800479a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800479e:	603b      	str	r3, [r7, #0]
 80047a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80047a2:	2200      	movs	r2, #0
 80047a4:	210f      	movs	r1, #15
 80047a6:	f06f 0001 	mvn.w	r0, #1
 80047aa:	f003 f91f 	bl	80079ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047ae:	bf00      	nop
 80047b0:	3708      	adds	r7, #8
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	40021000 	.word	0x40021000

080047bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b0b4      	sub	sp, #208	; 0xd0
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	605a      	str	r2, [r3, #4]
 80047ce:	609a      	str	r2, [r3, #8]
 80047d0:	60da      	str	r2, [r3, #12]
 80047d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047d8:	2298      	movs	r2, #152	; 0x98
 80047da:	2100      	movs	r1, #0
 80047dc:	4618      	mov	r0, r3
 80047de:	f00f f966 	bl	8013aae <memset>
  if(hadc->Instance==ADC1)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a97      	ldr	r2, [pc, #604]	; (8004a44 <HAL_ADC_MspInit+0x288>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	f040 80ad 	bne.w	8004948 <HAL_ADC_MspInit+0x18c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80047ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047f2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80047f4:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80047f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004800:	4618      	mov	r0, r3
 8004802:	f005 ffa5 	bl	800a750 <HAL_RCCEx_PeriphCLKConfig>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <HAL_ADC_MspInit+0x54>
    {
      Error_Handler();
 800480c:	f7ff fa38 	bl	8003c80 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8004810:	4b8d      	ldr	r3, [pc, #564]	; (8004a48 <HAL_ADC_MspInit+0x28c>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3301      	adds	r3, #1
 8004816:	4a8c      	ldr	r2, [pc, #560]	; (8004a48 <HAL_ADC_MspInit+0x28c>)
 8004818:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800481a:	4b8b      	ldr	r3, [pc, #556]	; (8004a48 <HAL_ADC_MspInit+0x28c>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d10b      	bne.n	800483a <HAL_ADC_MspInit+0x7e>
      __HAL_RCC_ADC_CLK_ENABLE();
 8004822:	4b8a      	ldr	r3, [pc, #552]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004826:	4a89      	ldr	r2, [pc, #548]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004828:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800482c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800482e:	4b87      	ldr	r3, [pc, #540]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004832:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004836:	623b      	str	r3, [r7, #32]
 8004838:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800483a:	4b84      	ldr	r3, [pc, #528]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 800483c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800483e:	4a83      	ldr	r2, [pc, #524]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004840:	f043 0301 	orr.w	r3, r3, #1
 8004844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004846:	4b81      	ldr	r3, [pc, #516]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	61fb      	str	r3, [r7, #28]
 8004850:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004852:	4b7e      	ldr	r3, [pc, #504]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004856:	4a7d      	ldr	r2, [pc, #500]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004858:	f043 0304 	orr.w	r3, r3, #4
 800485c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800485e:	4b7b      	ldr	r3, [pc, #492]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004862:	f003 0304 	and.w	r3, r3, #4
 8004866:	61bb      	str	r3, [r7, #24]
 8004868:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800486a:	4b78      	ldr	r3, [pc, #480]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 800486c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800486e:	4a77      	ldr	r2, [pc, #476]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004870:	f043 0302 	orr.w	r3, r3, #2
 8004874:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004876:	4b75      	ldr	r3, [pc, #468]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	617b      	str	r3, [r7, #20]
 8004880:	697b      	ldr	r3, [r7, #20]
    PA7     ------> ADC1_IN12
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = THERM_1_Pin|THERM_2_Pin|THERM_3_Pin|THERM_4_Pin
 8004882:	23f8      	movs	r3, #248	; 0xf8
 8004884:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                          |THERM_5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004888:	230b      	movs	r3, #11
 800488a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800488e:	2300      	movs	r3, #0
 8004890:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004894:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004898:	4619      	mov	r1, r3
 800489a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800489e:	f003 fb41 	bl	8007f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_6_Pin|THERM_7_Pin;
 80048a2:	2330      	movs	r3, #48	; 0x30
 80048a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80048a8:	230b      	movs	r3, #11
 80048aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ae:	2300      	movs	r3, #0
 80048b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048b4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80048b8:	4619      	mov	r1, r3
 80048ba:	4865      	ldr	r0, [pc, #404]	; (8004a50 <HAL_ADC_MspInit+0x294>)
 80048bc:	f003 fb32 	bl	8007f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_8_Pin;
 80048c0:	2301      	movs	r3, #1
 80048c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80048c6:	230b      	movs	r3, #11
 80048c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048cc:	2300      	movs	r3, #0
 80048ce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(THERM_8_GPIO_Port, &GPIO_InitStruct);
 80048d2:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80048d6:	4619      	mov	r1, r3
 80048d8:	485e      	ldr	r0, [pc, #376]	; (8004a54 <HAL_ADC_MspInit+0x298>)
 80048da:	f003 fb23 	bl	8007f24 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80048de:	4b5e      	ldr	r3, [pc, #376]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 80048e0:	4a5e      	ldr	r2, [pc, #376]	; (8004a5c <HAL_ADC_MspInit+0x2a0>)
 80048e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80048e4:	4b5c      	ldr	r3, [pc, #368]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 80048e6:	2205      	movs	r2, #5
 80048e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048ea:	4b5b      	ldr	r3, [pc, #364]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80048f0:	4b59      	ldr	r3, [pc, #356]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80048f6:	4b58      	ldr	r3, [pc, #352]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 80048f8:	2280      	movs	r2, #128	; 0x80
 80048fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80048fc:	4b56      	ldr	r3, [pc, #344]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 80048fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004902:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004904:	4b54      	ldr	r3, [pc, #336]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 8004906:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800490a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800490c:	4b52      	ldr	r3, [pc, #328]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 800490e:	2220      	movs	r2, #32
 8004910:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004912:	4b51      	ldr	r3, [pc, #324]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 8004914:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004918:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800491a:	484f      	ldr	r0, [pc, #316]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 800491c:	f003 f890 	bl	8007a40 <HAL_DMA_Init>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d001      	beq.n	800492a <HAL_ADC_MspInit+0x16e>
    {
      Error_Handler();
 8004926:	f7ff f9ab 	bl	8003c80 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a4a      	ldr	r2, [pc, #296]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 800492e:	651a      	str	r2, [r3, #80]	; 0x50
 8004930:	4a49      	ldr	r2, [pc, #292]	; (8004a58 <HAL_ADC_MspInit+0x29c>)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8004936:	2200      	movs	r2, #0
 8004938:	2105      	movs	r1, #5
 800493a:	2012      	movs	r0, #18
 800493c:	f003 f856 	bl	80079ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004940:	2012      	movs	r0, #18
 8004942:	f003 f86f 	bl	8007a24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004946:	e079      	b.n	8004a3c <HAL_ADC_MspInit+0x280>
  else if(hadc->Instance==ADC2)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a44      	ldr	r2, [pc, #272]	; (8004a60 <HAL_ADC_MspInit+0x2a4>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d174      	bne.n	8004a3c <HAL_ADC_MspInit+0x280>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004952:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004956:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8004958:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800495c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004964:	4618      	mov	r0, r3
 8004966:	f005 fef3 	bl	800a750 <HAL_RCCEx_PeriphCLKConfig>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 8004970:	f7ff f986 	bl	8003c80 <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8004974:	4b34      	ldr	r3, [pc, #208]	; (8004a48 <HAL_ADC_MspInit+0x28c>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	3301      	adds	r3, #1
 800497a:	4a33      	ldr	r2, [pc, #204]	; (8004a48 <HAL_ADC_MspInit+0x28c>)
 800497c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800497e:	4b32      	ldr	r3, [pc, #200]	; (8004a48 <HAL_ADC_MspInit+0x28c>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d10b      	bne.n	800499e <HAL_ADC_MspInit+0x1e2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8004986:	4b31      	ldr	r3, [pc, #196]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800498a:	4a30      	ldr	r2, [pc, #192]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 800498c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004990:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004992:	4b2e      	ldr	r3, [pc, #184]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 8004994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004996:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800499a:	613b      	str	r3, [r7, #16]
 800499c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800499e:	4b2b      	ldr	r3, [pc, #172]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 80049a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049a2:	4a2a      	ldr	r2, [pc, #168]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 80049a4:	f043 0302 	orr.w	r3, r3, #2
 80049a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049aa:	4b28      	ldr	r3, [pc, #160]	; (8004a4c <HAL_ADC_MspInit+0x290>)
 80049ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	60fb      	str	r3, [r7, #12]
 80049b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_SENSOR_Pin;
 80049b6:	2302      	movs	r3, #2
 80049b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80049bc:	230b      	movs	r3, #11
 80049be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 80049c8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80049cc:	4619      	mov	r1, r3
 80049ce:	4821      	ldr	r0, [pc, #132]	; (8004a54 <HAL_ADC_MspInit+0x298>)
 80049d0:	f003 faa8 	bl	8007f24 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 80049d4:	4b23      	ldr	r3, [pc, #140]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 80049d6:	4a24      	ldr	r2, [pc, #144]	; (8004a68 <HAL_ADC_MspInit+0x2ac>)
 80049d8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80049da:	4b22      	ldr	r3, [pc, #136]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 80049dc:	2206      	movs	r2, #6
 80049de:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049e0:	4b20      	ldr	r3, [pc, #128]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80049e6:	4b1f      	ldr	r3, [pc, #124]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80049ec:	4b1d      	ldr	r3, [pc, #116]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 80049ee:	2280      	movs	r2, #128	; 0x80
 80049f0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80049f2:	4b1c      	ldr	r3, [pc, #112]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 80049f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049f8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80049fa:	4b1a      	ldr	r3, [pc, #104]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 80049fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a00:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004a02:	4b18      	ldr	r3, [pc, #96]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 8004a04:	2220      	movs	r2, #32
 8004a06:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8004a08:	4b16      	ldr	r3, [pc, #88]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 8004a0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004a0e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004a10:	4814      	ldr	r0, [pc, #80]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 8004a12:	f003 f815 	bl	8007a40 <HAL_DMA_Init>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <HAL_ADC_MspInit+0x264>
      Error_Handler();
 8004a1c:	f7ff f930 	bl	8003c80 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a10      	ldr	r2, [pc, #64]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 8004a24:	651a      	str	r2, [r3, #80]	; 0x50
 8004a26:	4a0f      	ldr	r2, [pc, #60]	; (8004a64 <HAL_ADC_MspInit+0x2a8>)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	2105      	movs	r1, #5
 8004a30:	2012      	movs	r0, #18
 8004a32:	f002 ffdb 	bl	80079ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004a36:	2012      	movs	r0, #18
 8004a38:	f002 fff4 	bl	8007a24 <HAL_NVIC_EnableIRQ>
}
 8004a3c:	bf00      	nop
 8004a3e:	37d0      	adds	r7, #208	; 0xd0
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	50040000 	.word	0x50040000
 8004a48:	20003f2c 	.word	0x20003f2c
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	48000800 	.word	0x48000800
 8004a54:	48000400 	.word	0x48000400
 8004a58:	200019c0 	.word	0x200019c0
 8004a5c:	40020008 	.word	0x40020008
 8004a60:	50040100 	.word	0x50040100
 8004a64:	20001a20 	.word	0x20001a20
 8004a68:	40020408 	.word	0x40020408

08004a6c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b08a      	sub	sp, #40	; 0x28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a74:	f107 0314 	add.w	r3, r7, #20
 8004a78:	2200      	movs	r2, #0
 8004a7a:	601a      	str	r2, [r3, #0]
 8004a7c:	605a      	str	r2, [r3, #4]
 8004a7e:	609a      	str	r2, [r3, #8]
 8004a80:	60da      	str	r2, [r3, #12]
 8004a82:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a1b      	ldr	r2, [pc, #108]	; (8004af8 <HAL_CAN_MspInit+0x8c>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d130      	bne.n	8004af0 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004a8e:	4b1b      	ldr	r3, [pc, #108]	; (8004afc <HAL_CAN_MspInit+0x90>)
 8004a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a92:	4a1a      	ldr	r2, [pc, #104]	; (8004afc <HAL_CAN_MspInit+0x90>)
 8004a94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a98:	6593      	str	r3, [r2, #88]	; 0x58
 8004a9a:	4b18      	ldr	r3, [pc, #96]	; (8004afc <HAL_CAN_MspInit+0x90>)
 8004a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aa2:	613b      	str	r3, [r7, #16]
 8004aa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004aa6:	4b15      	ldr	r3, [pc, #84]	; (8004afc <HAL_CAN_MspInit+0x90>)
 8004aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aaa:	4a14      	ldr	r2, [pc, #80]	; (8004afc <HAL_CAN_MspInit+0x90>)
 8004aac:	f043 0302 	orr.w	r3, r3, #2
 8004ab0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ab2:	4b12      	ldr	r3, [pc, #72]	; (8004afc <HAL_CAN_MspInit+0x90>)
 8004ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004abe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004acc:	2303      	movs	r3, #3
 8004ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004ad0:	2309      	movs	r3, #9
 8004ad2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ad4:	f107 0314 	add.w	r3, r7, #20
 8004ad8:	4619      	mov	r1, r3
 8004ada:	4809      	ldr	r0, [pc, #36]	; (8004b00 <HAL_CAN_MspInit+0x94>)
 8004adc:	f003 fa22 	bl	8007f24 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	2105      	movs	r1, #5
 8004ae4:	2013      	movs	r0, #19
 8004ae6:	f002 ff81 	bl	80079ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004aea:	2013      	movs	r0, #19
 8004aec:	f002 ff9a 	bl	8007a24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004af0:	bf00      	nop
 8004af2:	3728      	adds	r7, #40	; 0x28
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40006400 	.word	0x40006400
 8004afc:	40021000 	.word	0x40021000
 8004b00:	48000400 	.word	0x48000400

08004b04 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b0aa      	sub	sp, #168	; 0xa8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b0c:	f107 0310 	add.w	r3, r7, #16
 8004b10:	2298      	movs	r2, #152	; 0x98
 8004b12:	2100      	movs	r1, #0
 8004b14:	4618      	mov	r0, r3
 8004b16:	f00e ffca 	bl	8013aae <memset>
  if(hrtc->Instance==RTC)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a16      	ldr	r2, [pc, #88]	; (8004b78 <HAL_RTC_MspInit+0x74>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d124      	bne.n	8004b6e <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004b24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b28:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004b2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b32:	f107 0310 	add.w	r3, r7, #16
 8004b36:	4618      	mov	r0, r3
 8004b38:	f005 fe0a 	bl	800a750 <HAL_RCCEx_PeriphCLKConfig>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004b42:	f7ff f89d 	bl	8003c80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004b46:	4b0d      	ldr	r3, [pc, #52]	; (8004b7c <HAL_RTC_MspInit+0x78>)
 8004b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b4c:	4a0b      	ldr	r2, [pc, #44]	; (8004b7c <HAL_RTC_MspInit+0x78>)
 8004b4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004b56:	4b09      	ldr	r3, [pc, #36]	; (8004b7c <HAL_RTC_MspInit+0x78>)
 8004b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b5a:	4a08      	ldr	r2, [pc, #32]	; (8004b7c <HAL_RTC_MspInit+0x78>)
 8004b5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b60:	6593      	str	r3, [r2, #88]	; 0x58
 8004b62:	4b06      	ldr	r3, [pc, #24]	; (8004b7c <HAL_RTC_MspInit+0x78>)
 8004b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004b6e:	bf00      	nop
 8004b70:	37a8      	adds	r7, #168	; 0xa8
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40002800 	.word	0x40002800
 8004b7c:	40021000 	.word	0x40021000

08004b80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	; 0x28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b88:	f107 0314 	add.w	r3, r7, #20
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	609a      	str	r2, [r3, #8]
 8004b94:	60da      	str	r2, [r3, #12]
 8004b96:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a1f      	ldr	r2, [pc, #124]	; (8004c1c <HAL_SPI_MspInit+0x9c>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d137      	bne.n	8004c12 <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004ba2:	4b1f      	ldr	r3, [pc, #124]	; (8004c20 <HAL_SPI_MspInit+0xa0>)
 8004ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ba6:	4a1e      	ldr	r2, [pc, #120]	; (8004c20 <HAL_SPI_MspInit+0xa0>)
 8004ba8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004bac:	6613      	str	r3, [r2, #96]	; 0x60
 8004bae:	4b1c      	ldr	r3, [pc, #112]	; (8004c20 <HAL_SPI_MspInit+0xa0>)
 8004bb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bb6:	613b      	str	r3, [r7, #16]
 8004bb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bba:	4b19      	ldr	r3, [pc, #100]	; (8004c20 <HAL_SPI_MspInit+0xa0>)
 8004bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bbe:	4a18      	ldr	r2, [pc, #96]	; (8004c20 <HAL_SPI_MspInit+0xa0>)
 8004bc0:	f043 0302 	orr.w	r3, r3, #2
 8004bc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bc6:	4b16      	ldr	r3, [pc, #88]	; (8004c20 <HAL_SPI_MspInit+0xa0>)
 8004bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	60fb      	str	r3, [r7, #12]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8004bd2:	2328      	movs	r3, #40	; 0x28
 8004bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bde:	2303      	movs	r3, #3
 8004be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004be2:	2305      	movs	r3, #5
 8004be4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004be6:	f107 0314 	add.w	r3, r7, #20
 8004bea:	4619      	mov	r1, r3
 8004bec:	480d      	ldr	r0, [pc, #52]	; (8004c24 <HAL_SPI_MspInit+0xa4>)
 8004bee:	f003 f999 	bl	8007f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004bf2:	2310      	movs	r3, #16
 8004bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004c02:	2305      	movs	r3, #5
 8004c04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c06:	f107 0314 	add.w	r3, r7, #20
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4805      	ldr	r0, [pc, #20]	; (8004c24 <HAL_SPI_MspInit+0xa4>)
 8004c0e:	f003 f989 	bl	8007f24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004c12:	bf00      	nop
 8004c14:	3728      	adds	r7, #40	; 0x28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40013000 	.word	0x40013000
 8004c20:	40021000 	.word	0x40021000
 8004c24:	48000400 	.word	0x48000400

08004c28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a23      	ldr	r2, [pc, #140]	; (8004cc4 <HAL_TIM_Base_MspInit+0x9c>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d114      	bne.n	8004c64 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004c3a:	4b23      	ldr	r3, [pc, #140]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c3e:	4a22      	ldr	r2, [pc, #136]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004c40:	f043 0302 	orr.w	r3, r3, #2
 8004c44:	6593      	str	r3, [r2, #88]	; 0x58
 8004c46:	4b20      	ldr	r3, [pc, #128]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	617b      	str	r3, [r7, #20]
 8004c50:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004c52:	2200      	movs	r2, #0
 8004c54:	2105      	movs	r1, #5
 8004c56:	201d      	movs	r0, #29
 8004c58:	f002 fec8 	bl	80079ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004c5c:	201d      	movs	r0, #29
 8004c5e:	f002 fee1 	bl	8007a24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004c62:	e02a      	b.n	8004cba <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a18      	ldr	r2, [pc, #96]	; (8004ccc <HAL_TIM_Base_MspInit+0xa4>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d114      	bne.n	8004c98 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004c6e:	4b16      	ldr	r3, [pc, #88]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c72:	4a15      	ldr	r2, [pc, #84]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004c74:	f043 0310 	orr.w	r3, r3, #16
 8004c78:	6593      	str	r3, [r2, #88]	; 0x58
 8004c7a:	4b13      	ldr	r3, [pc, #76]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c7e:	f003 0310 	and.w	r3, r3, #16
 8004c82:	613b      	str	r3, [r7, #16]
 8004c84:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8004c86:	2200      	movs	r2, #0
 8004c88:	2105      	movs	r1, #5
 8004c8a:	2036      	movs	r0, #54	; 0x36
 8004c8c:	f002 feae 	bl	80079ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004c90:	2036      	movs	r0, #54	; 0x36
 8004c92:	f002 fec7 	bl	8007a24 <HAL_NVIC_EnableIRQ>
}
 8004c96:	e010      	b.n	8004cba <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a0c      	ldr	r2, [pc, #48]	; (8004cd0 <HAL_TIM_Base_MspInit+0xa8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d10b      	bne.n	8004cba <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ca2:	4b09      	ldr	r3, [pc, #36]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ca6:	4a08      	ldr	r2, [pc, #32]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004ca8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004cac:	6613      	str	r3, [r2, #96]	; 0x60
 8004cae:	4b06      	ldr	r3, [pc, #24]	; (8004cc8 <HAL_TIM_Base_MspInit+0xa0>)
 8004cb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cb6:	60fb      	str	r3, [r7, #12]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
}
 8004cba:	bf00      	nop
 8004cbc:	3718      	adds	r7, #24
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	40000400 	.word	0x40000400
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	40001000 	.word	0x40001000
 8004cd0:	40013400 	.word	0x40013400

08004cd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b08c      	sub	sp, #48	; 0x30
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	2019      	movs	r0, #25
 8004cea:	f002 fe7f 	bl	80079ec <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004cee:	2019      	movs	r0, #25
 8004cf0:	f002 fe98 	bl	8007a24 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8004cf4:	4b1e      	ldr	r3, [pc, #120]	; (8004d70 <HAL_InitTick+0x9c>)
 8004cf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf8:	4a1d      	ldr	r2, [pc, #116]	; (8004d70 <HAL_InitTick+0x9c>)
 8004cfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cfe:	6613      	str	r3, [r2, #96]	; 0x60
 8004d00:	4b1b      	ldr	r3, [pc, #108]	; (8004d70 <HAL_InitTick+0x9c>)
 8004d02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d08:	60fb      	str	r3, [r7, #12]
 8004d0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004d0c:	f107 0210 	add.w	r2, r7, #16
 8004d10:	f107 0314 	add.w	r3, r7, #20
 8004d14:	4611      	mov	r1, r2
 8004d16:	4618      	mov	r0, r3
 8004d18:	f005 fc2a 	bl	800a570 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004d1c:	f005 fc12 	bl	800a544 <HAL_RCC_GetPCLK2Freq>
 8004d20:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d24:	4a13      	ldr	r2, [pc, #76]	; (8004d74 <HAL_InitTick+0xa0>)
 8004d26:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2a:	0c9b      	lsrs	r3, r3, #18
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8004d30:	4b11      	ldr	r3, [pc, #68]	; (8004d78 <HAL_InitTick+0xa4>)
 8004d32:	4a12      	ldr	r2, [pc, #72]	; (8004d7c <HAL_InitTick+0xa8>)
 8004d34:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8004d36:	4b10      	ldr	r3, [pc, #64]	; (8004d78 <HAL_InitTick+0xa4>)
 8004d38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004d3c:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8004d3e:	4a0e      	ldr	r2, [pc, #56]	; (8004d78 <HAL_InitTick+0xa4>)
 8004d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d42:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8004d44:	4b0c      	ldr	r3, [pc, #48]	; (8004d78 <HAL_InitTick+0xa4>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d4a:	4b0b      	ldr	r3, [pc, #44]	; (8004d78 <HAL_InitTick+0xa4>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8004d50:	4809      	ldr	r0, [pc, #36]	; (8004d78 <HAL_InitTick+0xa4>)
 8004d52:	f007 fb15 	bl	800c380 <HAL_TIM_Base_Init>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d104      	bne.n	8004d66 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8004d5c:	4806      	ldr	r0, [pc, #24]	; (8004d78 <HAL_InitTick+0xa4>)
 8004d5e:	f007 fbcf 	bl	800c500 <HAL_TIM_Base_Start_IT>
 8004d62:	4603      	mov	r3, r0
 8004d64:	e000      	b.n	8004d68 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3730      	adds	r7, #48	; 0x30
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40021000 	.word	0x40021000
 8004d74:	431bde83 	.word	0x431bde83
 8004d78:	20003f30 	.word	0x20003f30
 8004d7c:	40014400 	.word	0x40014400

08004d80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d84:	e7fe      	b.n	8004d84 <NMI_Handler+0x4>

08004d86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d86:	b480      	push	{r7}
 8004d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d8a:	e7fe      	b.n	8004d8a <HardFault_Handler+0x4>

08004d8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d90:	e7fe      	b.n	8004d90 <MemManage_Handler+0x4>

08004d92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d92:	b480      	push	{r7}
 8004d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d96:	e7fe      	b.n	8004d96 <BusFault_Handler+0x4>

08004d98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d9c:	e7fe      	b.n	8004d9c <UsageFault_Handler+0x4>

08004d9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004da2:	bf00      	nop
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004db0:	4802      	ldr	r0, [pc, #8]	; (8004dbc <DMA1_Channel1_IRQHandler+0x10>)
 8004db2:	f002 ff68 	bl	8007c86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004db6:	bf00      	nop
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	200019c0 	.word	0x200019c0

08004dc0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004dc4:	4803      	ldr	r0, [pc, #12]	; (8004dd4 <ADC1_2_IRQHandler+0x14>)
 8004dc6:	f000 fdd9 	bl	800597c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8004dca:	4803      	ldr	r0, [pc, #12]	; (8004dd8 <ADC1_2_IRQHandler+0x18>)
 8004dcc:	f000 fdd6 	bl	800597c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004dd0:	bf00      	nop
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	200018f0 	.word	0x200018f0
 8004dd8:	20001958 	.word	0x20001958

08004ddc <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004de0:	4802      	ldr	r0, [pc, #8]	; (8004dec <CAN1_TX_IRQHandler+0x10>)
 8004de2:	f002 fb1c 	bl	800741e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004de6:	bf00      	nop
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	20001a80 	.word	0x20001a80

08004df0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004df4:	4802      	ldr	r0, [pc, #8]	; (8004e00 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004df6:	f007 fbf3 	bl	800c5e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004dfa:	bf00      	nop
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	20003f30 	.word	0x20003f30

08004e04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004e08:	4802      	ldr	r0, [pc, #8]	; (8004e14 <TIM3_IRQHandler+0x10>)
 8004e0a:	f007 fbe9 	bl	800c5e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004e0e:	bf00      	nop
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	20001b40 	.word	0x20001b40

08004e18 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004e1c:	4802      	ldr	r0, [pc, #8]	; (8004e28 <TIM6_DAC_IRQHandler+0x10>)
 8004e1e:	f007 fbdf 	bl	800c5e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004e22:	bf00      	nop
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	20001b8c 	.word	0x20001b8c

08004e2c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004e30:	4802      	ldr	r0, [pc, #8]	; (8004e3c <DMA2_Channel1_IRQHandler+0x10>)
 8004e32:	f002 ff28 	bl	8007c86 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8004e36:	bf00      	nop
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20001a20 	.word	0x20001a20

08004e40 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004e44:	4802      	ldr	r0, [pc, #8]	; (8004e50 <OTG_FS_IRQHandler+0x10>)
 8004e46:	f003 fb82 	bl	800854e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20009148 	.word	0x20009148

08004e54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
	return 1;
 8004e58:	2301      	movs	r3, #1
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <_kill>:

int _kill(int pid, int sig)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004e6e:	f00e fcd3 	bl	8013818 <__errno>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2216      	movs	r2, #22
 8004e76:	601a      	str	r2, [r3, #0]
	return -1;
 8004e78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3708      	adds	r7, #8
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <_exit>:

void _exit (int status)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f7ff ffe7 	bl	8004e64 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004e96:	e7fe      	b.n	8004e96 <_exit+0x12>

08004e98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b086      	sub	sp, #24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	617b      	str	r3, [r7, #20]
 8004ea8:	e00a      	b.n	8004ec0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004eaa:	f3af 8000 	nop.w
 8004eae:	4601      	mov	r1, r0
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	1c5a      	adds	r2, r3, #1
 8004eb4:	60ba      	str	r2, [r7, #8]
 8004eb6:	b2ca      	uxtb	r2, r1
 8004eb8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	617b      	str	r3, [r7, #20]
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	dbf0      	blt.n	8004eaa <_read+0x12>
	}

return len;
 8004ec8:	687b      	ldr	r3, [r7, #4]
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3718      	adds	r7, #24
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b086      	sub	sp, #24
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	60f8      	str	r0, [r7, #12]
 8004eda:	60b9      	str	r1, [r7, #8]
 8004edc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ede:	2300      	movs	r3, #0
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	e009      	b.n	8004ef8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	1c5a      	adds	r2, r3, #1
 8004ee8:	60ba      	str	r2, [r7, #8]
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	617b      	str	r3, [r7, #20]
 8004ef8:	697a      	ldr	r2, [r7, #20]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	dbf1      	blt.n	8004ee4 <_write+0x12>
	}
	return len;
 8004f00:	687b      	ldr	r3, [r7, #4]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3718      	adds	r7, #24
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <_close>:

int _close(int file)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
	return -1;
 8004f12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	370c      	adds	r7, #12
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr

08004f22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f22:	b480      	push	{r7}
 8004f24:	b083      	sub	sp, #12
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]
 8004f2a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004f32:	605a      	str	r2, [r3, #4]
	return 0;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <_isatty>:

int _isatty(int file)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b083      	sub	sp, #12
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
	return 1;
 8004f4a:	2301      	movs	r3, #1
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
	return 0;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
	...

08004f74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b086      	sub	sp, #24
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f7c:	4a14      	ldr	r2, [pc, #80]	; (8004fd0 <_sbrk+0x5c>)
 8004f7e:	4b15      	ldr	r3, [pc, #84]	; (8004fd4 <_sbrk+0x60>)
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f88:	4b13      	ldr	r3, [pc, #76]	; (8004fd8 <_sbrk+0x64>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d102      	bne.n	8004f96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f90:	4b11      	ldr	r3, [pc, #68]	; (8004fd8 <_sbrk+0x64>)
 8004f92:	4a12      	ldr	r2, [pc, #72]	; (8004fdc <_sbrk+0x68>)
 8004f94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f96:	4b10      	ldr	r3, [pc, #64]	; (8004fd8 <_sbrk+0x64>)
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d207      	bcs.n	8004fb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004fa4:	f00e fc38 	bl	8013818 <__errno>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	220c      	movs	r2, #12
 8004fac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004fae:	f04f 33ff 	mov.w	r3, #4294967295
 8004fb2:	e009      	b.n	8004fc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004fb4:	4b08      	ldr	r3, [pc, #32]	; (8004fd8 <_sbrk+0x64>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004fba:	4b07      	ldr	r3, [pc, #28]	; (8004fd8 <_sbrk+0x64>)
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	4a05      	ldr	r2, [pc, #20]	; (8004fd8 <_sbrk+0x64>)
 8004fc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3718      	adds	r7, #24
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	20050000 	.word	0x20050000
 8004fd4:	00000400 	.word	0x00000400
 8004fd8:	20003f7c 	.word	0x20003f7c
 8004fdc:	20009888 	.word	0x20009888

08004fe0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004fe4:	4b06      	ldr	r3, [pc, #24]	; (8005000 <SystemInit+0x20>)
 8004fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fea:	4a05      	ldr	r2, [pc, #20]	; (8005000 <SystemInit+0x20>)
 8004fec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ff0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004ff4:	bf00      	nop
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	e000ed00 	.word	0xe000ed00

08005004 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005004:	f8df d034 	ldr.w	sp, [pc, #52]	; 800503c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005008:	f7ff ffea 	bl	8004fe0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800500c:	480c      	ldr	r0, [pc, #48]	; (8005040 <LoopForever+0x6>)
  ldr r1, =_edata
 800500e:	490d      	ldr	r1, [pc, #52]	; (8005044 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005010:	4a0d      	ldr	r2, [pc, #52]	; (8005048 <LoopForever+0xe>)
  movs r3, #0
 8005012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005014:	e002      	b.n	800501c <LoopCopyDataInit>

08005016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800501a:	3304      	adds	r3, #4

0800501c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800501c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800501e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005020:	d3f9      	bcc.n	8005016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005022:	4a0a      	ldr	r2, [pc, #40]	; (800504c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005024:	4c0a      	ldr	r4, [pc, #40]	; (8005050 <LoopForever+0x16>)
  movs r3, #0
 8005026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005028:	e001      	b.n	800502e <LoopFillZerobss>

0800502a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800502a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800502c:	3204      	adds	r2, #4

0800502e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800502e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005030:	d3fb      	bcc.n	800502a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005032:	f00e fced 	bl	8013a10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005036:	f7fe f8c1 	bl	80031bc <main>

0800503a <LoopForever>:

LoopForever:
    b LoopForever
 800503a:	e7fe      	b.n	800503a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800503c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005040:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005044:	2000058c 	.word	0x2000058c
  ldr r2, =_sidata
 8005048:	08017160 	.word	0x08017160
  ldr r2, =_sbss
 800504c:	2000058c 	.word	0x2000058c
  ldr r4, =_ebss
 8005050:	20009884 	.word	0x20009884

08005054 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005054:	e7fe      	b.n	8005054 <CAN1_RX0_IRQHandler>

08005056 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005056:	b580      	push	{r7, lr}
 8005058:	b082      	sub	sp, #8
 800505a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800505c:	2300      	movs	r3, #0
 800505e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005060:	2003      	movs	r0, #3
 8005062:	f002 fcb8 	bl	80079d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005066:	200f      	movs	r0, #15
 8005068:	f7ff fe34 	bl	8004cd4 <HAL_InitTick>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d002      	beq.n	8005078 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	71fb      	strb	r3, [r7, #7]
 8005076:	e001      	b.n	800507c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005078:	f7ff fb78 	bl	800476c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800507c:	79fb      	ldrb	r3, [r7, #7]
}
 800507e:	4618      	mov	r0, r3
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
	...

08005088 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800508c:	4b06      	ldr	r3, [pc, #24]	; (80050a8 <HAL_IncTick+0x20>)
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	461a      	mov	r2, r3
 8005092:	4b06      	ldr	r3, [pc, #24]	; (80050ac <HAL_IncTick+0x24>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4413      	add	r3, r2
 8005098:	4a04      	ldr	r2, [pc, #16]	; (80050ac <HAL_IncTick+0x24>)
 800509a:	6013      	str	r3, [r2, #0]
}
 800509c:	bf00      	nop
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	20000230 	.word	0x20000230
 80050ac:	20003f80 	.word	0x20003f80

080050b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050b0:	b480      	push	{r7}
 80050b2:	af00      	add	r7, sp, #0
  return uwTick;
 80050b4:	4b03      	ldr	r3, [pc, #12]	; (80050c4 <HAL_GetTick+0x14>)
 80050b6:	681b      	ldr	r3, [r3, #0]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	20003f80 	.word	0x20003f80

080050c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050d0:	f7ff ffee 	bl	80050b0 <HAL_GetTick>
 80050d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e0:	d005      	beq.n	80050ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80050e2:	4b0a      	ldr	r3, [pc, #40]	; (800510c <HAL_Delay+0x44>)
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	461a      	mov	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	4413      	add	r3, r2
 80050ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80050ee:	bf00      	nop
 80050f0:	f7ff ffde 	bl	80050b0 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d8f7      	bhi.n	80050f0 <HAL_Delay+0x28>
  {
  }
}
 8005100:	bf00      	nop
 8005102:	bf00      	nop
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	20000230 	.word	0x20000230

08005110 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	431a      	orrs	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	609a      	str	r2, [r3, #8]
}
 800512a:	bf00      	nop
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005136:	b480      	push	{r7}
 8005138:	b083      	sub	sp, #12
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
 800513e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	431a      	orrs	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	609a      	str	r2, [r3, #8]
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800516c:	4618      	mov	r0, r3
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005178:	b480      	push	{r7}
 800517a:	b087      	sub	sp, #28
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
 8005184:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	3360      	adds	r3, #96	; 0x60
 800518a:	461a      	mov	r2, r3
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	4b08      	ldr	r3, [pc, #32]	; (80051bc <LL_ADC_SetOffset+0x44>)
 800519a:	4013      	ands	r3, r2
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	430a      	orrs	r2, r1
 80051a6:	4313      	orrs	r3, r2
 80051a8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80051b0:	bf00      	nop
 80051b2:	371c      	adds	r7, #28
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr
 80051bc:	03fff000 	.word	0x03fff000

080051c0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3360      	adds	r3, #96	; 0x60
 80051ce:	461a      	mov	r2, r3
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	4413      	add	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	3360      	adds	r3, #96	; 0x60
 80051fc:	461a      	mov	r2, r3
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	009b      	lsls	r3, r3, #2
 8005202:	4413      	add	r3, r2
 8005204:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	431a      	orrs	r2, r3
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005216:	bf00      	nop
 8005218:	371c      	adds	r7, #28
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr

08005222 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005222:	b480      	push	{r7}
 8005224:	b083      	sub	sp, #12
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
 800522a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	615a      	str	r2, [r3, #20]
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005258:	2b00      	cmp	r3, #0
 800525a:	d101      	bne.n	8005260 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800525c:	2301      	movs	r3, #1
 800525e:	e000      	b.n	8005262 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800526e:	b480      	push	{r7}
 8005270:	b087      	sub	sp, #28
 8005272:	af00      	add	r7, sp, #0
 8005274:	60f8      	str	r0, [r7, #12]
 8005276:	60b9      	str	r1, [r7, #8]
 8005278:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	3330      	adds	r3, #48	; 0x30
 800527e:	461a      	mov	r2, r3
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	0a1b      	lsrs	r3, r3, #8
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	f003 030c 	and.w	r3, r3, #12
 800528a:	4413      	add	r3, r2
 800528c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f003 031f 	and.w	r3, r3, #31
 8005298:	211f      	movs	r1, #31
 800529a:	fa01 f303 	lsl.w	r3, r1, r3
 800529e:	43db      	mvns	r3, r3
 80052a0:	401a      	ands	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	0e9b      	lsrs	r3, r3, #26
 80052a6:	f003 011f 	and.w	r1, r3, #31
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f003 031f 	and.w	r3, r3, #31
 80052b0:	fa01 f303 	lsl.w	r3, r1, r3
 80052b4:	431a      	orrs	r2, r3
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80052ba:	bf00      	nop
 80052bc:	371c      	adds	r7, #28
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr

080052c6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80052da:	2301      	movs	r3, #1
 80052dc:	e000      	b.n	80052e0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	3314      	adds	r3, #20
 80052fc:	461a      	mov	r2, r3
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	0e5b      	lsrs	r3, r3, #25
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	f003 0304 	and.w	r3, r3, #4
 8005308:	4413      	add	r3, r2
 800530a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	0d1b      	lsrs	r3, r3, #20
 8005314:	f003 031f 	and.w	r3, r3, #31
 8005318:	2107      	movs	r1, #7
 800531a:	fa01 f303 	lsl.w	r3, r1, r3
 800531e:	43db      	mvns	r3, r3
 8005320:	401a      	ands	r2, r3
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	0d1b      	lsrs	r3, r3, #20
 8005326:	f003 031f 	and.w	r3, r3, #31
 800532a:	6879      	ldr	r1, [r7, #4]
 800532c:	fa01 f303 	lsl.w	r3, r1, r3
 8005330:	431a      	orrs	r2, r3
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005336:	bf00      	nop
 8005338:	371c      	adds	r7, #28
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
	...

08005344 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800535c:	43db      	mvns	r3, r3
 800535e:	401a      	ands	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f003 0318 	and.w	r3, r3, #24
 8005366:	4908      	ldr	r1, [pc, #32]	; (8005388 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005368:	40d9      	lsrs	r1, r3
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	400b      	ands	r3, r1
 800536e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005372:	431a      	orrs	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800537a:	bf00      	nop
 800537c:	3714      	adds	r7, #20
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	0007ffff 	.word	0x0007ffff

0800538c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f003 031f 	and.w	r3, r3, #31
}
 800539c:	4618      	mov	r0, r3
 800539e:	370c      	adds	r7, #12
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80053d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6093      	str	r3, [r2, #8]
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053fc:	d101      	bne.n	8005402 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80053fe:	2301      	movs	r3, #1
 8005400:	e000      	b.n	8005404 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005420:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005424:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800542c:	bf00      	nop
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005448:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800544c:	d101      	bne.n	8005452 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800544e:	2301      	movs	r3, #1
 8005450:	e000      	b.n	8005454 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005470:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005474:	f043 0201 	orr.w	r2, r3, #1
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005498:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800549c:	f043 0202 	orr.w	r2, r3, #2
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d101      	bne.n	80054c8 <LL_ADC_IsEnabled+0x18>
 80054c4:	2301      	movs	r3, #1
 80054c6:	e000      	b.n	80054ca <LL_ADC_IsEnabled+0x1a>
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	370c      	adds	r7, #12
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr

080054d6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80054d6:	b480      	push	{r7}
 80054d8:	b083      	sub	sp, #12
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f003 0302 	and.w	r3, r3, #2
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d101      	bne.n	80054ee <LL_ADC_IsDisableOngoing+0x18>
 80054ea:	2301      	movs	r3, #1
 80054ec:	e000      	b.n	80054f0 <LL_ADC_IsDisableOngoing+0x1a>
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800550c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005510:	f043 0204 	orr.w	r2, r3, #4
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f003 0304 	and.w	r3, r3, #4
 8005534:	2b04      	cmp	r3, #4
 8005536:	d101      	bne.n	800553c <LL_ADC_REG_IsConversionOngoing+0x18>
 8005538:	2301      	movs	r3, #1
 800553a:	e000      	b.n	800553e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800554a:	b480      	push	{r7}
 800554c:	b083      	sub	sp, #12
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f003 0308 	and.w	r3, r3, #8
 800555a:	2b08      	cmp	r3, #8
 800555c:	d101      	bne.n	8005562 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800555e:	2301      	movs	r3, #1
 8005560:	e000      	b.n	8005564 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005570:	b590      	push	{r4, r7, lr}
 8005572:	b089      	sub	sp, #36	; 0x24
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005578:	2300      	movs	r3, #0
 800557a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800557c:	2300      	movs	r3, #0
 800557e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d101      	bne.n	800558a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e134      	b.n	80057f4 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005594:	2b00      	cmp	r3, #0
 8005596:	d109      	bne.n	80055ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f7ff f90f 	bl	80047bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7ff ff19 	bl	80053e8 <LL_ADC_IsDeepPowerDownEnabled>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d004      	beq.n	80055c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7ff feff 	bl	80053c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff ff34 	bl	8005438 <LL_ADC_IsInternalRegulatorEnabled>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d115      	bne.n	8005602 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4618      	mov	r0, r3
 80055dc:	f7ff ff18 	bl	8005410 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80055e0:	4b86      	ldr	r3, [pc, #536]	; (80057fc <HAL_ADC_Init+0x28c>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	099b      	lsrs	r3, r3, #6
 80055e6:	4a86      	ldr	r2, [pc, #536]	; (8005800 <HAL_ADC_Init+0x290>)
 80055e8:	fba2 2303 	umull	r2, r3, r2, r3
 80055ec:	099b      	lsrs	r3, r3, #6
 80055ee:	3301      	adds	r3, #1
 80055f0:	005b      	lsls	r3, r3, #1
 80055f2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80055f4:	e002      	b.n	80055fc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1f9      	bne.n	80055f6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4618      	mov	r0, r3
 8005608:	f7ff ff16 	bl	8005438 <LL_ADC_IsInternalRegulatorEnabled>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10d      	bne.n	800562e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005616:	f043 0210 	orr.w	r2, r3, #16
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005622:	f043 0201 	orr.w	r2, r3, #1
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff ff76 	bl	8005524 <LL_ADC_REG_IsConversionOngoing>
 8005638:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800563e:	f003 0310 	and.w	r3, r3, #16
 8005642:	2b00      	cmp	r3, #0
 8005644:	f040 80cd 	bne.w	80057e2 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	2b00      	cmp	r3, #0
 800564c:	f040 80c9 	bne.w	80057e2 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005654:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005658:	f043 0202 	orr.w	r2, r3, #2
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4618      	mov	r0, r3
 8005666:	f7ff ff23 	bl	80054b0 <LL_ADC_IsEnabled>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d110      	bne.n	8005692 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005670:	4864      	ldr	r0, [pc, #400]	; (8005804 <HAL_ADC_Init+0x294>)
 8005672:	f7ff ff1d 	bl	80054b0 <LL_ADC_IsEnabled>
 8005676:	4604      	mov	r4, r0
 8005678:	4863      	ldr	r0, [pc, #396]	; (8005808 <HAL_ADC_Init+0x298>)
 800567a:	f7ff ff19 	bl	80054b0 <LL_ADC_IsEnabled>
 800567e:	4603      	mov	r3, r0
 8005680:	4323      	orrs	r3, r4
 8005682:	2b00      	cmp	r3, #0
 8005684:	d105      	bne.n	8005692 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	4619      	mov	r1, r3
 800568c:	485f      	ldr	r0, [pc, #380]	; (800580c <HAL_ADC_Init+0x29c>)
 800568e:	f7ff fd3f 	bl	8005110 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	7e5b      	ldrb	r3, [r3, #25]
 8005696:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800569c:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80056a2:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80056a8:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056b0:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80056b2:	4313      	orrs	r3, r2
 80056b4:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d106      	bne.n	80056ce <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c4:	3b01      	subs	r3, #1
 80056c6:	045b      	lsls	r3, r3, #17
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d009      	beq.n	80056ea <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056da:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e2:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80056e4:	69ba      	ldr	r2, [r7, #24]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	4b47      	ldr	r3, [pc, #284]	; (8005810 <HAL_ADC_Init+0x2a0>)
 80056f2:	4013      	ands	r3, r2
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6812      	ldr	r2, [r2, #0]
 80056f8:	69b9      	ldr	r1, [r7, #24]
 80056fa:	430b      	orrs	r3, r1
 80056fc:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4618      	mov	r0, r3
 8005704:	f7ff ff0e 	bl	8005524 <LL_ADC_REG_IsConversionOngoing>
 8005708:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4618      	mov	r0, r3
 8005710:	f7ff ff1b 	bl	800554a <LL_ADC_INJ_IsConversionOngoing>
 8005714:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d140      	bne.n	800579e <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d13d      	bne.n	800579e <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	7e1b      	ldrb	r3, [r3, #24]
 800572a:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800572c:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005734:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005736:	4313      	orrs	r3, r2
 8005738:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005744:	f023 0306 	bic.w	r3, r3, #6
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	6812      	ldr	r2, [r2, #0]
 800574c:	69b9      	ldr	r1, [r7, #24]
 800574e:	430b      	orrs	r3, r1
 8005750:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005758:	2b01      	cmp	r3, #1
 800575a:	d118      	bne.n	800578e <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005766:	f023 0304 	bic.w	r3, r3, #4
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005772:	4311      	orrs	r1, r2
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005778:	4311      	orrs	r1, r2
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800577e:	430a      	orrs	r2, r1
 8005780:	431a      	orrs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0201 	orr.w	r2, r2, #1
 800578a:	611a      	str	r2, [r3, #16]
 800578c:	e007      	b.n	800579e <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	691a      	ldr	r2, [r3, #16]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 0201 	bic.w	r2, r2, #1
 800579c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d10c      	bne.n	80057c0 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ac:	f023 010f 	bic.w	r1, r3, #15
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	69db      	ldr	r3, [r3, #28]
 80057b4:	1e5a      	subs	r2, r3, #1
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	430a      	orrs	r2, r1
 80057bc:	631a      	str	r2, [r3, #48]	; 0x30
 80057be:	e007      	b.n	80057d0 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 020f 	bic.w	r2, r2, #15
 80057ce:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057d4:	f023 0303 	bic.w	r3, r3, #3
 80057d8:	f043 0201 	orr.w	r2, r3, #1
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	659a      	str	r2, [r3, #88]	; 0x58
 80057e0:	e007      	b.n	80057f2 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057e6:	f043 0210 	orr.w	r2, r3, #16
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80057f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3724      	adds	r7, #36	; 0x24
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd90      	pop	{r4, r7, pc}
 80057fc:	20000228 	.word	0x20000228
 8005800:	053e2d63 	.word	0x053e2d63
 8005804:	50040000 	.word	0x50040000
 8005808:	50040100 	.word	0x50040100
 800580c:	50040300 	.word	0x50040300
 8005810:	fff0c007 	.word	0xfff0c007

08005814 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005820:	4850      	ldr	r0, [pc, #320]	; (8005964 <HAL_ADC_Start_DMA+0x150>)
 8005822:	f7ff fdb3 	bl	800538c <LL_ADC_GetMultimode>
 8005826:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff fe79 	bl	8005524 <LL_ADC_REG_IsConversionOngoing>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	f040 808e 	bne.w	8005956 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005840:	2b01      	cmp	r3, #1
 8005842:	d101      	bne.n	8005848 <HAL_ADC_Start_DMA+0x34>
 8005844:	2302      	movs	r3, #2
 8005846:	e089      	b.n	800595c <HAL_ADC_Start_DMA+0x148>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d005      	beq.n	8005862 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	2b05      	cmp	r3, #5
 800585a:	d002      	beq.n	8005862 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	2b09      	cmp	r3, #9
 8005860:	d172      	bne.n	8005948 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f000 fec8 	bl	80065f8 <ADC_Enable>
 8005868:	4603      	mov	r3, r0
 800586a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800586c:	7dfb      	ldrb	r3, [r7, #23]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d165      	bne.n	800593e <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005876:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800587a:	f023 0301 	bic.w	r3, r3, #1
 800587e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a37      	ldr	r2, [pc, #220]	; (8005968 <HAL_ADC_Start_DMA+0x154>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d002      	beq.n	8005896 <HAL_ADC_Start_DMA+0x82>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	e000      	b.n	8005898 <HAL_ADC_Start_DMA+0x84>
 8005896:	4b35      	ldr	r3, [pc, #212]	; (800596c <HAL_ADC_Start_DMA+0x158>)
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	6812      	ldr	r2, [r2, #0]
 800589c:	4293      	cmp	r3, r2
 800589e:	d002      	beq.n	80058a6 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d105      	bne.n	80058b2 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058aa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d006      	beq.n	80058cc <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058c2:	f023 0206 	bic.w	r2, r3, #6
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	65da      	str	r2, [r3, #92]	; 0x5c
 80058ca:	e002      	b.n	80058d2 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058d6:	4a26      	ldr	r2, [pc, #152]	; (8005970 <HAL_ADC_Start_DMA+0x15c>)
 80058d8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058de:	4a25      	ldr	r2, [pc, #148]	; (8005974 <HAL_ADC_Start_DMA+0x160>)
 80058e0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058e6:	4a24      	ldr	r2, [pc, #144]	; (8005978 <HAL_ADC_Start_DMA+0x164>)
 80058e8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	221c      	movs	r2, #28
 80058f0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f042 0210 	orr.w	r2, r2, #16
 8005908:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68da      	ldr	r2, [r3, #12]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f042 0201 	orr.w	r2, r2, #1
 8005918:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	3340      	adds	r3, #64	; 0x40
 8005924:	4619      	mov	r1, r3
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f002 f931 	bl	8007b90 <HAL_DMA_Start_IT>
 800592e:	4603      	mov	r3, r0
 8005930:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4618      	mov	r0, r3
 8005938:	f7ff fde0 	bl	80054fc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800593c:	e00d      	b.n	800595a <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      if (tmp_hal_status == HAL_OK)
 8005946:	e008      	b.n	800595a <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8005954:	e001      	b.n	800595a <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005956:	2302      	movs	r3, #2
 8005958:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800595a:	7dfb      	ldrb	r3, [r7, #23]
}
 800595c:	4618      	mov	r0, r3
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	50040300 	.word	0x50040300
 8005968:	50040100 	.word	0x50040100
 800596c:	50040000 	.word	0x50040000
 8005970:	080067c3 	.word	0x080067c3
 8005974:	0800689b 	.word	0x0800689b
 8005978:	080068b7 	.word	0x080068b7

0800597c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b08a      	sub	sp, #40	; 0x28
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005984:	2300      	movs	r3, #0
 8005986:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005998:	4882      	ldr	r0, [pc, #520]	; (8005ba4 <HAL_ADC_IRQHandler+0x228>)
 800599a:	f7ff fcf7 	bl	800538c <LL_ADC_GetMultimode>
 800599e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	f003 0302 	and.w	r3, r3, #2
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d017      	beq.n	80059da <HAL_ADC_IRQHandler+0x5e>
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d012      	beq.n	80059da <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059b8:	f003 0310 	and.w	r3, r3, #16
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d105      	bne.n	80059cc <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059c4:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f001 f867 	bl	8006aa0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2202      	movs	r2, #2
 80059d8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	f003 0304 	and.w	r3, r3, #4
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d004      	beq.n	80059ee <HAL_ADC_IRQHandler+0x72>
 80059e4:	69bb      	ldr	r3, [r7, #24]
 80059e6:	f003 0304 	and.w	r3, r3, #4
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10a      	bne.n	8005a04 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f000 8083 	beq.w	8005b00 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	f003 0308 	and.w	r3, r3, #8
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d07d      	beq.n	8005b00 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a08:	f003 0310 	and.w	r3, r3, #16
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d105      	bne.n	8005a1c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a14:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff fc11 	bl	8005248 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d062      	beq.n	8005af2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a5d      	ldr	r2, [pc, #372]	; (8005ba8 <HAL_ADC_IRQHandler+0x22c>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d002      	beq.n	8005a3c <HAL_ADC_IRQHandler+0xc0>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	e000      	b.n	8005a3e <HAL_ADC_IRQHandler+0xc2>
 8005a3c:	4b5b      	ldr	r3, [pc, #364]	; (8005bac <HAL_ADC_IRQHandler+0x230>)
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	6812      	ldr	r2, [r2, #0]
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d008      	beq.n	8005a58 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d005      	beq.n	8005a58 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2b05      	cmp	r3, #5
 8005a50:	d002      	beq.n	8005a58 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	2b09      	cmp	r3, #9
 8005a56:	d104      	bne.n	8005a62 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	623b      	str	r3, [r7, #32]
 8005a60:	e00c      	b.n	8005a7c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a50      	ldr	r2, [pc, #320]	; (8005ba8 <HAL_ADC_IRQHandler+0x22c>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d002      	beq.n	8005a72 <HAL_ADC_IRQHandler+0xf6>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	e000      	b.n	8005a74 <HAL_ADC_IRQHandler+0xf8>
 8005a72:	4b4e      	ldr	r3, [pc, #312]	; (8005bac <HAL_ADC_IRQHandler+0x230>)
 8005a74:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d135      	bne.n	8005af2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0308 	and.w	r3, r3, #8
 8005a90:	2b08      	cmp	r3, #8
 8005a92:	d12e      	bne.n	8005af2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff fd43 	bl	8005524 <LL_ADC_REG_IsConversionOngoing>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d11a      	bne.n	8005ada <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685a      	ldr	r2, [r3, #4]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 020c 	bic.w	r2, r2, #12
 8005ab2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ab8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	659a      	str	r2, [r3, #88]	; 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ac4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d112      	bne.n	8005af2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ad0:	f043 0201 	orr.w	r2, r3, #1
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	659a      	str	r2, [r3, #88]	; 0x58
 8005ad8:	e00b      	b.n	8005af2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ade:	f043 0210 	orr.w	r2, r3, #16
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aea:	f043 0201 	orr.w	r2, r3, #1
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f95c 	bl	8005db0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	220c      	movs	r2, #12
 8005afe:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	f003 0320 	and.w	r3, r3, #32
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d004      	beq.n	8005b14 <HAL_ADC_IRQHandler+0x198>
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	f003 0320 	and.w	r3, r3, #32
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10b      	bne.n	8005b2c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f000 809f 	beq.w	8005c5e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f000 8099 	beq.w	8005c5e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b30:	f003 0310 	and.w	r3, r3, #16
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d105      	bne.n	8005b44 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b3c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7ff fbbc 	bl	80052c6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005b4e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff fb77 	bl	8005248 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005b5a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a11      	ldr	r2, [pc, #68]	; (8005ba8 <HAL_ADC_IRQHandler+0x22c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d002      	beq.n	8005b6c <HAL_ADC_IRQHandler+0x1f0>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	e000      	b.n	8005b6e <HAL_ADC_IRQHandler+0x1f2>
 8005b6c:	4b0f      	ldr	r3, [pc, #60]	; (8005bac <HAL_ADC_IRQHandler+0x230>)
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	6812      	ldr	r2, [r2, #0]
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d008      	beq.n	8005b88 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d005      	beq.n	8005b88 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	2b06      	cmp	r3, #6
 8005b80:	d002      	beq.n	8005b88 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	2b07      	cmp	r3, #7
 8005b86:	d104      	bne.n	8005b92 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	623b      	str	r3, [r7, #32]
 8005b90:	e013      	b.n	8005bba <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a04      	ldr	r2, [pc, #16]	; (8005ba8 <HAL_ADC_IRQHandler+0x22c>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d009      	beq.n	8005bb0 <HAL_ADC_IRQHandler+0x234>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	e007      	b.n	8005bb2 <HAL_ADC_IRQHandler+0x236>
 8005ba2:	bf00      	nop
 8005ba4:	50040300 	.word	0x50040300
 8005ba8:	50040100 	.word	0x50040100
 8005bac:	50040000 	.word	0x50040000
 8005bb0:	4b7d      	ldr	r3, [pc, #500]	; (8005da8 <HAL_ADC_IRQHandler+0x42c>)
 8005bb2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d047      	beq.n	8005c50 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d007      	beq.n	8005bda <HAL_ADC_IRQHandler+0x25e>
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d03f      	beq.n	8005c50 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005bd0:	6a3b      	ldr	r3, [r7, #32]
 8005bd2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d13a      	bne.n	8005c50 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be4:	2b40      	cmp	r3, #64	; 0x40
 8005be6:	d133      	bne.n	8005c50 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005be8:	6a3b      	ldr	r3, [r7, #32]
 8005bea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d12e      	bne.n	8005c50 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7ff fca7 	bl	800554a <LL_ADC_INJ_IsConversionOngoing>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d11a      	bne.n	8005c38 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	685a      	ldr	r2, [r3, #4]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005c10:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	659a      	str	r2, [r3, #88]	; 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d112      	bne.n	8005c50 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c2e:	f043 0201 	orr.w	r2, r3, #1
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	659a      	str	r2, [r3, #88]	; 0x58
 8005c36:	e00b      	b.n	8005c50 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c3c:	f043 0210 	orr.w	r2, r3, #16
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	659a      	str	r2, [r3, #88]	; 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c48:	f043 0201 	orr.w	r2, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	65da      	str	r2, [r3, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f000 fefd 	bl	8006a50 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2260      	movs	r2, #96	; 0x60
 8005c5c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d011      	beq.n	8005c8c <HAL_ADC_IRQHandler+0x310>
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00c      	beq.n	8005c8c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c76:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f8aa 	bl	8005dd8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2280      	movs	r2, #128	; 0x80
 8005c8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d012      	beq.n	8005cbc <HAL_ADC_IRQHandler+0x340>
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00d      	beq.n	8005cbc <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ca4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	f000 fee3 	bl	8006a78 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005cba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d012      	beq.n	8005cec <HAL_ADC_IRQHandler+0x370>
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d00d      	beq.n	8005cec <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cd4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 fed5 	bl	8006a8c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cea:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	f003 0310 	and.w	r3, r3, #16
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d036      	beq.n	8005d64 <HAL_ADC_IRQHandler+0x3e8>
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	f003 0310 	and.w	r3, r3, #16
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d031      	beq.n	8005d64 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d102      	bne.n	8005d0e <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8005d0c:	e014      	b.n	8005d38 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d008      	beq.n	8005d26 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005d14:	4825      	ldr	r0, [pc, #148]	; (8005dac <HAL_ADC_IRQHandler+0x430>)
 8005d16:	f7ff fb47 	bl	80053a8 <LL_ADC_GetMultiDMATransfer>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00b      	beq.n	8005d38 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005d20:	2301      	movs	r3, #1
 8005d22:	627b      	str	r3, [r7, #36]	; 0x24
 8005d24:	e008      	b.n	8005d38 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d001      	beq.n	8005d38 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005d34:	2301      	movs	r3, #1
 8005d36:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	d10e      	bne.n	8005d5c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d42:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d4e:	f043 0202 	orr.w	r2, r3, #2
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f848 	bl	8005dec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2210      	movs	r2, #16
 8005d62:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d018      	beq.n	8005da0 <HAL_ADC_IRQHandler+0x424>
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d013      	beq.n	8005da0 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d7c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d88:	f043 0208 	orr.w	r2, r3, #8
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d98:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 fe62 	bl	8006a64 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005da0:	bf00      	nop
 8005da2:	3728      	adds	r7, #40	; 0x28
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	50040000 	.word	0x50040000
 8005dac:	50040300 	.word	0x50040300

08005db0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b0b6      	sub	sp, #216	; 0xd8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005e10:	2300      	movs	r3, #0
 8005e12:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d101      	bne.n	8005e22 <HAL_ADC_ConfigChannel+0x22>
 8005e1e:	2302      	movs	r3, #2
 8005e20:	e3d5      	b.n	80065ce <HAL_ADC_ConfigChannel+0x7ce>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7ff fb78 	bl	8005524 <LL_ADC_REG_IsConversionOngoing>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f040 83ba 	bne.w	80065b0 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	2b05      	cmp	r3, #5
 8005e42:	d824      	bhi.n	8005e8e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	3b02      	subs	r3, #2
 8005e4a:	2b03      	cmp	r3, #3
 8005e4c:	d81b      	bhi.n	8005e86 <HAL_ADC_ConfigChannel+0x86>
 8005e4e:	a201      	add	r2, pc, #4	; (adr r2, 8005e54 <HAL_ADC_ConfigChannel+0x54>)
 8005e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e54:	08005e65 	.word	0x08005e65
 8005e58:	08005e6d 	.word	0x08005e6d
 8005e5c:	08005e75 	.word	0x08005e75
 8005e60:	08005e7d 	.word	0x08005e7d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	220c      	movs	r2, #12
 8005e68:	605a      	str	r2, [r3, #4]
          break;
 8005e6a:	e011      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2212      	movs	r2, #18
 8005e70:	605a      	str	r2, [r3, #4]
          break;
 8005e72:	e00d      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	2218      	movs	r2, #24
 8005e78:	605a      	str	r2, [r3, #4]
          break;
 8005e7a:	e009      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e82:	605a      	str	r2, [r3, #4]
          break;
 8005e84:	e004      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2206      	movs	r2, #6
 8005e8a:	605a      	str	r2, [r3, #4]
          break;
 8005e8c:	e000      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8005e8e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6818      	ldr	r0, [r3, #0]
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	6859      	ldr	r1, [r3, #4]
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	f7ff f9e6 	bl	800526e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7ff fb3c 	bl	8005524 <LL_ADC_REG_IsConversionOngoing>
 8005eac:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f7ff fb48 	bl	800554a <LL_ADC_INJ_IsConversionOngoing>
 8005eba:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005ebe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f040 81c1 	bne.w	800624a <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005ec8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f040 81bc 	bne.w	800624a <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005eda:	d10f      	bne.n	8005efc <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6818      	ldr	r0, [r3, #0]
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	f7ff fa00 	bl	80052ec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7ff f994 	bl	8005222 <LL_ADC_SetSamplingTimeCommonConfig>
 8005efa:	e00e      	b.n	8005f1a <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	6819      	ldr	r1, [r3, #0]
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	461a      	mov	r2, r3
 8005f0a:	f7ff f9ef 	bl	80052ec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	2100      	movs	r1, #0
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7ff f984 	bl	8005222 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	695a      	ldr	r2, [r3, #20]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	08db      	lsrs	r3, r3, #3
 8005f26:	f003 0303 	and.w	r3, r3, #3
 8005f2a:	005b      	lsls	r3, r3, #1
 8005f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f30:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	2b04      	cmp	r3, #4
 8005f3a:	d00a      	beq.n	8005f52 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6818      	ldr	r0, [r3, #0]
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	6919      	ldr	r1, [r3, #16]
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005f4c:	f7ff f914 	bl	8005178 <LL_ADC_SetOffset>
 8005f50:	e17b      	b.n	800624a <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2100      	movs	r1, #0
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f7ff f931 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d10a      	bne.n	8005f7e <HAL_ADC_ConfigChannel+0x17e>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f7ff f926 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 8005f74:	4603      	mov	r3, r0
 8005f76:	0e9b      	lsrs	r3, r3, #26
 8005f78:	f003 021f 	and.w	r2, r3, #31
 8005f7c:	e01e      	b.n	8005fbc <HAL_ADC_ConfigChannel+0x1bc>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2100      	movs	r1, #0
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7ff f91b 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005f94:	fa93 f3a3 	rbit	r3, r3
 8005f98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005f9c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005fa0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005fa4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d101      	bne.n	8005fb0 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8005fac:	2320      	movs	r3, #32
 8005fae:	e004      	b.n	8005fba <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8005fb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005fb4:	fab3 f383 	clz	r3, r3
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d105      	bne.n	8005fd4 <HAL_ADC_ConfigChannel+0x1d4>
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	0e9b      	lsrs	r3, r3, #26
 8005fce:	f003 031f 	and.w	r3, r3, #31
 8005fd2:	e018      	b.n	8006006 <HAL_ADC_ConfigChannel+0x206>
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fdc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005fe0:	fa93 f3a3 	rbit	r3, r3
 8005fe4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005fe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005fec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005ff0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d101      	bne.n	8005ffc <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8005ff8:	2320      	movs	r3, #32
 8005ffa:	e004      	b.n	8006006 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8005ffc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006000:	fab3 f383 	clz	r3, r3
 8006004:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006006:	429a      	cmp	r2, r3
 8006008:	d106      	bne.n	8006018 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2200      	movs	r2, #0
 8006010:	2100      	movs	r1, #0
 8006012:	4618      	mov	r0, r3
 8006014:	f7ff f8ea 	bl	80051ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2101      	movs	r1, #1
 800601e:	4618      	mov	r0, r3
 8006020:	f7ff f8ce 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 8006024:	4603      	mov	r3, r0
 8006026:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800602a:	2b00      	cmp	r3, #0
 800602c:	d10a      	bne.n	8006044 <HAL_ADC_ConfigChannel+0x244>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2101      	movs	r1, #1
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff f8c3 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 800603a:	4603      	mov	r3, r0
 800603c:	0e9b      	lsrs	r3, r3, #26
 800603e:	f003 021f 	and.w	r2, r3, #31
 8006042:	e01e      	b.n	8006082 <HAL_ADC_ConfigChannel+0x282>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2101      	movs	r1, #1
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff f8b8 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 8006050:	4603      	mov	r3, r0
 8006052:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006056:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800605a:	fa93 f3a3 	rbit	r3, r3
 800605e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8006062:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006066:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800606a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8006072:	2320      	movs	r3, #32
 8006074:	e004      	b.n	8006080 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8006076:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800607a:	fab3 f383 	clz	r3, r3
 800607e:	b2db      	uxtb	r3, r3
 8006080:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800608a:	2b00      	cmp	r3, #0
 800608c:	d105      	bne.n	800609a <HAL_ADC_ConfigChannel+0x29a>
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	0e9b      	lsrs	r3, r3, #26
 8006094:	f003 031f 	and.w	r3, r3, #31
 8006098:	e018      	b.n	80060cc <HAL_ADC_ConfigChannel+0x2cc>
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80060a6:	fa93 f3a3 	rbit	r3, r3
 80060aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80060ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80060b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80060b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80060be:	2320      	movs	r3, #32
 80060c0:	e004      	b.n	80060cc <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80060c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060c6:	fab3 f383 	clz	r3, r3
 80060ca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d106      	bne.n	80060de <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2200      	movs	r2, #0
 80060d6:	2101      	movs	r1, #1
 80060d8:	4618      	mov	r0, r3
 80060da:	f7ff f887 	bl	80051ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2102      	movs	r1, #2
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff f86b 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 80060ea:	4603      	mov	r3, r0
 80060ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10a      	bne.n	800610a <HAL_ADC_ConfigChannel+0x30a>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2102      	movs	r1, #2
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7ff f860 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 8006100:	4603      	mov	r3, r0
 8006102:	0e9b      	lsrs	r3, r3, #26
 8006104:	f003 021f 	and.w	r2, r3, #31
 8006108:	e01e      	b.n	8006148 <HAL_ADC_ConfigChannel+0x348>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2102      	movs	r1, #2
 8006110:	4618      	mov	r0, r3
 8006112:	f7ff f855 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 8006116:	4603      	mov	r3, r0
 8006118:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800611c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006120:	fa93 f3a3 	rbit	r3, r3
 8006124:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006128:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800612c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006130:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006134:	2b00      	cmp	r3, #0
 8006136:	d101      	bne.n	800613c <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8006138:	2320      	movs	r3, #32
 800613a:	e004      	b.n	8006146 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 800613c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006140:	fab3 f383 	clz	r3, r3
 8006144:	b2db      	uxtb	r3, r3
 8006146:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006150:	2b00      	cmp	r3, #0
 8006152:	d105      	bne.n	8006160 <HAL_ADC_ConfigChannel+0x360>
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	0e9b      	lsrs	r3, r3, #26
 800615a:	f003 031f 	and.w	r3, r3, #31
 800615e:	e016      	b.n	800618e <HAL_ADC_ConfigChannel+0x38e>
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006168:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800616c:	fa93 f3a3 	rbit	r3, r3
 8006170:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006172:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006174:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006178:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800617c:	2b00      	cmp	r3, #0
 800617e:	d101      	bne.n	8006184 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8006180:	2320      	movs	r3, #32
 8006182:	e004      	b.n	800618e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8006184:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006188:	fab3 f383 	clz	r3, r3
 800618c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800618e:	429a      	cmp	r2, r3
 8006190:	d106      	bne.n	80061a0 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	2200      	movs	r2, #0
 8006198:	2102      	movs	r1, #2
 800619a:	4618      	mov	r0, r3
 800619c:	f7ff f826 	bl	80051ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2103      	movs	r1, #3
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7ff f80a 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 80061ac:	4603      	mov	r3, r0
 80061ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10a      	bne.n	80061cc <HAL_ADC_ConfigChannel+0x3cc>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2103      	movs	r1, #3
 80061bc:	4618      	mov	r0, r3
 80061be:	f7fe ffff 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 80061c2:	4603      	mov	r3, r0
 80061c4:	0e9b      	lsrs	r3, r3, #26
 80061c6:	f003 021f 	and.w	r2, r3, #31
 80061ca:	e017      	b.n	80061fc <HAL_ADC_ConfigChannel+0x3fc>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2103      	movs	r1, #3
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7fe fff4 	bl	80051c0 <LL_ADC_GetOffsetChannel>
 80061d8:	4603      	mov	r3, r0
 80061da:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061de:	fa93 f3a3 	rbit	r3, r3
 80061e2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80061e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061e6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80061e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80061ee:	2320      	movs	r3, #32
 80061f0:	e003      	b.n	80061fa <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80061f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061f4:	fab3 f383 	clz	r3, r3
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006204:	2b00      	cmp	r3, #0
 8006206:	d105      	bne.n	8006214 <HAL_ADC_ConfigChannel+0x414>
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	0e9b      	lsrs	r3, r3, #26
 800620e:	f003 031f 	and.w	r3, r3, #31
 8006212:	e011      	b.n	8006238 <HAL_ADC_ConfigChannel+0x438>
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800621a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800621c:	fa93 f3a3 	rbit	r3, r3
 8006220:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006222:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006224:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006226:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006228:	2b00      	cmp	r3, #0
 800622a:	d101      	bne.n	8006230 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800622c:	2320      	movs	r3, #32
 800622e:	e003      	b.n	8006238 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8006230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006232:	fab3 f383 	clz	r3, r3
 8006236:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006238:	429a      	cmp	r2, r3
 800623a:	d106      	bne.n	800624a <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2200      	movs	r2, #0
 8006242:	2103      	movs	r1, #3
 8006244:	4618      	mov	r0, r3
 8006246:	f7fe ffd1 	bl	80051ec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4618      	mov	r0, r3
 8006250:	f7ff f92e 	bl	80054b0 <LL_ADC_IsEnabled>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	f040 8140 	bne.w	80064dc <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6818      	ldr	r0, [r3, #0]
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	6819      	ldr	r1, [r3, #0]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	461a      	mov	r2, r3
 800626a:	f7ff f86b 	bl	8005344 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	4a8f      	ldr	r2, [pc, #572]	; (80064b0 <HAL_ADC_ConfigChannel+0x6b0>)
 8006274:	4293      	cmp	r3, r2
 8006276:	f040 8131 	bne.w	80064dc <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10b      	bne.n	80062a2 <HAL_ADC_ConfigChannel+0x4a2>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	0e9b      	lsrs	r3, r3, #26
 8006290:	3301      	adds	r3, #1
 8006292:	f003 031f 	and.w	r3, r3, #31
 8006296:	2b09      	cmp	r3, #9
 8006298:	bf94      	ite	ls
 800629a:	2301      	movls	r3, #1
 800629c:	2300      	movhi	r3, #0
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	e019      	b.n	80062d6 <HAL_ADC_ConfigChannel+0x4d6>
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062aa:	fa93 f3a3 	rbit	r3, r3
 80062ae:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80062b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80062b2:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80062b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 80062ba:	2320      	movs	r3, #32
 80062bc:	e003      	b.n	80062c6 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80062be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062c0:	fab3 f383 	clz	r3, r3
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	3301      	adds	r3, #1
 80062c8:	f003 031f 	and.w	r3, r3, #31
 80062cc:	2b09      	cmp	r3, #9
 80062ce:	bf94      	ite	ls
 80062d0:	2301      	movls	r3, #1
 80062d2:	2300      	movhi	r3, #0
 80062d4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d079      	beq.n	80063ce <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d107      	bne.n	80062f6 <HAL_ADC_ConfigChannel+0x4f6>
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	0e9b      	lsrs	r3, r3, #26
 80062ec:	3301      	adds	r3, #1
 80062ee:	069b      	lsls	r3, r3, #26
 80062f0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80062f4:	e015      	b.n	8006322 <HAL_ADC_ConfigChannel+0x522>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062fe:	fa93 f3a3 	rbit	r3, r3
 8006302:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006304:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006306:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006308:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800630a:	2b00      	cmp	r3, #0
 800630c:	d101      	bne.n	8006312 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 800630e:	2320      	movs	r3, #32
 8006310:	e003      	b.n	800631a <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8006312:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006314:	fab3 f383 	clz	r3, r3
 8006318:	b2db      	uxtb	r3, r3
 800631a:	3301      	adds	r3, #1
 800631c:	069b      	lsls	r3, r3, #26
 800631e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800632a:	2b00      	cmp	r3, #0
 800632c:	d109      	bne.n	8006342 <HAL_ADC_ConfigChannel+0x542>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	0e9b      	lsrs	r3, r3, #26
 8006334:	3301      	adds	r3, #1
 8006336:	f003 031f 	and.w	r3, r3, #31
 800633a:	2101      	movs	r1, #1
 800633c:	fa01 f303 	lsl.w	r3, r1, r3
 8006340:	e017      	b.n	8006372 <HAL_ADC_ConfigChannel+0x572>
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006348:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800634a:	fa93 f3a3 	rbit	r3, r3
 800634e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006352:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006354:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800635a:	2320      	movs	r3, #32
 800635c:	e003      	b.n	8006366 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800635e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006360:	fab3 f383 	clz	r3, r3
 8006364:	b2db      	uxtb	r3, r3
 8006366:	3301      	adds	r3, #1
 8006368:	f003 031f 	and.w	r3, r3, #31
 800636c:	2101      	movs	r1, #1
 800636e:	fa01 f303 	lsl.w	r3, r1, r3
 8006372:	ea42 0103 	orr.w	r1, r2, r3
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10a      	bne.n	8006398 <HAL_ADC_ConfigChannel+0x598>
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	0e9b      	lsrs	r3, r3, #26
 8006388:	3301      	adds	r3, #1
 800638a:	f003 021f 	and.w	r2, r3, #31
 800638e:	4613      	mov	r3, r2
 8006390:	005b      	lsls	r3, r3, #1
 8006392:	4413      	add	r3, r2
 8006394:	051b      	lsls	r3, r3, #20
 8006396:	e018      	b.n	80063ca <HAL_ADC_ConfigChannel+0x5ca>
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800639e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a0:	fa93 f3a3 	rbit	r3, r3
 80063a4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80063a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80063aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d101      	bne.n	80063b4 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 80063b0:	2320      	movs	r3, #32
 80063b2:	e003      	b.n	80063bc <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 80063b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063b6:	fab3 f383 	clz	r3, r3
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	3301      	adds	r3, #1
 80063be:	f003 021f 	and.w	r2, r3, #31
 80063c2:	4613      	mov	r3, r2
 80063c4:	005b      	lsls	r3, r3, #1
 80063c6:	4413      	add	r3, r2
 80063c8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063ca:	430b      	orrs	r3, r1
 80063cc:	e081      	b.n	80064d2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d107      	bne.n	80063ea <HAL_ADC_ConfigChannel+0x5ea>
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	0e9b      	lsrs	r3, r3, #26
 80063e0:	3301      	adds	r3, #1
 80063e2:	069b      	lsls	r3, r3, #26
 80063e4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80063e8:	e015      	b.n	8006416 <HAL_ADC_ConfigChannel+0x616>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f2:	fa93 f3a3 	rbit	r3, r3
 80063f6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80063f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fa:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80063fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8006402:	2320      	movs	r3, #32
 8006404:	e003      	b.n	800640e <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8006406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006408:	fab3 f383 	clz	r3, r3
 800640c:	b2db      	uxtb	r3, r3
 800640e:	3301      	adds	r3, #1
 8006410:	069b      	lsls	r3, r3, #26
 8006412:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800641e:	2b00      	cmp	r3, #0
 8006420:	d109      	bne.n	8006436 <HAL_ADC_ConfigChannel+0x636>
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	0e9b      	lsrs	r3, r3, #26
 8006428:	3301      	adds	r3, #1
 800642a:	f003 031f 	and.w	r3, r3, #31
 800642e:	2101      	movs	r1, #1
 8006430:	fa01 f303 	lsl.w	r3, r1, r3
 8006434:	e017      	b.n	8006466 <HAL_ADC_ConfigChannel+0x666>
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	fa93 f3a3 	rbit	r3, r3
 8006442:	61fb      	str	r3, [r7, #28]
  return result;
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800644e:	2320      	movs	r3, #32
 8006450:	e003      	b.n	800645a <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	fab3 f383 	clz	r3, r3
 8006458:	b2db      	uxtb	r3, r3
 800645a:	3301      	adds	r3, #1
 800645c:	f003 031f 	and.w	r3, r3, #31
 8006460:	2101      	movs	r1, #1
 8006462:	fa01 f303 	lsl.w	r3, r1, r3
 8006466:	ea42 0103 	orr.w	r1, r2, r3
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10d      	bne.n	8006492 <HAL_ADC_ConfigChannel+0x692>
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	0e9b      	lsrs	r3, r3, #26
 800647c:	3301      	adds	r3, #1
 800647e:	f003 021f 	and.w	r2, r3, #31
 8006482:	4613      	mov	r3, r2
 8006484:	005b      	lsls	r3, r3, #1
 8006486:	4413      	add	r3, r2
 8006488:	3b1e      	subs	r3, #30
 800648a:	051b      	lsls	r3, r3, #20
 800648c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006490:	e01e      	b.n	80064d0 <HAL_ADC_ConfigChannel+0x6d0>
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	fa93 f3a3 	rbit	r3, r3
 800649e:	613b      	str	r3, [r7, #16]
  return result;
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d104      	bne.n	80064b4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80064aa:	2320      	movs	r3, #32
 80064ac:	e006      	b.n	80064bc <HAL_ADC_ConfigChannel+0x6bc>
 80064ae:	bf00      	nop
 80064b0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	fab3 f383 	clz	r3, r3
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	3301      	adds	r3, #1
 80064be:	f003 021f 	and.w	r2, r3, #31
 80064c2:	4613      	mov	r3, r2
 80064c4:	005b      	lsls	r3, r3, #1
 80064c6:	4413      	add	r3, r2
 80064c8:	3b1e      	subs	r3, #30
 80064ca:	051b      	lsls	r3, r3, #20
 80064cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80064d0:	430b      	orrs	r3, r1
 80064d2:	683a      	ldr	r2, [r7, #0]
 80064d4:	6892      	ldr	r2, [r2, #8]
 80064d6:	4619      	mov	r1, r3
 80064d8:	f7fe ff08 	bl	80052ec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	4b3d      	ldr	r3, [pc, #244]	; (80065d8 <HAL_ADC_ConfigChannel+0x7d8>)
 80064e2:	4013      	ands	r3, r2
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d06c      	beq.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064e8:	483c      	ldr	r0, [pc, #240]	; (80065dc <HAL_ADC_ConfigChannel+0x7dc>)
 80064ea:	f7fe fe37 	bl	800515c <LL_ADC_GetCommonPathInternalCh>
 80064ee:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a3a      	ldr	r2, [pc, #232]	; (80065e0 <HAL_ADC_ConfigChannel+0x7e0>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d127      	bne.n	800654c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80064fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006500:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d121      	bne.n	800654c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a35      	ldr	r2, [pc, #212]	; (80065e4 <HAL_ADC_ConfigChannel+0x7e4>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d157      	bne.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006512:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006516:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800651a:	4619      	mov	r1, r3
 800651c:	482f      	ldr	r0, [pc, #188]	; (80065dc <HAL_ADC_ConfigChannel+0x7dc>)
 800651e:	f7fe fe0a 	bl	8005136 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006522:	4b31      	ldr	r3, [pc, #196]	; (80065e8 <HAL_ADC_ConfigChannel+0x7e8>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	099b      	lsrs	r3, r3, #6
 8006528:	4a30      	ldr	r2, [pc, #192]	; (80065ec <HAL_ADC_ConfigChannel+0x7ec>)
 800652a:	fba2 2303 	umull	r2, r3, r2, r3
 800652e:	099b      	lsrs	r3, r3, #6
 8006530:	1c5a      	adds	r2, r3, #1
 8006532:	4613      	mov	r3, r2
 8006534:	005b      	lsls	r3, r3, #1
 8006536:	4413      	add	r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800653c:	e002      	b.n	8006544 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	3b01      	subs	r3, #1
 8006542:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1f9      	bne.n	800653e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800654a:	e03a      	b.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a27      	ldr	r2, [pc, #156]	; (80065f0 <HAL_ADC_ConfigChannel+0x7f0>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d113      	bne.n	800657e <HAL_ADC_ConfigChannel+0x77e>
 8006556:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800655a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10d      	bne.n	800657e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a1f      	ldr	r2, [pc, #124]	; (80065e4 <HAL_ADC_ConfigChannel+0x7e4>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d12a      	bne.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800656c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006570:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006574:	4619      	mov	r1, r3
 8006576:	4819      	ldr	r0, [pc, #100]	; (80065dc <HAL_ADC_ConfigChannel+0x7dc>)
 8006578:	f7fe fddd 	bl	8005136 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800657c:	e021      	b.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a1c      	ldr	r2, [pc, #112]	; (80065f4 <HAL_ADC_ConfigChannel+0x7f4>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d11c      	bne.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006588:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800658c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d116      	bne.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a12      	ldr	r2, [pc, #72]	; (80065e4 <HAL_ADC_ConfigChannel+0x7e4>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d111      	bne.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800659e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80065a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80065a6:	4619      	mov	r1, r3
 80065a8:	480c      	ldr	r0, [pc, #48]	; (80065dc <HAL_ADC_ConfigChannel+0x7dc>)
 80065aa:	f7fe fdc4 	bl	8005136 <LL_ADC_SetCommonPathInternalCh>
 80065ae:	e008      	b.n	80065c2 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065b4:	f043 0220 	orr.w	r2, r3, #32
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80065ca:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	37d8      	adds	r7, #216	; 0xd8
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	80080000 	.word	0x80080000
 80065dc:	50040300 	.word	0x50040300
 80065e0:	c7520000 	.word	0xc7520000
 80065e4:	50040000 	.word	0x50040000
 80065e8:	20000228 	.word	0x20000228
 80065ec:	053e2d63 	.word	0x053e2d63
 80065f0:	cb840000 	.word	0xcb840000
 80065f4:	80000001 	.word	0x80000001

080065f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006600:	2300      	movs	r3, #0
 8006602:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4618      	mov	r0, r3
 800660a:	f7fe ff51 	bl	80054b0 <LL_ADC_IsEnabled>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d169      	bne.n	80066e8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	689a      	ldr	r2, [r3, #8]
 800661a:	4b36      	ldr	r3, [pc, #216]	; (80066f4 <ADC_Enable+0xfc>)
 800661c:	4013      	ands	r3, r2
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00d      	beq.n	800663e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006626:	f043 0210 	orr.w	r2, r3, #16
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006632:	f043 0201 	orr.w	r2, r3, #1
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e055      	b.n	80066ea <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4618      	mov	r0, r3
 8006644:	f7fe ff0c 	bl	8005460 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006648:	482b      	ldr	r0, [pc, #172]	; (80066f8 <ADC_Enable+0x100>)
 800664a:	f7fe fd87 	bl	800515c <LL_ADC_GetCommonPathInternalCh>
 800664e:	4603      	mov	r3, r0
 8006650:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006654:	2b00      	cmp	r3, #0
 8006656:	d013      	beq.n	8006680 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006658:	4b28      	ldr	r3, [pc, #160]	; (80066fc <ADC_Enable+0x104>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	099b      	lsrs	r3, r3, #6
 800665e:	4a28      	ldr	r2, [pc, #160]	; (8006700 <ADC_Enable+0x108>)
 8006660:	fba2 2303 	umull	r2, r3, r2, r3
 8006664:	099b      	lsrs	r3, r3, #6
 8006666:	1c5a      	adds	r2, r3, #1
 8006668:	4613      	mov	r3, r2
 800666a:	005b      	lsls	r3, r3, #1
 800666c:	4413      	add	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8006672:	e002      	b.n	800667a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	3b01      	subs	r3, #1
 8006678:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1f9      	bne.n	8006674 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006680:	f7fe fd16 	bl	80050b0 <HAL_GetTick>
 8006684:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006686:	e028      	b.n	80066da <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4618      	mov	r0, r3
 800668e:	f7fe ff0f 	bl	80054b0 <LL_ADC_IsEnabled>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d104      	bne.n	80066a2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4618      	mov	r0, r3
 800669e:	f7fe fedf 	bl	8005460 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80066a2:	f7fe fd05 	bl	80050b0 <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d914      	bls.n	80066da <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d00d      	beq.n	80066da <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c2:	f043 0210 	orr.w	r2, r3, #16
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ce:	f043 0201 	orr.w	r2, r3, #1
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e007      	b.n	80066ea <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0301 	and.w	r3, r3, #1
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d1cf      	bne.n	8006688 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	8000003f 	.word	0x8000003f
 80066f8:	50040300 	.word	0x50040300
 80066fc:	20000228 	.word	0x20000228
 8006700:	053e2d63 	.word	0x053e2d63

08006704 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4618      	mov	r0, r3
 8006712:	f7fe fee0 	bl	80054d6 <LL_ADC_IsDisableOngoing>
 8006716:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4618      	mov	r0, r3
 800671e:	f7fe fec7 	bl	80054b0 <LL_ADC_IsEnabled>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d047      	beq.n	80067b8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d144      	bne.n	80067b8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	f003 030d 	and.w	r3, r3, #13
 8006738:	2b01      	cmp	r3, #1
 800673a:	d10c      	bne.n	8006756 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4618      	mov	r0, r3
 8006742:	f7fe fea1 	bl	8005488 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2203      	movs	r2, #3
 800674c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800674e:	f7fe fcaf 	bl	80050b0 <HAL_GetTick>
 8006752:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006754:	e029      	b.n	80067aa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800675a:	f043 0210 	orr.w	r2, r3, #16
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006766:	f043 0201 	orr.w	r2, r3, #1
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e023      	b.n	80067ba <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006772:	f7fe fc9d 	bl	80050b0 <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	2b02      	cmp	r3, #2
 800677e:	d914      	bls.n	80067aa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	f003 0301 	and.w	r3, r3, #1
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00d      	beq.n	80067aa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006792:	f043 0210 	orr.w	r2, r3, #16
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800679e:	f043 0201 	orr.w	r2, r3, #1
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e007      	b.n	80067ba <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d1dc      	bne.n	8006772 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3710      	adds	r7, #16
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}

080067c2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80067c2:	b580      	push	{r7, lr}
 80067c4:	b084      	sub	sp, #16
 80067c6:	af00      	add	r7, sp, #0
 80067c8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d14b      	bne.n	8006874 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0308 	and.w	r3, r3, #8
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d021      	beq.n	800683a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f7fe fd24 	bl	8005248 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d032      	beq.n	800686c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006810:	2b00      	cmp	r3, #0
 8006812:	d12b      	bne.n	800686c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006818:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006824:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d11f      	bne.n	800686c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006830:	f043 0201 	orr.w	r2, r3, #1
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	659a      	str	r2, [r3, #88]	; 0x58
 8006838:	e018      	b.n	800686c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	f003 0302 	and.w	r3, r3, #2
 8006844:	2b00      	cmp	r3, #0
 8006846:	d111      	bne.n	800686c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800684c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d105      	bne.n	800686c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006864:	f043 0201 	orr.w	r2, r3, #1
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f7ff fa9f 	bl	8005db0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006872:	e00e      	b.n	8006892 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006878:	f003 0310 	and.w	r3, r3, #16
 800687c:	2b00      	cmp	r3, #0
 800687e:	d003      	beq.n	8006888 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f7ff fab3 	bl	8005dec <HAL_ADC_ErrorCallback>
}
 8006886:	e004      	b.n	8006892 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800688c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	4798      	blx	r3
}
 8006892:	bf00      	nop
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b084      	sub	sp, #16
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80068a8:	68f8      	ldr	r0, [r7, #12]
 80068aa:	f7ff fa8b 	bl	8005dc4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068ae:	bf00      	nop
 80068b0:	3710      	adds	r7, #16
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b084      	sub	sp, #16
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068d4:	f043 0204 	orr.w	r2, r3, #4
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f7ff fa85 	bl	8005dec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80068e2:	bf00      	nop
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}

080068ea <LL_ADC_IsEnabled>:
{
 80068ea:	b480      	push	{r7}
 80068ec:	b083      	sub	sp, #12
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d101      	bne.n	8006902 <LL_ADC_IsEnabled+0x18>
 80068fe:	2301      	movs	r3, #1
 8006900:	e000      	b.n	8006904 <LL_ADC_IsEnabled+0x1a>
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	370c      	adds	r7, #12
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <LL_ADC_StartCalibration>:
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006922:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800692c:	4313      	orrs	r3, r2
 800692e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	609a      	str	r2, [r3, #8]
}
 8006936:	bf00      	nop
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr

08006942 <LL_ADC_IsCalibrationOnGoing>:
{
 8006942:	b480      	push	{r7}
 8006944:	b083      	sub	sp, #12
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006952:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006956:	d101      	bne.n	800695c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006958:	2301      	movs	r3, #1
 800695a:	e000      	b.n	800695e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	370c      	adds	r7, #12
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr

0800696a <LL_ADC_REG_IsConversionOngoing>:
{
 800696a:	b480      	push	{r7}
 800696c:	b083      	sub	sp, #12
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	f003 0304 	and.w	r3, r3, #4
 800697a:	2b04      	cmp	r3, #4
 800697c:	d101      	bne.n	8006982 <LL_ADC_REG_IsConversionOngoing+0x18>
 800697e:	2301      	movs	r3, #1
 8006980:	e000      	b.n	8006984 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006982:	2300      	movs	r3, #0
}
 8006984:	4618      	mov	r0, r3
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800699a:	2300      	movs	r3, #0
 800699c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d101      	bne.n	80069ac <HAL_ADCEx_Calibration_Start+0x1c>
 80069a8:	2302      	movs	r3, #2
 80069aa:	e04d      	b.n	8006a48 <HAL_ADCEx_Calibration_Start+0xb8>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f7ff fea5 	bl	8006704 <ADC_Disable>
 80069ba:	4603      	mov	r3, r0
 80069bc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80069be:	7bfb      	ldrb	r3, [r7, #15]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d136      	bne.n	8006a32 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80069cc:	f023 0302 	bic.w	r3, r3, #2
 80069d0:	f043 0202 	orr.w	r2, r3, #2
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6839      	ldr	r1, [r7, #0]
 80069de:	4618      	mov	r0, r3
 80069e0:	f7ff ff96 	bl	8006910 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80069e4:	e014      	b.n	8006a10 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	3301      	adds	r3, #1
 80069ea:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 80069f2:	d30d      	bcc.n	8006a10 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069f8:	f023 0312 	bic.w	r3, r3, #18
 80069fc:	f043 0210 	orr.w	r2, r3, #16
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e01b      	b.n	8006a48 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f7ff ff94 	bl	8006942 <LL_ADC_IsCalibrationOnGoing>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1e2      	bne.n	80069e6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a24:	f023 0303 	bic.w	r3, r3, #3
 8006a28:	f043 0201 	orr.w	r2, r3, #1
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	659a      	str	r2, [r3, #88]	; 0x58
 8006a30:	e005      	b.n	8006a3e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a36:	f043 0210 	orr.w	r2, r3, #16
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006a6c:	bf00      	nop
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006a94:	bf00      	nop
 8006a96:	370c      	adds	r7, #12
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006ab4:	b590      	push	{r4, r7, lr}
 8006ab6:	b0a1      	sub	sp, #132	; 0x84
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d101      	bne.n	8006ad2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006ace:	2302      	movs	r3, #2
 8006ad0:	e089      	b.n	8006be6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006ada:	2300      	movs	r3, #0
 8006adc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006ade:	2300      	movs	r3, #0
 8006ae0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a42      	ldr	r2, [pc, #264]	; (8006bf0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d102      	bne.n	8006af2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006aec:	4b41      	ldr	r3, [pc, #260]	; (8006bf4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006aee:	60fb      	str	r3, [r7, #12]
 8006af0:	e001      	b.n	8006af6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006af2:	2300      	movs	r3, #0
 8006af4:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10b      	bne.n	8006b14 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b00:	f043 0220 	orr.w	r2, r3, #32
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e068      	b.n	8006be6 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7ff ff27 	bl	800696a <LL_ADC_REG_IsConversionOngoing>
 8006b1c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7ff ff21 	bl	800696a <LL_ADC_REG_IsConversionOngoing>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d14a      	bne.n	8006bc4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006b2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d147      	bne.n	8006bc4 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006b34:	4b30      	ldr	r3, [pc, #192]	; (8006bf8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8006b36:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d027      	beq.n	8006b90 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006b40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	6859      	ldr	r1, [r3, #4]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b52:	035b      	lsls	r3, r3, #13
 8006b54:	430b      	orrs	r3, r1
 8006b56:	431a      	orrs	r2, r3
 8006b58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b5a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b5c:	4824      	ldr	r0, [pc, #144]	; (8006bf0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006b5e:	f7ff fec4 	bl	80068ea <LL_ADC_IsEnabled>
 8006b62:	4604      	mov	r4, r0
 8006b64:	4823      	ldr	r0, [pc, #140]	; (8006bf4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006b66:	f7ff fec0 	bl	80068ea <LL_ADC_IsEnabled>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	4323      	orrs	r3, r4
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d132      	bne.n	8006bd8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006b72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006b7a:	f023 030f 	bic.w	r3, r3, #15
 8006b7e:	683a      	ldr	r2, [r7, #0]
 8006b80:	6811      	ldr	r1, [r2, #0]
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	6892      	ldr	r2, [r2, #8]
 8006b86:	430a      	orrs	r2, r1
 8006b88:	431a      	orrs	r2, r3
 8006b8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b8c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b8e:	e023      	b.n	8006bd8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006b90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b9a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b9c:	4814      	ldr	r0, [pc, #80]	; (8006bf0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006b9e:	f7ff fea4 	bl	80068ea <LL_ADC_IsEnabled>
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	4813      	ldr	r0, [pc, #76]	; (8006bf4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006ba6:	f7ff fea0 	bl	80068ea <LL_ADC_IsEnabled>
 8006baa:	4603      	mov	r3, r0
 8006bac:	4323      	orrs	r3, r4
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d112      	bne.n	8006bd8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006bb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006bba:	f023 030f 	bic.w	r3, r3, #15
 8006bbe:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006bc0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006bc2:	e009      	b.n	8006bd8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bc8:	f043 0220 	orr.w	r2, r3, #32
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006bd6:	e000      	b.n	8006bda <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006bd8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006be2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3784      	adds	r7, #132	; 0x84
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd90      	pop	{r4, r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	50040000 	.word	0x50040000
 8006bf4:	50040100 	.word	0x50040100
 8006bf8:	50040300 	.word	0x50040300

08006bfc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e0ed      	b.n	8006dea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d102      	bne.n	8006c20 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7fd ff26 	bl	8004a6c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f042 0201 	orr.w	r2, r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c30:	f7fe fa3e 	bl	80050b0 <HAL_GetTick>
 8006c34:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006c36:	e012      	b.n	8006c5e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006c38:	f7fe fa3a 	bl	80050b0 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b0a      	cmp	r3, #10
 8006c44:	d90b      	bls.n	8006c5e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2205      	movs	r2, #5
 8006c56:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e0c5      	b.n	8006dea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	f003 0301 	and.w	r3, r3, #1
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d0e5      	beq.n	8006c38 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f022 0202 	bic.w	r2, r2, #2
 8006c7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c7c:	f7fe fa18 	bl	80050b0 <HAL_GetTick>
 8006c80:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006c82:	e012      	b.n	8006caa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006c84:	f7fe fa14 	bl	80050b0 <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	2b0a      	cmp	r3, #10
 8006c90:	d90b      	bls.n	8006caa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2205      	movs	r2, #5
 8006ca2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e09f      	b.n	8006dea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	f003 0302 	and.w	r3, r3, #2
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d1e5      	bne.n	8006c84 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	7e1b      	ldrb	r3, [r3, #24]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d108      	bne.n	8006cd2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006cce:	601a      	str	r2, [r3, #0]
 8006cd0:	e007      	b.n	8006ce2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ce0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	7e5b      	ldrb	r3, [r3, #25]
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d108      	bne.n	8006cfc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cf8:	601a      	str	r2, [r3, #0]
 8006cfa:	e007      	b.n	8006d0c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	7e9b      	ldrb	r3, [r3, #26]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d108      	bne.n	8006d26 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0220 	orr.w	r2, r2, #32
 8006d22:	601a      	str	r2, [r3, #0]
 8006d24:	e007      	b.n	8006d36 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f022 0220 	bic.w	r2, r2, #32
 8006d34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	7edb      	ldrb	r3, [r3, #27]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d108      	bne.n	8006d50 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f022 0210 	bic.w	r2, r2, #16
 8006d4c:	601a      	str	r2, [r3, #0]
 8006d4e:	e007      	b.n	8006d60 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f042 0210 	orr.w	r2, r2, #16
 8006d5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	7f1b      	ldrb	r3, [r3, #28]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d108      	bne.n	8006d7a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f042 0208 	orr.w	r2, r2, #8
 8006d76:	601a      	str	r2, [r3, #0]
 8006d78:	e007      	b.n	8006d8a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f022 0208 	bic.w	r2, r2, #8
 8006d88:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	7f5b      	ldrb	r3, [r3, #29]
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d108      	bne.n	8006da4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f042 0204 	orr.w	r2, r2, #4
 8006da0:	601a      	str	r2, [r3, #0]
 8006da2:	e007      	b.n	8006db4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f022 0204 	bic.w	r2, r2, #4
 8006db2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	689a      	ldr	r2, [r3, #8]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	431a      	orrs	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	431a      	orrs	r2, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	695b      	ldr	r3, [r3, #20]
 8006dc8:	ea42 0103 	orr.w	r1, r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	1e5a      	subs	r2, r3, #1
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	430a      	orrs	r2, r1
 8006dd8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3710      	adds	r7, #16
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}

08006df2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8006df2:	b480      	push	{r7}
 8006df4:	b087      	sub	sp, #28
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	6078      	str	r0, [r7, #4]
 8006dfa:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e08:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006e0a:	7cfb      	ldrb	r3, [r7, #19]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d003      	beq.n	8006e18 <HAL_CAN_ConfigFilter+0x26>
 8006e10:	7cfb      	ldrb	r3, [r7, #19]
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	f040 80aa 	bne.w	8006f6c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006e1e:	f043 0201 	orr.w	r2, r3, #1
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	f003 031f 	and.w	r3, r3, #31
 8006e30:	2201      	movs	r2, #1
 8006e32:	fa02 f303 	lsl.w	r3, r2, r3
 8006e36:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	43db      	mvns	r3, r3
 8006e42:	401a      	ands	r2, r3
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	69db      	ldr	r3, [r3, #28]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d123      	bne.n	8006e9a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	43db      	mvns	r3, r3
 8006e5c:	401a      	ands	r2, r3
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006e70:	683a      	ldr	r2, [r7, #0]
 8006e72:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006e74:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	3248      	adds	r2, #72	; 0x48
 8006e7a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006e8e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006e90:	6979      	ldr	r1, [r7, #20]
 8006e92:	3348      	adds	r3, #72	; 0x48
 8006e94:	00db      	lsls	r3, r3, #3
 8006e96:	440b      	add	r3, r1
 8006e98:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d122      	bne.n	8006ee8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006ebe:	683a      	ldr	r2, [r7, #0]
 8006ec0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006ec2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	3248      	adds	r2, #72	; 0x48
 8006ec8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006edc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006ede:	6979      	ldr	r1, [r7, #20]
 8006ee0:	3348      	adds	r3, #72	; 0x48
 8006ee2:	00db      	lsls	r3, r3, #3
 8006ee4:	440b      	add	r3, r1
 8006ee6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	699b      	ldr	r3, [r3, #24]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d109      	bne.n	8006f04 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	43db      	mvns	r3, r3
 8006efa:	401a      	ands	r2, r3
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006f02:	e007      	b.n	8006f14 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	431a      	orrs	r2, r3
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d109      	bne.n	8006f30 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	43db      	mvns	r3, r3
 8006f26:	401a      	ands	r2, r3
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006f2e:	e007      	b.n	8006f40 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	431a      	orrs	r2, r3
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	6a1b      	ldr	r3, [r3, #32]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d107      	bne.n	8006f58 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	431a      	orrs	r2, r3
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006f5e:	f023 0201 	bic.w	r2, r3, #1
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	e006      	b.n	8006f7a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f70:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
  }
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	371c      	adds	r7, #28
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr

08006f86 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b084      	sub	sp, #16
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d12e      	bne.n	8006ff8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f022 0201 	bic.w	r2, r2, #1
 8006fb0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006fb2:	f7fe f87d 	bl	80050b0 <HAL_GetTick>
 8006fb6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006fb8:	e012      	b.n	8006fe0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006fba:	f7fe f879 	bl	80050b0 <HAL_GetTick>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	1ad3      	subs	r3, r2, r3
 8006fc4:	2b0a      	cmp	r3, #10
 8006fc6:	d90b      	bls.n	8006fe0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fcc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2205      	movs	r2, #5
 8006fd8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e012      	b.n	8007006 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	f003 0301 	and.w	r3, r3, #1
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1e5      	bne.n	8006fba <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	e006      	b.n	8007006 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007004:	2301      	movs	r3, #1
  }
}
 8007006:	4618      	mov	r0, r3
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800700e:	b480      	push	{r7}
 8007010:	b089      	sub	sp, #36	; 0x24
 8007012:	af00      	add	r7, sp, #0
 8007014:	60f8      	str	r0, [r7, #12]
 8007016:	60b9      	str	r1, [r7, #8]
 8007018:	607a      	str	r2, [r7, #4]
 800701a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007022:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800702c:	7ffb      	ldrb	r3, [r7, #31]
 800702e:	2b01      	cmp	r3, #1
 8007030:	d003      	beq.n	800703a <HAL_CAN_AddTxMessage+0x2c>
 8007032:	7ffb      	ldrb	r3, [r7, #31]
 8007034:	2b02      	cmp	r3, #2
 8007036:	f040 80ad 	bne.w	8007194 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800703a:	69bb      	ldr	r3, [r7, #24]
 800703c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007040:	2b00      	cmp	r3, #0
 8007042:	d10a      	bne.n	800705a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800704a:	2b00      	cmp	r3, #0
 800704c:	d105      	bne.n	800705a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 8095 	beq.w	8007184 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800705a:	69bb      	ldr	r3, [r7, #24]
 800705c:	0e1b      	lsrs	r3, r3, #24
 800705e:	f003 0303 	and.w	r3, r3, #3
 8007062:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007064:	2201      	movs	r2, #1
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	409a      	lsls	r2, r3
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d10d      	bne.n	8007092 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007080:	68f9      	ldr	r1, [r7, #12]
 8007082:	6809      	ldr	r1, [r1, #0]
 8007084:	431a      	orrs	r2, r3
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	3318      	adds	r3, #24
 800708a:	011b      	lsls	r3, r3, #4
 800708c:	440b      	add	r3, r1
 800708e:	601a      	str	r2, [r3, #0]
 8007090:	e00f      	b.n	80070b2 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800709c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80070a2:	68f9      	ldr	r1, [r7, #12]
 80070a4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80070a6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	3318      	adds	r3, #24
 80070ac:	011b      	lsls	r3, r3, #4
 80070ae:	440b      	add	r3, r1
 80070b0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6819      	ldr	r1, [r3, #0]
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	691a      	ldr	r2, [r3, #16]
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	3318      	adds	r3, #24
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	440b      	add	r3, r1
 80070c2:	3304      	adds	r3, #4
 80070c4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	7d1b      	ldrb	r3, [r3, #20]
 80070ca:	2b01      	cmp	r3, #1
 80070cc:	d111      	bne.n	80070f2 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	3318      	adds	r3, #24
 80070d6:	011b      	lsls	r3, r3, #4
 80070d8:	4413      	add	r3, r2
 80070da:	3304      	adds	r3, #4
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	6811      	ldr	r1, [r2, #0]
 80070e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	3318      	adds	r3, #24
 80070ea:	011b      	lsls	r3, r3, #4
 80070ec:	440b      	add	r3, r1
 80070ee:	3304      	adds	r3, #4
 80070f0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	3307      	adds	r3, #7
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	061a      	lsls	r2, r3, #24
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	3306      	adds	r3, #6
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	041b      	lsls	r3, r3, #16
 8007102:	431a      	orrs	r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	3305      	adds	r3, #5
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	021b      	lsls	r3, r3, #8
 800710c:	4313      	orrs	r3, r2
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	3204      	adds	r2, #4
 8007112:	7812      	ldrb	r2, [r2, #0]
 8007114:	4610      	mov	r0, r2
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	6811      	ldr	r1, [r2, #0]
 800711a:	ea43 0200 	orr.w	r2, r3, r0
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	011b      	lsls	r3, r3, #4
 8007122:	440b      	add	r3, r1
 8007124:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007128:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	3303      	adds	r3, #3
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	061a      	lsls	r2, r3, #24
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	3302      	adds	r3, #2
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	041b      	lsls	r3, r3, #16
 800713a:	431a      	orrs	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	3301      	adds	r3, #1
 8007140:	781b      	ldrb	r3, [r3, #0]
 8007142:	021b      	lsls	r3, r3, #8
 8007144:	4313      	orrs	r3, r2
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	7812      	ldrb	r2, [r2, #0]
 800714a:	4610      	mov	r0, r2
 800714c:	68fa      	ldr	r2, [r7, #12]
 800714e:	6811      	ldr	r1, [r2, #0]
 8007150:	ea43 0200 	orr.w	r2, r3, r0
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	011b      	lsls	r3, r3, #4
 8007158:	440b      	add	r3, r1
 800715a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800715e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	3318      	adds	r3, #24
 8007168:	011b      	lsls	r3, r3, #4
 800716a:	4413      	add	r3, r2
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	6811      	ldr	r1, [r2, #0]
 8007172:	f043 0201 	orr.w	r2, r3, #1
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	3318      	adds	r3, #24
 800717a:	011b      	lsls	r3, r3, #4
 800717c:	440b      	add	r3, r1
 800717e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007180:	2300      	movs	r3, #0
 8007182:	e00e      	b.n	80071a2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007188:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e006      	b.n	80071a2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007198:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
  }
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3724      	adds	r7, #36	; 0x24
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80071ae:	b480      	push	{r7}
 80071b0:	b087      	sub	sp, #28
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	60f8      	str	r0, [r7, #12]
 80071b6:	60b9      	str	r1, [r7, #8]
 80071b8:	607a      	str	r2, [r7, #4]
 80071ba:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80071c2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80071c4:	7dfb      	ldrb	r3, [r7, #23]
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d003      	beq.n	80071d2 <HAL_CAN_GetRxMessage+0x24>
 80071ca:	7dfb      	ldrb	r3, [r7, #23]
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	f040 80f3 	bne.w	80073b8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10e      	bne.n	80071f6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	f003 0303 	and.w	r3, r3, #3
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d116      	bne.n	8007214 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e0e7      	b.n	80073c6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	691b      	ldr	r3, [r3, #16]
 80071fc:	f003 0303 	and.w	r3, r3, #3
 8007200:	2b00      	cmp	r3, #0
 8007202:	d107      	bne.n	8007214 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007208:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	e0d8      	b.n	80073c6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	331b      	adds	r3, #27
 800721c:	011b      	lsls	r3, r3, #4
 800721e:	4413      	add	r3, r2
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 0204 	and.w	r2, r3, #4
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d10c      	bne.n	800724c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	331b      	adds	r3, #27
 800723a:	011b      	lsls	r3, r3, #4
 800723c:	4413      	add	r3, r2
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	0d5b      	lsrs	r3, r3, #21
 8007242:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	601a      	str	r2, [r3, #0]
 800724a:	e00b      	b.n	8007264 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	331b      	adds	r3, #27
 8007254:	011b      	lsls	r3, r3, #4
 8007256:	4413      	add	r3, r2
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	08db      	lsrs	r3, r3, #3
 800725c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	331b      	adds	r3, #27
 800726c:	011b      	lsls	r3, r3, #4
 800726e:	4413      	add	r3, r2
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0202 	and.w	r2, r3, #2
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	331b      	adds	r3, #27
 8007282:	011b      	lsls	r3, r3, #4
 8007284:	4413      	add	r3, r2
 8007286:	3304      	adds	r3, #4
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 020f 	and.w	r2, r3, #15
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	331b      	adds	r3, #27
 800729a:	011b      	lsls	r3, r3, #4
 800729c:	4413      	add	r3, r2
 800729e:	3304      	adds	r3, #4
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	0a1b      	lsrs	r3, r3, #8
 80072a4:	b2da      	uxtb	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	331b      	adds	r3, #27
 80072b2:	011b      	lsls	r3, r3, #4
 80072b4:	4413      	add	r3, r2
 80072b6:	3304      	adds	r3, #4
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	0c1b      	lsrs	r3, r3, #16
 80072bc:	b29a      	uxth	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	011b      	lsls	r3, r3, #4
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	b2da      	uxtb	r2, r3
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	011b      	lsls	r3, r3, #4
 80072e0:	4413      	add	r3, r2
 80072e2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	0a1a      	lsrs	r2, r3, #8
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	3301      	adds	r3, #1
 80072ee:	b2d2      	uxtb	r2, r2
 80072f0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	011b      	lsls	r3, r3, #4
 80072fa:	4413      	add	r3, r2
 80072fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	0c1a      	lsrs	r2, r3, #16
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	3302      	adds	r3, #2
 8007308:	b2d2      	uxtb	r2, r2
 800730a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	011b      	lsls	r3, r3, #4
 8007314:	4413      	add	r3, r2
 8007316:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	0e1a      	lsrs	r2, r3, #24
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	3303      	adds	r3, #3
 8007322:	b2d2      	uxtb	r2, r2
 8007324:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	011b      	lsls	r3, r3, #4
 800732e:	4413      	add	r3, r2
 8007330:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	3304      	adds	r3, #4
 800733a:	b2d2      	uxtb	r2, r2
 800733c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	011b      	lsls	r3, r3, #4
 8007346:	4413      	add	r3, r2
 8007348:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	0a1a      	lsrs	r2, r3, #8
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	3305      	adds	r3, #5
 8007354:	b2d2      	uxtb	r2, r2
 8007356:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	011b      	lsls	r3, r3, #4
 8007360:	4413      	add	r3, r2
 8007362:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	0c1a      	lsrs	r2, r3, #16
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	3306      	adds	r3, #6
 800736e:	b2d2      	uxtb	r2, r2
 8007370:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	011b      	lsls	r3, r3, #4
 800737a:	4413      	add	r3, r2
 800737c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	0e1a      	lsrs	r2, r3, #24
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	3307      	adds	r3, #7
 8007388:	b2d2      	uxtb	r2, r2
 800738a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d108      	bne.n	80073a4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68da      	ldr	r2, [r3, #12]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f042 0220 	orr.w	r2, r2, #32
 80073a0:	60da      	str	r2, [r3, #12]
 80073a2:	e007      	b.n	80073b4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	691a      	ldr	r2, [r3, #16]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f042 0220 	orr.w	r2, r2, #32
 80073b2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80073b4:	2300      	movs	r3, #0
 80073b6:	e006      	b.n	80073c6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
  }
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	371c      	adds	r7, #28
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr

080073d2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b085      	sub	sp, #20
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
 80073da:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80073e2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d002      	beq.n	80073f0 <HAL_CAN_ActivateNotification+0x1e>
 80073ea:	7bfb      	ldrb	r3, [r7, #15]
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d109      	bne.n	8007404 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6959      	ldr	r1, [r3, #20]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	683a      	ldr	r2, [r7, #0]
 80073fc:	430a      	orrs	r2, r1
 80073fe:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8007400:	2300      	movs	r3, #0
 8007402:	e006      	b.n	8007412 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007408:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
  }
}
 8007412:	4618      	mov	r0, r3
 8007414:	3714      	adds	r7, #20
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800741e:	b580      	push	{r7, lr}
 8007420:	b08a      	sub	sp, #40	; 0x28
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8007426:	2300      	movs	r3, #0
 8007428:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	695b      	ldr	r3, [r3, #20]
 8007430:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	699b      	ldr	r3, [r3, #24]
 8007458:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800745a:	6a3b      	ldr	r3, [r7, #32]
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b00      	cmp	r3, #0
 8007462:	d07c      	beq.n	800755e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	2b00      	cmp	r3, #0
 800746c:	d023      	beq.n	80074b6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	2201      	movs	r2, #1
 8007474:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	f003 0302 	and.w	r3, r3, #2
 800747c:	2b00      	cmp	r3, #0
 800747e:	d003      	beq.n	8007488 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 f983 	bl	800778c <HAL_CAN_TxMailbox0CompleteCallback>
 8007486:	e016      	b.n	80074b6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007488:	69bb      	ldr	r3, [r7, #24]
 800748a:	f003 0304 	and.w	r3, r3, #4
 800748e:	2b00      	cmp	r3, #0
 8007490:	d004      	beq.n	800749c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8007492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007494:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007498:	627b      	str	r3, [r7, #36]	; 0x24
 800749a:	e00c      	b.n	80074b6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	f003 0308 	and.w	r3, r3, #8
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d004      	beq.n	80074b0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80074a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80074ac:	627b      	str	r3, [r7, #36]	; 0x24
 80074ae:	e002      	b.n	80074b6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 f989 	bl	80077c8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d024      	beq.n	800750a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80074c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80074ca:	69bb      	ldr	r3, [r7, #24]
 80074cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 f963 	bl	80077a0 <HAL_CAN_TxMailbox1CompleteCallback>
 80074da:	e016      	b.n	800750a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80074dc:	69bb      	ldr	r3, [r7, #24]
 80074de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d004      	beq.n	80074f0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80074e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80074ec:	627b      	str	r3, [r7, #36]	; 0x24
 80074ee:	e00c      	b.n	800750a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d004      	beq.n	8007504 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80074fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007500:	627b      	str	r3, [r7, #36]	; 0x24
 8007502:	e002      	b.n	800750a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f969 	bl	80077dc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d024      	beq.n	800755e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800751c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007524:	2b00      	cmp	r3, #0
 8007526:	d003      	beq.n	8007530 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f943 	bl	80077b4 <HAL_CAN_TxMailbox2CompleteCallback>
 800752e:	e016      	b.n	800755e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007536:	2b00      	cmp	r3, #0
 8007538:	d004      	beq.n	8007544 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800753a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007540:	627b      	str	r3, [r7, #36]	; 0x24
 8007542:	e00c      	b.n	800755e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007544:	69bb      	ldr	r3, [r7, #24]
 8007546:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800754a:	2b00      	cmp	r3, #0
 800754c:	d004      	beq.n	8007558 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800754e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007554:	627b      	str	r3, [r7, #36]	; 0x24
 8007556:	e002      	b.n	800755e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 f949 	bl	80077f0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800755e:	6a3b      	ldr	r3, [r7, #32]
 8007560:	f003 0308 	and.w	r3, r3, #8
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00c      	beq.n	8007582 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	f003 0310 	and.w	r3, r3, #16
 800756e:	2b00      	cmp	r3, #0
 8007570:	d007      	beq.n	8007582 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007574:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007578:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2210      	movs	r2, #16
 8007580:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	f003 0304 	and.w	r3, r3, #4
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00b      	beq.n	80075a4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	f003 0308 	and.w	r3, r3, #8
 8007592:	2b00      	cmp	r3, #0
 8007594:	d006      	beq.n	80075a4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2208      	movs	r2, #8
 800759c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 f930 	bl	8007804 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80075a4:	6a3b      	ldr	r3, [r7, #32]
 80075a6:	f003 0302 	and.w	r3, r3, #2
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d009      	beq.n	80075c2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	f003 0303 	and.w	r3, r3, #3
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d002      	beq.n	80075c2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f7f9 fe15 	bl	80011ec <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d00c      	beq.n	80075e6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	f003 0310 	and.w	r3, r3, #16
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d007      	beq.n	80075e6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80075d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80075dc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2210      	movs	r2, #16
 80075e4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80075e6:	6a3b      	ldr	r3, [r7, #32]
 80075e8:	f003 0320 	and.w	r3, r3, #32
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00b      	beq.n	8007608 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	f003 0308 	and.w	r3, r3, #8
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d006      	beq.n	8007608 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2208      	movs	r2, #8
 8007600:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 f912 	bl	800782c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8007608:	6a3b      	ldr	r3, [r7, #32]
 800760a:	f003 0310 	and.w	r3, r3, #16
 800760e:	2b00      	cmp	r3, #0
 8007610:	d009      	beq.n	8007626 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	691b      	ldr	r3, [r3, #16]
 8007618:	f003 0303 	and.w	r3, r3, #3
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 f8f9 	bl	8007818 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007626:	6a3b      	ldr	r3, [r7, #32]
 8007628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00b      	beq.n	8007648 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007630:	69fb      	ldr	r3, [r7, #28]
 8007632:	f003 0310 	and.w	r3, r3, #16
 8007636:	2b00      	cmp	r3, #0
 8007638:	d006      	beq.n	8007648 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2210      	movs	r2, #16
 8007640:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 f8fc 	bl	8007840 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007648:	6a3b      	ldr	r3, [r7, #32]
 800764a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00b      	beq.n	800766a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	f003 0308 	and.w	r3, r3, #8
 8007658:	2b00      	cmp	r3, #0
 800765a:	d006      	beq.n	800766a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2208      	movs	r2, #8
 8007662:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 f8f5 	bl	8007854 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800766a:	6a3b      	ldr	r3, [r7, #32]
 800766c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007670:	2b00      	cmp	r3, #0
 8007672:	d07b      	beq.n	800776c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	f003 0304 	and.w	r3, r3, #4
 800767a:	2b00      	cmp	r3, #0
 800767c:	d072      	beq.n	8007764 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800767e:	6a3b      	ldr	r3, [r7, #32]
 8007680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007684:	2b00      	cmp	r3, #0
 8007686:	d008      	beq.n	800769a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800768e:	2b00      	cmp	r3, #0
 8007690:	d003      	beq.n	800769a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007694:	f043 0301 	orr.w	r3, r3, #1
 8007698:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800769a:	6a3b      	ldr	r3, [r7, #32]
 800769c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d008      	beq.n	80076b6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d003      	beq.n	80076b6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80076ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b0:	f043 0302 	orr.w	r3, r3, #2
 80076b4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80076b6:	6a3b      	ldr	r3, [r7, #32]
 80076b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d008      	beq.n	80076d2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d003      	beq.n	80076d2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80076ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076cc:	f043 0304 	orr.w	r3, r3, #4
 80076d0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80076d2:	6a3b      	ldr	r3, [r7, #32]
 80076d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d043      	beq.n	8007764 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d03e      	beq.n	8007764 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80076ec:	2b60      	cmp	r3, #96	; 0x60
 80076ee:	d02b      	beq.n	8007748 <HAL_CAN_IRQHandler+0x32a>
 80076f0:	2b60      	cmp	r3, #96	; 0x60
 80076f2:	d82e      	bhi.n	8007752 <HAL_CAN_IRQHandler+0x334>
 80076f4:	2b50      	cmp	r3, #80	; 0x50
 80076f6:	d022      	beq.n	800773e <HAL_CAN_IRQHandler+0x320>
 80076f8:	2b50      	cmp	r3, #80	; 0x50
 80076fa:	d82a      	bhi.n	8007752 <HAL_CAN_IRQHandler+0x334>
 80076fc:	2b40      	cmp	r3, #64	; 0x40
 80076fe:	d019      	beq.n	8007734 <HAL_CAN_IRQHandler+0x316>
 8007700:	2b40      	cmp	r3, #64	; 0x40
 8007702:	d826      	bhi.n	8007752 <HAL_CAN_IRQHandler+0x334>
 8007704:	2b30      	cmp	r3, #48	; 0x30
 8007706:	d010      	beq.n	800772a <HAL_CAN_IRQHandler+0x30c>
 8007708:	2b30      	cmp	r3, #48	; 0x30
 800770a:	d822      	bhi.n	8007752 <HAL_CAN_IRQHandler+0x334>
 800770c:	2b10      	cmp	r3, #16
 800770e:	d002      	beq.n	8007716 <HAL_CAN_IRQHandler+0x2f8>
 8007710:	2b20      	cmp	r3, #32
 8007712:	d005      	beq.n	8007720 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8007714:	e01d      	b.n	8007752 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8007716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007718:	f043 0308 	orr.w	r3, r3, #8
 800771c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800771e:	e019      	b.n	8007754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007722:	f043 0310 	orr.w	r3, r3, #16
 8007726:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007728:	e014      	b.n	8007754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800772a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772c:	f043 0320 	orr.w	r3, r3, #32
 8007730:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007732:	e00f      	b.n	8007754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8007734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800773a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800773c:	e00a      	b.n	8007754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800773e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007744:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007746:	e005      	b.n	8007754 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800774e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007750:	e000      	b.n	8007754 <HAL_CAN_IRQHandler+0x336>
            break;
 8007752:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	699a      	ldr	r2, [r3, #24]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007762:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	2204      	movs	r2, #4
 800776a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800776c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776e:	2b00      	cmp	r3, #0
 8007770:	d008      	beq.n	8007784 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007778:	431a      	orrs	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f872 	bl	8007868 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8007784:	bf00      	nop
 8007786:	3728      	adds	r7, #40	; 0x28
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80077a8:	bf00      	nop
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b083      	sub	sp, #12
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80077d0:	bf00      	nop
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80077e4:	bf00      	nop
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8007834:	bf00      	nop
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007840:	b480      	push	{r7}
 8007842:	b083      	sub	sp, #12
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007848:	bf00      	nop
 800784a:	370c      	adds	r7, #12
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr

08007854 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800785c:	bf00      	nop
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007870:	bf00      	nop
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800787c:	b480      	push	{r7}
 800787e:	b085      	sub	sp, #20
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f003 0307 	and.w	r3, r3, #7
 800788a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800788c:	4b0c      	ldr	r3, [pc, #48]	; (80078c0 <__NVIC_SetPriorityGrouping+0x44>)
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007898:	4013      	ands	r3, r2
 800789a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80078a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80078a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80078ae:	4a04      	ldr	r2, [pc, #16]	; (80078c0 <__NVIC_SetPriorityGrouping+0x44>)
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	60d3      	str	r3, [r2, #12]
}
 80078b4:	bf00      	nop
 80078b6:	3714      	adds	r7, #20
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr
 80078c0:	e000ed00 	.word	0xe000ed00

080078c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80078c4:	b480      	push	{r7}
 80078c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80078c8:	4b04      	ldr	r3, [pc, #16]	; (80078dc <__NVIC_GetPriorityGrouping+0x18>)
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	0a1b      	lsrs	r3, r3, #8
 80078ce:	f003 0307 	and.w	r3, r3, #7
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr
 80078dc:	e000ed00 	.word	0xe000ed00

080078e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	4603      	mov	r3, r0
 80078e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	db0b      	blt.n	800790a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80078f2:	79fb      	ldrb	r3, [r7, #7]
 80078f4:	f003 021f 	and.w	r2, r3, #31
 80078f8:	4907      	ldr	r1, [pc, #28]	; (8007918 <__NVIC_EnableIRQ+0x38>)
 80078fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078fe:	095b      	lsrs	r3, r3, #5
 8007900:	2001      	movs	r0, #1
 8007902:	fa00 f202 	lsl.w	r2, r0, r2
 8007906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800790a:	bf00      	nop
 800790c:	370c      	adds	r7, #12
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr
 8007916:	bf00      	nop
 8007918:	e000e100 	.word	0xe000e100

0800791c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	4603      	mov	r3, r0
 8007924:	6039      	str	r1, [r7, #0]
 8007926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800792c:	2b00      	cmp	r3, #0
 800792e:	db0a      	blt.n	8007946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	b2da      	uxtb	r2, r3
 8007934:	490c      	ldr	r1, [pc, #48]	; (8007968 <__NVIC_SetPriority+0x4c>)
 8007936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800793a:	0112      	lsls	r2, r2, #4
 800793c:	b2d2      	uxtb	r2, r2
 800793e:	440b      	add	r3, r1
 8007940:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007944:	e00a      	b.n	800795c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	b2da      	uxtb	r2, r3
 800794a:	4908      	ldr	r1, [pc, #32]	; (800796c <__NVIC_SetPriority+0x50>)
 800794c:	79fb      	ldrb	r3, [r7, #7]
 800794e:	f003 030f 	and.w	r3, r3, #15
 8007952:	3b04      	subs	r3, #4
 8007954:	0112      	lsls	r2, r2, #4
 8007956:	b2d2      	uxtb	r2, r2
 8007958:	440b      	add	r3, r1
 800795a:	761a      	strb	r2, [r3, #24]
}
 800795c:	bf00      	nop
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr
 8007968:	e000e100 	.word	0xe000e100
 800796c:	e000ed00 	.word	0xe000ed00

08007970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007970:	b480      	push	{r7}
 8007972:	b089      	sub	sp, #36	; 0x24
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f003 0307 	and.w	r3, r3, #7
 8007982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	f1c3 0307 	rsb	r3, r3, #7
 800798a:	2b04      	cmp	r3, #4
 800798c:	bf28      	it	cs
 800798e:	2304      	movcs	r3, #4
 8007990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007992:	69fb      	ldr	r3, [r7, #28]
 8007994:	3304      	adds	r3, #4
 8007996:	2b06      	cmp	r3, #6
 8007998:	d902      	bls.n	80079a0 <NVIC_EncodePriority+0x30>
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	3b03      	subs	r3, #3
 800799e:	e000      	b.n	80079a2 <NVIC_EncodePriority+0x32>
 80079a0:	2300      	movs	r3, #0
 80079a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079a4:	f04f 32ff 	mov.w	r2, #4294967295
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	fa02 f303 	lsl.w	r3, r2, r3
 80079ae:	43da      	mvns	r2, r3
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	401a      	ands	r2, r3
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80079b8:	f04f 31ff 	mov.w	r1, #4294967295
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	fa01 f303 	lsl.w	r3, r1, r3
 80079c2:	43d9      	mvns	r1, r3
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079c8:	4313      	orrs	r3, r2
         );
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3724      	adds	r7, #36	; 0x24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr

080079d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b082      	sub	sp, #8
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f7ff ff4c 	bl	800787c <__NVIC_SetPriorityGrouping>
}
 80079e4:	bf00      	nop
 80079e6:	3708      	adds	r7, #8
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b086      	sub	sp, #24
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	4603      	mov	r3, r0
 80079f4:	60b9      	str	r1, [r7, #8]
 80079f6:	607a      	str	r2, [r7, #4]
 80079f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80079fa:	2300      	movs	r3, #0
 80079fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80079fe:	f7ff ff61 	bl	80078c4 <__NVIC_GetPriorityGrouping>
 8007a02:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	68b9      	ldr	r1, [r7, #8]
 8007a08:	6978      	ldr	r0, [r7, #20]
 8007a0a:	f7ff ffb1 	bl	8007970 <NVIC_EncodePriority>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a14:	4611      	mov	r1, r2
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7ff ff80 	bl	800791c <__NVIC_SetPriority>
}
 8007a1c:	bf00      	nop
 8007a1e:	3718      	adds	r7, #24
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b082      	sub	sp, #8
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7ff ff54 	bl	80078e0 <__NVIC_EnableIRQ>
}
 8007a38:	bf00      	nop
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e08d      	b.n	8007b6e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	461a      	mov	r2, r3
 8007a58:	4b47      	ldr	r3, [pc, #284]	; (8007b78 <HAL_DMA_Init+0x138>)
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d80f      	bhi.n	8007a7e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	461a      	mov	r2, r3
 8007a64:	4b45      	ldr	r3, [pc, #276]	; (8007b7c <HAL_DMA_Init+0x13c>)
 8007a66:	4413      	add	r3, r2
 8007a68:	4a45      	ldr	r2, [pc, #276]	; (8007b80 <HAL_DMA_Init+0x140>)
 8007a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a6e:	091b      	lsrs	r3, r3, #4
 8007a70:	009a      	lsls	r2, r3, #2
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a42      	ldr	r2, [pc, #264]	; (8007b84 <HAL_DMA_Init+0x144>)
 8007a7a:	641a      	str	r2, [r3, #64]	; 0x40
 8007a7c:	e00e      	b.n	8007a9c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	461a      	mov	r2, r3
 8007a84:	4b40      	ldr	r3, [pc, #256]	; (8007b88 <HAL_DMA_Init+0x148>)
 8007a86:	4413      	add	r3, r2
 8007a88:	4a3d      	ldr	r2, [pc, #244]	; (8007b80 <HAL_DMA_Init+0x140>)
 8007a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a8e:	091b      	lsrs	r3, r3, #4
 8007a90:	009a      	lsls	r2, r3, #2
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a3c      	ldr	r2, [pc, #240]	; (8007b8c <HAL_DMA_Init+0x14c>)
 8007a9a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ab6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007ac0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	699b      	ldr	r3, [r3, #24]
 8007ad2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ad8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a1b      	ldr	r3, [r3, #32]
 8007ade:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007ae0:	68fa      	ldr	r2, [r7, #12]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f9b6 	bl	8007e60 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007afc:	d102      	bne.n	8007b04 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	685a      	ldr	r2, [r3, #4]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b0c:	b2d2      	uxtb	r2, r2
 8007b0e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b14:	687a      	ldr	r2, [r7, #4]
 8007b16:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007b18:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d010      	beq.n	8007b44 <HAL_DMA_Init+0x104>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	d80c      	bhi.n	8007b44 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f000 f9d6 	bl	8007edc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b34:	2200      	movs	r2, #0
 8007b36:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007b40:	605a      	str	r2, [r3, #4]
 8007b42:	e008      	b.n	8007b56 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2200      	movs	r2, #0
 8007b54:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3710      	adds	r7, #16
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop
 8007b78:	40020407 	.word	0x40020407
 8007b7c:	bffdfff8 	.word	0xbffdfff8
 8007b80:	cccccccd 	.word	0xcccccccd
 8007b84:	40020000 	.word	0x40020000
 8007b88:	bffdfbf8 	.word	0xbffdfbf8
 8007b8c:	40020400 	.word	0x40020400

08007b90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b086      	sub	sp, #24
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	607a      	str	r2, [r7, #4]
 8007b9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d101      	bne.n	8007bb0 <HAL_DMA_Start_IT+0x20>
 8007bac:	2302      	movs	r3, #2
 8007bae:	e066      	b.n	8007c7e <HAL_DMA_Start_IT+0xee>
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d155      	bne.n	8007c70 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f022 0201 	bic.w	r2, r2, #1
 8007be0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	68b9      	ldr	r1, [r7, #8]
 8007be8:	68f8      	ldr	r0, [r7, #12]
 8007bea:	f000 f8fb 	bl	8007de4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d008      	beq.n	8007c08 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f042 020e 	orr.w	r2, r2, #14
 8007c04:	601a      	str	r2, [r3, #0]
 8007c06:	e00f      	b.n	8007c28 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f022 0204 	bic.w	r2, r2, #4
 8007c16:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f042 020a 	orr.w	r2, r2, #10
 8007c26:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d007      	beq.n	8007c46 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c44:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d007      	beq.n	8007c5e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c5c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f042 0201 	orr.w	r2, r2, #1
 8007c6c:	601a      	str	r2, [r3, #0]
 8007c6e:	e005      	b.n	8007c7c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007c78:	2302      	movs	r3, #2
 8007c7a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3718      	adds	r7, #24
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b084      	sub	sp, #16
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ca2:	f003 031c 	and.w	r3, r3, #28
 8007ca6:	2204      	movs	r2, #4
 8007ca8:	409a      	lsls	r2, r3
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	4013      	ands	r3, r2
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d026      	beq.n	8007d00 <HAL_DMA_IRQHandler+0x7a>
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	f003 0304 	and.w	r3, r3, #4
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d021      	beq.n	8007d00 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0320 	and.w	r3, r3, #32
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d107      	bne.n	8007cda <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 0204 	bic.w	r2, r2, #4
 8007cd8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cde:	f003 021c 	and.w	r2, r3, #28
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce6:	2104      	movs	r1, #4
 8007ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8007cec:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d071      	beq.n	8007dda <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007cfe:	e06c      	b.n	8007dda <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d04:	f003 031c 	and.w	r3, r3, #28
 8007d08:	2202      	movs	r2, #2
 8007d0a:	409a      	lsls	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	4013      	ands	r3, r2
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d02e      	beq.n	8007d72 <HAL_DMA_IRQHandler+0xec>
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	f003 0302 	and.w	r3, r3, #2
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d029      	beq.n	8007d72 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 0320 	and.w	r3, r3, #32
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d10b      	bne.n	8007d44 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f022 020a 	bic.w	r2, r2, #10
 8007d3a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d48:	f003 021c 	and.w	r2, r3, #28
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d50:	2102      	movs	r1, #2
 8007d52:	fa01 f202 	lsl.w	r2, r1, r2
 8007d56:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d038      	beq.n	8007dda <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007d70:	e033      	b.n	8007dda <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d76:	f003 031c 	and.w	r3, r3, #28
 8007d7a:	2208      	movs	r2, #8
 8007d7c:	409a      	lsls	r2, r3
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	4013      	ands	r3, r2
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d02a      	beq.n	8007ddc <HAL_DMA_IRQHandler+0x156>
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	f003 0308 	and.w	r3, r3, #8
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d025      	beq.n	8007ddc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f022 020e 	bic.w	r2, r2, #14
 8007d9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007da4:	f003 021c 	and.w	r2, r3, #28
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dac:	2101      	movs	r1, #1
 8007dae:	fa01 f202 	lsl.w	r2, r1, r2
 8007db2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2201      	movs	r2, #1
 8007db8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d004      	beq.n	8007ddc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007dda:	bf00      	nop
 8007ddc:	bf00      	nop
}
 8007dde:	3710      	adds	r7, #16
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
 8007df0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007dfa:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d004      	beq.n	8007e0e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007e0c:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e12:	f003 021c 	and.w	r2, r3, #28
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1a:	2101      	movs	r1, #1
 8007e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8007e20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	683a      	ldr	r2, [r7, #0]
 8007e28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	2b10      	cmp	r3, #16
 8007e30:	d108      	bne.n	8007e44 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	68ba      	ldr	r2, [r7, #8]
 8007e40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007e42:	e007      	b.n	8007e54 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68ba      	ldr	r2, [r7, #8]
 8007e4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	60da      	str	r2, [r3, #12]
}
 8007e54:	bf00      	nop
 8007e56:	3714      	adds	r7, #20
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b085      	sub	sp, #20
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	4b17      	ldr	r3, [pc, #92]	; (8007ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d80a      	bhi.n	8007e8a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e78:	089b      	lsrs	r3, r3, #2
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007e80:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007e84:	687a      	ldr	r2, [r7, #4]
 8007e86:	6493      	str	r3, [r2, #72]	; 0x48
 8007e88:	e007      	b.n	8007e9a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e8e:	089b      	lsrs	r3, r3, #2
 8007e90:	009a      	lsls	r2, r3, #2
 8007e92:	4b0f      	ldr	r3, [pc, #60]	; (8007ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007e94:	4413      	add	r3, r2
 8007e96:	687a      	ldr	r2, [r7, #4]
 8007e98:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	3b08      	subs	r3, #8
 8007ea2:	4a0c      	ldr	r2, [pc, #48]	; (8007ed4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea8:	091b      	lsrs	r3, r3, #4
 8007eaa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	4a0a      	ldr	r2, [pc, #40]	; (8007ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007eb0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f003 031f 	and.w	r3, r3, #31
 8007eb8:	2201      	movs	r2, #1
 8007eba:	409a      	lsls	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007ec0:	bf00      	nop
 8007ec2:	3714      	adds	r7, #20
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr
 8007ecc:	40020407 	.word	0x40020407
 8007ed0:	4002081c 	.word	0x4002081c
 8007ed4:	cccccccd 	.word	0xcccccccd
 8007ed8:	40020880 	.word	0x40020880

08007edc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	4b0b      	ldr	r3, [pc, #44]	; (8007f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007ef0:	4413      	add	r3, r2
 8007ef2:	009b      	lsls	r3, r3, #2
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	4a08      	ldr	r2, [pc, #32]	; (8007f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007efe:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	3b01      	subs	r3, #1
 8007f04:	f003 0303 	and.w	r3, r3, #3
 8007f08:	2201      	movs	r2, #1
 8007f0a:	409a      	lsls	r2, r3
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007f10:	bf00      	nop
 8007f12:	3714      	adds	r7, #20
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr
 8007f1c:	1000823f 	.word	0x1000823f
 8007f20:	40020940 	.word	0x40020940

08007f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b087      	sub	sp, #28
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007f32:	e166      	b.n	8008202 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	2101      	movs	r1, #1
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f40:	4013      	ands	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	f000 8158 	beq.w	80081fc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	f003 0303 	and.w	r3, r3, #3
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d005      	beq.n	8007f64 <HAL_GPIO_Init+0x40>
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	f003 0303 	and.w	r3, r3, #3
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d130      	bne.n	8007fc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	005b      	lsls	r3, r3, #1
 8007f6e:	2203      	movs	r2, #3
 8007f70:	fa02 f303 	lsl.w	r3, r2, r3
 8007f74:	43db      	mvns	r3, r3
 8007f76:	693a      	ldr	r2, [r7, #16]
 8007f78:	4013      	ands	r3, r2
 8007f7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	68da      	ldr	r2, [r3, #12]
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	005b      	lsls	r3, r3, #1
 8007f84:	fa02 f303 	lsl.w	r3, r2, r3
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	693a      	ldr	r2, [r7, #16]
 8007f92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa2:	43db      	mvns	r3, r3
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	091b      	lsrs	r3, r3, #4
 8007fb0:	f003 0201 	and.w	r2, r3, #1
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	f003 0303 	and.w	r3, r3, #3
 8007fce:	2b03      	cmp	r3, #3
 8007fd0:	d017      	beq.n	8008002 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	005b      	lsls	r3, r3, #1
 8007fdc:	2203      	movs	r2, #3
 8007fde:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe2:	43db      	mvns	r3, r3
 8007fe4:	693a      	ldr	r2, [r7, #16]
 8007fe6:	4013      	ands	r3, r2
 8007fe8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	689a      	ldr	r2, [r3, #8]
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	005b      	lsls	r3, r3, #1
 8007ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff6:	693a      	ldr	r2, [r7, #16]
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	693a      	ldr	r2, [r7, #16]
 8008000:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f003 0303 	and.w	r3, r3, #3
 800800a:	2b02      	cmp	r3, #2
 800800c:	d123      	bne.n	8008056 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	08da      	lsrs	r2, r3, #3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	3208      	adds	r2, #8
 8008016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800801a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f003 0307 	and.w	r3, r3, #7
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	220f      	movs	r2, #15
 8008026:	fa02 f303 	lsl.w	r3, r2, r3
 800802a:	43db      	mvns	r3, r3
 800802c:	693a      	ldr	r2, [r7, #16]
 800802e:	4013      	ands	r3, r2
 8008030:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	691a      	ldr	r2, [r3, #16]
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	f003 0307 	and.w	r3, r3, #7
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	fa02 f303 	lsl.w	r3, r2, r3
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	4313      	orrs	r3, r2
 8008046:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	08da      	lsrs	r2, r3, #3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	3208      	adds	r2, #8
 8008050:	6939      	ldr	r1, [r7, #16]
 8008052:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	005b      	lsls	r3, r3, #1
 8008060:	2203      	movs	r2, #3
 8008062:	fa02 f303 	lsl.w	r3, r2, r3
 8008066:	43db      	mvns	r3, r3
 8008068:	693a      	ldr	r2, [r7, #16]
 800806a:	4013      	ands	r3, r2
 800806c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	f003 0203 	and.w	r2, r3, #3
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	005b      	lsls	r3, r3, #1
 800807a:	fa02 f303 	lsl.w	r3, r2, r3
 800807e:	693a      	ldr	r2, [r7, #16]
 8008080:	4313      	orrs	r3, r2
 8008082:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	693a      	ldr	r2, [r7, #16]
 8008088:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008092:	2b00      	cmp	r3, #0
 8008094:	f000 80b2 	beq.w	80081fc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008098:	4b61      	ldr	r3, [pc, #388]	; (8008220 <HAL_GPIO_Init+0x2fc>)
 800809a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800809c:	4a60      	ldr	r2, [pc, #384]	; (8008220 <HAL_GPIO_Init+0x2fc>)
 800809e:	f043 0301 	orr.w	r3, r3, #1
 80080a2:	6613      	str	r3, [r2, #96]	; 0x60
 80080a4:	4b5e      	ldr	r3, [pc, #376]	; (8008220 <HAL_GPIO_Init+0x2fc>)
 80080a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a8:	f003 0301 	and.w	r3, r3, #1
 80080ac:	60bb      	str	r3, [r7, #8]
 80080ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80080b0:	4a5c      	ldr	r2, [pc, #368]	; (8008224 <HAL_GPIO_Init+0x300>)
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	089b      	lsrs	r3, r3, #2
 80080b6:	3302      	adds	r3, #2
 80080b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	f003 0303 	and.w	r3, r3, #3
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	220f      	movs	r2, #15
 80080c8:	fa02 f303 	lsl.w	r3, r2, r3
 80080cc:	43db      	mvns	r3, r3
 80080ce:	693a      	ldr	r2, [r7, #16]
 80080d0:	4013      	ands	r3, r2
 80080d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80080da:	d02b      	beq.n	8008134 <HAL_GPIO_Init+0x210>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	4a52      	ldr	r2, [pc, #328]	; (8008228 <HAL_GPIO_Init+0x304>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d025      	beq.n	8008130 <HAL_GPIO_Init+0x20c>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	4a51      	ldr	r2, [pc, #324]	; (800822c <HAL_GPIO_Init+0x308>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d01f      	beq.n	800812c <HAL_GPIO_Init+0x208>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	4a50      	ldr	r2, [pc, #320]	; (8008230 <HAL_GPIO_Init+0x30c>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d019      	beq.n	8008128 <HAL_GPIO_Init+0x204>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	4a4f      	ldr	r2, [pc, #316]	; (8008234 <HAL_GPIO_Init+0x310>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d013      	beq.n	8008124 <HAL_GPIO_Init+0x200>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4a4e      	ldr	r2, [pc, #312]	; (8008238 <HAL_GPIO_Init+0x314>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d00d      	beq.n	8008120 <HAL_GPIO_Init+0x1fc>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a4d      	ldr	r2, [pc, #308]	; (800823c <HAL_GPIO_Init+0x318>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d007      	beq.n	800811c <HAL_GPIO_Init+0x1f8>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a4c      	ldr	r2, [pc, #304]	; (8008240 <HAL_GPIO_Init+0x31c>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d101      	bne.n	8008118 <HAL_GPIO_Init+0x1f4>
 8008114:	2307      	movs	r3, #7
 8008116:	e00e      	b.n	8008136 <HAL_GPIO_Init+0x212>
 8008118:	2308      	movs	r3, #8
 800811a:	e00c      	b.n	8008136 <HAL_GPIO_Init+0x212>
 800811c:	2306      	movs	r3, #6
 800811e:	e00a      	b.n	8008136 <HAL_GPIO_Init+0x212>
 8008120:	2305      	movs	r3, #5
 8008122:	e008      	b.n	8008136 <HAL_GPIO_Init+0x212>
 8008124:	2304      	movs	r3, #4
 8008126:	e006      	b.n	8008136 <HAL_GPIO_Init+0x212>
 8008128:	2303      	movs	r3, #3
 800812a:	e004      	b.n	8008136 <HAL_GPIO_Init+0x212>
 800812c:	2302      	movs	r3, #2
 800812e:	e002      	b.n	8008136 <HAL_GPIO_Init+0x212>
 8008130:	2301      	movs	r3, #1
 8008132:	e000      	b.n	8008136 <HAL_GPIO_Init+0x212>
 8008134:	2300      	movs	r3, #0
 8008136:	697a      	ldr	r2, [r7, #20]
 8008138:	f002 0203 	and.w	r2, r2, #3
 800813c:	0092      	lsls	r2, r2, #2
 800813e:	4093      	lsls	r3, r2
 8008140:	693a      	ldr	r2, [r7, #16]
 8008142:	4313      	orrs	r3, r2
 8008144:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008146:	4937      	ldr	r1, [pc, #220]	; (8008224 <HAL_GPIO_Init+0x300>)
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	089b      	lsrs	r3, r3, #2
 800814c:	3302      	adds	r3, #2
 800814e:	693a      	ldr	r2, [r7, #16]
 8008150:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008154:	4b3b      	ldr	r3, [pc, #236]	; (8008244 <HAL_GPIO_Init+0x320>)
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	43db      	mvns	r3, r3
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	4013      	ands	r3, r2
 8008162:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800816c:	2b00      	cmp	r3, #0
 800816e:	d003      	beq.n	8008178 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	4313      	orrs	r3, r2
 8008176:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008178:	4a32      	ldr	r2, [pc, #200]	; (8008244 <HAL_GPIO_Init+0x320>)
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800817e:	4b31      	ldr	r3, [pc, #196]	; (8008244 <HAL_GPIO_Init+0x320>)
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	43db      	mvns	r3, r3
 8008188:	693a      	ldr	r2, [r7, #16]
 800818a:	4013      	ands	r3, r2
 800818c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008196:	2b00      	cmp	r3, #0
 8008198:	d003      	beq.n	80081a2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800819a:	693a      	ldr	r2, [r7, #16]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	4313      	orrs	r3, r2
 80081a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80081a2:	4a28      	ldr	r2, [pc, #160]	; (8008244 <HAL_GPIO_Init+0x320>)
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80081a8:	4b26      	ldr	r3, [pc, #152]	; (8008244 <HAL_GPIO_Init+0x320>)
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	43db      	mvns	r3, r3
 80081b2:	693a      	ldr	r2, [r7, #16]
 80081b4:	4013      	ands	r3, r2
 80081b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d003      	beq.n	80081cc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80081c4:	693a      	ldr	r2, [r7, #16]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80081cc:	4a1d      	ldr	r2, [pc, #116]	; (8008244 <HAL_GPIO_Init+0x320>)
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80081d2:	4b1c      	ldr	r3, [pc, #112]	; (8008244 <HAL_GPIO_Init+0x320>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	43db      	mvns	r3, r3
 80081dc:	693a      	ldr	r2, [r7, #16]
 80081de:	4013      	ands	r3, r2
 80081e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d003      	beq.n	80081f6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80081ee:	693a      	ldr	r2, [r7, #16]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80081f6:	4a13      	ldr	r2, [pc, #76]	; (8008244 <HAL_GPIO_Init+0x320>)
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	3301      	adds	r3, #1
 8008200:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	fa22 f303 	lsr.w	r3, r2, r3
 800820c:	2b00      	cmp	r3, #0
 800820e:	f47f ae91 	bne.w	8007f34 <HAL_GPIO_Init+0x10>
  }
}
 8008212:	bf00      	nop
 8008214:	bf00      	nop
 8008216:	371c      	adds	r7, #28
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr
 8008220:	40021000 	.word	0x40021000
 8008224:	40010000 	.word	0x40010000
 8008228:	48000400 	.word	0x48000400
 800822c:	48000800 	.word	0x48000800
 8008230:	48000c00 	.word	0x48000c00
 8008234:	48001000 	.word	0x48001000
 8008238:	48001400 	.word	0x48001400
 800823c:	48001800 	.word	0x48001800
 8008240:	48001c00 	.word	0x48001c00
 8008244:	40010400 	.word	0x40010400

08008248 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	460b      	mov	r3, r1
 8008252:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	691a      	ldr	r2, [r3, #16]
 8008258:	887b      	ldrh	r3, [r7, #2]
 800825a:	4013      	ands	r3, r2
 800825c:	2b00      	cmp	r3, #0
 800825e:	d002      	beq.n	8008266 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008260:	2301      	movs	r3, #1
 8008262:	73fb      	strb	r3, [r7, #15]
 8008264:	e001      	b.n	800826a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008266:	2300      	movs	r3, #0
 8008268:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800826a:	7bfb      	ldrb	r3, [r7, #15]
}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	460b      	mov	r3, r1
 8008282:	807b      	strh	r3, [r7, #2]
 8008284:	4613      	mov	r3, r2
 8008286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008288:	787b      	ldrb	r3, [r7, #1]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d003      	beq.n	8008296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800828e:	887a      	ldrh	r2, [r7, #2]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008294:	e002      	b.n	800829c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008296:	887a      	ldrh	r2, [r7, #2]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80082a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082aa:	b08f      	sub	sp, #60	; 0x3c
 80082ac:	af0a      	add	r7, sp, #40	; 0x28
 80082ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d101      	bne.n	80082ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	e116      	b.n	80084e8 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80082c6:	b2db      	uxtb	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d106      	bne.n	80082da <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f00a fd39 	bl	8012d4c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2203      	movs	r2, #3
 80082de:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d102      	bne.n	80082f4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f004 fe34 	bl	800cf66 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	603b      	str	r3, [r7, #0]
 8008304:	687e      	ldr	r6, [r7, #4]
 8008306:	466d      	mov	r5, sp
 8008308:	f106 0410 	add.w	r4, r6, #16
 800830c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800830e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008310:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008312:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008314:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008318:	e885 0003 	stmia.w	r5, {r0, r1}
 800831c:	1d33      	adds	r3, r6, #4
 800831e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008320:	6838      	ldr	r0, [r7, #0]
 8008322:	f004 fd47 	bl	800cdb4 <USB_CoreInit>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d005      	beq.n	8008338 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2202      	movs	r2, #2
 8008330:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	e0d7      	b.n	80084e8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2100      	movs	r1, #0
 800833e:	4618      	mov	r0, r3
 8008340:	f004 fe22 	bl	800cf88 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008344:	2300      	movs	r3, #0
 8008346:	73fb      	strb	r3, [r7, #15]
 8008348:	e04a      	b.n	80083e0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800834a:	7bfa      	ldrb	r2, [r7, #15]
 800834c:	6879      	ldr	r1, [r7, #4]
 800834e:	4613      	mov	r3, r2
 8008350:	00db      	lsls	r3, r3, #3
 8008352:	4413      	add	r3, r2
 8008354:	009b      	lsls	r3, r3, #2
 8008356:	440b      	add	r3, r1
 8008358:	333d      	adds	r3, #61	; 0x3d
 800835a:	2201      	movs	r2, #1
 800835c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800835e:	7bfa      	ldrb	r2, [r7, #15]
 8008360:	6879      	ldr	r1, [r7, #4]
 8008362:	4613      	mov	r3, r2
 8008364:	00db      	lsls	r3, r3, #3
 8008366:	4413      	add	r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	440b      	add	r3, r1
 800836c:	333c      	adds	r3, #60	; 0x3c
 800836e:	7bfa      	ldrb	r2, [r7, #15]
 8008370:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008372:	7bfa      	ldrb	r2, [r7, #15]
 8008374:	7bfb      	ldrb	r3, [r7, #15]
 8008376:	b298      	uxth	r0, r3
 8008378:	6879      	ldr	r1, [r7, #4]
 800837a:	4613      	mov	r3, r2
 800837c:	00db      	lsls	r3, r3, #3
 800837e:	4413      	add	r3, r2
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	440b      	add	r3, r1
 8008384:	3344      	adds	r3, #68	; 0x44
 8008386:	4602      	mov	r2, r0
 8008388:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800838a:	7bfa      	ldrb	r2, [r7, #15]
 800838c:	6879      	ldr	r1, [r7, #4]
 800838e:	4613      	mov	r3, r2
 8008390:	00db      	lsls	r3, r3, #3
 8008392:	4413      	add	r3, r2
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	440b      	add	r3, r1
 8008398:	3340      	adds	r3, #64	; 0x40
 800839a:	2200      	movs	r2, #0
 800839c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800839e:	7bfa      	ldrb	r2, [r7, #15]
 80083a0:	6879      	ldr	r1, [r7, #4]
 80083a2:	4613      	mov	r3, r2
 80083a4:	00db      	lsls	r3, r3, #3
 80083a6:	4413      	add	r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	440b      	add	r3, r1
 80083ac:	3348      	adds	r3, #72	; 0x48
 80083ae:	2200      	movs	r2, #0
 80083b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80083b2:	7bfa      	ldrb	r2, [r7, #15]
 80083b4:	6879      	ldr	r1, [r7, #4]
 80083b6:	4613      	mov	r3, r2
 80083b8:	00db      	lsls	r3, r3, #3
 80083ba:	4413      	add	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	440b      	add	r3, r1
 80083c0:	334c      	adds	r3, #76	; 0x4c
 80083c2:	2200      	movs	r2, #0
 80083c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80083c6:	7bfa      	ldrb	r2, [r7, #15]
 80083c8:	6879      	ldr	r1, [r7, #4]
 80083ca:	4613      	mov	r3, r2
 80083cc:	00db      	lsls	r3, r3, #3
 80083ce:	4413      	add	r3, r2
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	440b      	add	r3, r1
 80083d4:	3354      	adds	r3, #84	; 0x54
 80083d6:	2200      	movs	r2, #0
 80083d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083da:	7bfb      	ldrb	r3, [r7, #15]
 80083dc:	3301      	adds	r3, #1
 80083de:	73fb      	strb	r3, [r7, #15]
 80083e0:	7bfa      	ldrb	r2, [r7, #15]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	429a      	cmp	r2, r3
 80083e8:	d3af      	bcc.n	800834a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083ea:	2300      	movs	r3, #0
 80083ec:	73fb      	strb	r3, [r7, #15]
 80083ee:	e044      	b.n	800847a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80083f0:	7bfa      	ldrb	r2, [r7, #15]
 80083f2:	6879      	ldr	r1, [r7, #4]
 80083f4:	4613      	mov	r3, r2
 80083f6:	00db      	lsls	r3, r3, #3
 80083f8:	4413      	add	r3, r2
 80083fa:	009b      	lsls	r3, r3, #2
 80083fc:	440b      	add	r3, r1
 80083fe:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8008402:	2200      	movs	r2, #0
 8008404:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008406:	7bfa      	ldrb	r2, [r7, #15]
 8008408:	6879      	ldr	r1, [r7, #4]
 800840a:	4613      	mov	r3, r2
 800840c:	00db      	lsls	r3, r3, #3
 800840e:	4413      	add	r3, r2
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	440b      	add	r3, r1
 8008414:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8008418:	7bfa      	ldrb	r2, [r7, #15]
 800841a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800841c:	7bfa      	ldrb	r2, [r7, #15]
 800841e:	6879      	ldr	r1, [r7, #4]
 8008420:	4613      	mov	r3, r2
 8008422:	00db      	lsls	r3, r3, #3
 8008424:	4413      	add	r3, r2
 8008426:	009b      	lsls	r3, r3, #2
 8008428:	440b      	add	r3, r1
 800842a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800842e:	2200      	movs	r2, #0
 8008430:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008432:	7bfa      	ldrb	r2, [r7, #15]
 8008434:	6879      	ldr	r1, [r7, #4]
 8008436:	4613      	mov	r3, r2
 8008438:	00db      	lsls	r3, r3, #3
 800843a:	4413      	add	r3, r2
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	440b      	add	r3, r1
 8008440:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008444:	2200      	movs	r2, #0
 8008446:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008448:	7bfa      	ldrb	r2, [r7, #15]
 800844a:	6879      	ldr	r1, [r7, #4]
 800844c:	4613      	mov	r3, r2
 800844e:	00db      	lsls	r3, r3, #3
 8008450:	4413      	add	r3, r2
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	440b      	add	r3, r1
 8008456:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800845a:	2200      	movs	r2, #0
 800845c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800845e:	7bfa      	ldrb	r2, [r7, #15]
 8008460:	6879      	ldr	r1, [r7, #4]
 8008462:	4613      	mov	r3, r2
 8008464:	00db      	lsls	r3, r3, #3
 8008466:	4413      	add	r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	440b      	add	r3, r1
 800846c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008470:	2200      	movs	r2, #0
 8008472:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008474:	7bfb      	ldrb	r3, [r7, #15]
 8008476:	3301      	adds	r3, #1
 8008478:	73fb      	strb	r3, [r7, #15]
 800847a:	7bfa      	ldrb	r2, [r7, #15]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	429a      	cmp	r2, r3
 8008482:	d3b5      	bcc.n	80083f0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	603b      	str	r3, [r7, #0]
 800848a:	687e      	ldr	r6, [r7, #4]
 800848c:	466d      	mov	r5, sp
 800848e:	f106 0410 	add.w	r4, r6, #16
 8008492:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008494:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008496:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008498:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800849a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800849e:	e885 0003 	stmia.w	r5, {r0, r1}
 80084a2:	1d33      	adds	r3, r6, #4
 80084a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084a6:	6838      	ldr	r0, [r7, #0]
 80084a8:	f004 fdba 	bl	800d020 <USB_DevInit>
 80084ac:	4603      	mov	r3, r0
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d005      	beq.n	80084be <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2202      	movs	r2, #2
 80084b6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	e014      	b.n	80084e8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2201      	movs	r2, #1
 80084ca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d102      	bne.n	80084dc <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f001 f882 	bl	80095e0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4618      	mov	r0, r3
 80084e2:	f005 fe42 	bl	800e16a <USB_DevDisconnect>

  return HAL_OK;
 80084e6:	2300      	movs	r3, #0
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3714      	adds	r7, #20
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080084f0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008504:	2b01      	cmp	r3, #1
 8008506:	d101      	bne.n	800850c <HAL_PCD_Start+0x1c>
 8008508:	2302      	movs	r3, #2
 800850a:	e01c      	b.n	8008546 <HAL_PCD_Start+0x56>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008518:	2b01      	cmp	r3, #1
 800851a:	d105      	bne.n	8008528 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008520:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4618      	mov	r0, r3
 800852e:	f004 fd09 	bl	800cf44 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4618      	mov	r0, r3
 8008538:	f005 fdf6 	bl	800e128 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800854e:	b590      	push	{r4, r7, lr}
 8008550:	b08d      	sub	sp, #52	; 0x34
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800855c:	6a3b      	ldr	r3, [r7, #32]
 800855e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4618      	mov	r0, r3
 8008566:	f005 feb4 	bl	800e2d2 <USB_GetMode>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	f040 847e 	bne.w	8008e6e <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	f005 fe18 	bl	800e1ac <USB_ReadInterrupts>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	f000 8474 	beq.w	8008e6c <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8008584:	69fb      	ldr	r3, [r7, #28]
 8008586:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	0a1b      	lsrs	r3, r3, #8
 800858e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4618      	mov	r0, r3
 800859e:	f005 fe05 	bl	800e1ac <USB_ReadInterrupts>
 80085a2:	4603      	mov	r3, r0
 80085a4:	f003 0302 	and.w	r3, r3, #2
 80085a8:	2b02      	cmp	r3, #2
 80085aa:	d107      	bne.n	80085bc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	695a      	ldr	r2, [r3, #20]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f002 0202 	and.w	r2, r2, #2
 80085ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4618      	mov	r0, r3
 80085c2:	f005 fdf3 	bl	800e1ac <USB_ReadInterrupts>
 80085c6:	4603      	mov	r3, r0
 80085c8:	f003 0310 	and.w	r3, r3, #16
 80085cc:	2b10      	cmp	r3, #16
 80085ce:	d161      	bne.n	8008694 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	699a      	ldr	r2, [r3, #24]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f022 0210 	bic.w	r2, r2, #16
 80085de:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80085e0:	6a3b      	ldr	r3, [r7, #32]
 80085e2:	6a1b      	ldr	r3, [r3, #32]
 80085e4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	f003 020f 	and.w	r2, r3, #15
 80085ec:	4613      	mov	r3, r2
 80085ee:	00db      	lsls	r3, r3, #3
 80085f0:	4413      	add	r3, r2
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	4413      	add	r3, r2
 80085fc:	3304      	adds	r3, #4
 80085fe:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	0c5b      	lsrs	r3, r3, #17
 8008604:	f003 030f 	and.w	r3, r3, #15
 8008608:	2b02      	cmp	r3, #2
 800860a:	d124      	bne.n	8008656 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800860c:	69ba      	ldr	r2, [r7, #24]
 800860e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008612:	4013      	ands	r3, r2
 8008614:	2b00      	cmp	r3, #0
 8008616:	d035      	beq.n	8008684 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800861c:	69bb      	ldr	r3, [r7, #24]
 800861e:	091b      	lsrs	r3, r3, #4
 8008620:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008622:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008626:	b29b      	uxth	r3, r3
 8008628:	461a      	mov	r2, r3
 800862a:	6a38      	ldr	r0, [r7, #32]
 800862c:	f005 fc2a 	bl	800de84 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	691a      	ldr	r2, [r3, #16]
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	091b      	lsrs	r3, r3, #4
 8008638:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800863c:	441a      	add	r2, r3
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	6a1a      	ldr	r2, [r3, #32]
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	091b      	lsrs	r3, r3, #4
 800864a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800864e:	441a      	add	r2, r3
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	621a      	str	r2, [r3, #32]
 8008654:	e016      	b.n	8008684 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	0c5b      	lsrs	r3, r3, #17
 800865a:	f003 030f 	and.w	r3, r3, #15
 800865e:	2b06      	cmp	r3, #6
 8008660:	d110      	bne.n	8008684 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008668:	2208      	movs	r2, #8
 800866a:	4619      	mov	r1, r3
 800866c:	6a38      	ldr	r0, [r7, #32]
 800866e:	f005 fc09 	bl	800de84 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	6a1a      	ldr	r2, [r3, #32]
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	091b      	lsrs	r3, r3, #4
 800867a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800867e:	441a      	add	r2, r3
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	699a      	ldr	r2, [r3, #24]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f042 0210 	orr.w	r2, r2, #16
 8008692:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4618      	mov	r0, r3
 800869a:	f005 fd87 	bl	800e1ac <USB_ReadInterrupts>
 800869e:	4603      	mov	r3, r0
 80086a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80086a4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80086a8:	f040 80a7 	bne.w	80087fa <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80086ac:	2300      	movs	r3, #0
 80086ae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4618      	mov	r0, r3
 80086b6:	f005 fd8c 	bl	800e1d2 <USB_ReadDevAllOutEpInterrupt>
 80086ba:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80086bc:	e099      	b.n	80087f2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80086be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c0:	f003 0301 	and.w	r3, r3, #1
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 808e 	beq.w	80087e6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d0:	b2d2      	uxtb	r2, r2
 80086d2:	4611      	mov	r1, r2
 80086d4:	4618      	mov	r0, r3
 80086d6:	f005 fdb0 	bl	800e23a <USB_ReadDevOutEPInterrupt>
 80086da:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d00c      	beq.n	8008700 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80086e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e8:	015a      	lsls	r2, r3, #5
 80086ea:	69fb      	ldr	r3, [r7, #28]
 80086ec:	4413      	add	r3, r2
 80086ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086f2:	461a      	mov	r2, r3
 80086f4:	2301      	movs	r3, #1
 80086f6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80086f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 fe96 	bl	800942c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	f003 0308 	and.w	r3, r3, #8
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00c      	beq.n	8008724 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	015a      	lsls	r2, r3, #5
 800870e:	69fb      	ldr	r3, [r7, #28]
 8008710:	4413      	add	r3, r2
 8008712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008716:	461a      	mov	r2, r3
 8008718:	2308      	movs	r3, #8
 800871a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800871c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 fed2 	bl	80094c8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	f003 0310 	and.w	r3, r3, #16
 800872a:	2b00      	cmp	r3, #0
 800872c:	d008      	beq.n	8008740 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800872e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008730:	015a      	lsls	r2, r3, #5
 8008732:	69fb      	ldr	r3, [r7, #28]
 8008734:	4413      	add	r3, r2
 8008736:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800873a:	461a      	mov	r2, r3
 800873c:	2310      	movs	r3, #16
 800873e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	f003 0302 	and.w	r3, r3, #2
 8008746:	2b00      	cmp	r3, #0
 8008748:	d030      	beq.n	80087ac <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	695b      	ldr	r3, [r3, #20]
 800874e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008752:	2b80      	cmp	r3, #128	; 0x80
 8008754:	d109      	bne.n	800876a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	69fa      	ldr	r2, [r7, #28]
 8008760:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008764:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008768:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800876a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800876c:	4613      	mov	r3, r2
 800876e:	00db      	lsls	r3, r3, #3
 8008770:	4413      	add	r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	4413      	add	r3, r2
 800877c:	3304      	adds	r3, #4
 800877e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	78db      	ldrb	r3, [r3, #3]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d108      	bne.n	800879a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	2200      	movs	r2, #0
 800878c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800878e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008790:	b2db      	uxtb	r3, r3
 8008792:	4619      	mov	r1, r3
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f00a fc1d 	bl	8012fd4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800879a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879c:	015a      	lsls	r2, r3, #5
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	4413      	add	r3, r2
 80087a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087a6:	461a      	mov	r2, r3
 80087a8:	2302      	movs	r3, #2
 80087aa:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	f003 0320 	and.w	r3, r3, #32
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d008      	beq.n	80087c8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80087b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b8:	015a      	lsls	r2, r3, #5
 80087ba:	69fb      	ldr	r3, [r7, #28]
 80087bc:	4413      	add	r3, r2
 80087be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087c2:	461a      	mov	r2, r3
 80087c4:	2320      	movs	r3, #32
 80087c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d009      	beq.n	80087e6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80087d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d4:	015a      	lsls	r2, r3, #5
 80087d6:	69fb      	ldr	r3, [r7, #28]
 80087d8:	4413      	add	r3, r2
 80087da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087de:	461a      	mov	r2, r3
 80087e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80087e4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80087e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e8:	3301      	adds	r3, #1
 80087ea:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80087ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ee:	085b      	lsrs	r3, r3, #1
 80087f0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80087f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f47f af62 	bne.w	80086be <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4618      	mov	r0, r3
 8008800:	f005 fcd4 	bl	800e1ac <USB_ReadInterrupts>
 8008804:	4603      	mov	r3, r0
 8008806:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800880a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800880e:	f040 80a4 	bne.w	800895a <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4618      	mov	r0, r3
 8008818:	f005 fcf5 	bl	800e206 <USB_ReadDevAllInEpInterrupt>
 800881c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800881e:	2300      	movs	r3, #0
 8008820:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008822:	e096      	b.n	8008952 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008826:	f003 0301 	and.w	r3, r3, #1
 800882a:	2b00      	cmp	r3, #0
 800882c:	f000 808b 	beq.w	8008946 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008836:	b2d2      	uxtb	r2, r2
 8008838:	4611      	mov	r1, r2
 800883a:	4618      	mov	r0, r3
 800883c:	f005 fd1b 	bl	800e276 <USB_ReadDevInEPInterrupt>
 8008840:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	f003 0301 	and.w	r3, r3, #1
 8008848:	2b00      	cmp	r3, #0
 800884a:	d020      	beq.n	800888e <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800884c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884e:	f003 030f 	and.w	r3, r3, #15
 8008852:	2201      	movs	r2, #1
 8008854:	fa02 f303 	lsl.w	r3, r2, r3
 8008858:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800885a:	69fb      	ldr	r3, [r7, #28]
 800885c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008860:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	43db      	mvns	r3, r3
 8008866:	69f9      	ldr	r1, [r7, #28]
 8008868:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800886c:	4013      	ands	r3, r2
 800886e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008872:	015a      	lsls	r2, r3, #5
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	4413      	add	r3, r2
 8008878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800887c:	461a      	mov	r2, r3
 800887e:	2301      	movs	r3, #1
 8008880:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008884:	b2db      	uxtb	r3, r3
 8008886:	4619      	mov	r1, r3
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f00a fb0e 	bl	8012eaa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	f003 0308 	and.w	r3, r3, #8
 8008894:	2b00      	cmp	r3, #0
 8008896:	d008      	beq.n	80088aa <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889a:	015a      	lsls	r2, r3, #5
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	4413      	add	r3, r2
 80088a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088a4:	461a      	mov	r2, r3
 80088a6:	2308      	movs	r3, #8
 80088a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	f003 0310 	and.w	r3, r3, #16
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d008      	beq.n	80088c6 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80088b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b6:	015a      	lsls	r2, r3, #5
 80088b8:	69fb      	ldr	r3, [r7, #28]
 80088ba:	4413      	add	r3, r2
 80088bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088c0:	461a      	mov	r2, r3
 80088c2:	2310      	movs	r3, #16
 80088c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d008      	beq.n	80088e2 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80088d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d2:	015a      	lsls	r2, r3, #5
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	4413      	add	r3, r2
 80088d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088dc:	461a      	mov	r2, r3
 80088de:	2340      	movs	r3, #64	; 0x40
 80088e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	f003 0302 	and.w	r3, r3, #2
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d023      	beq.n	8008934 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80088ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088ee:	6a38      	ldr	r0, [r7, #32]
 80088f0:	f004 fce2 	bl	800d2b8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80088f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088f6:	4613      	mov	r3, r2
 80088f8:	00db      	lsls	r3, r3, #3
 80088fa:	4413      	add	r3, r2
 80088fc:	009b      	lsls	r3, r3, #2
 80088fe:	3338      	adds	r3, #56	; 0x38
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	4413      	add	r3, r2
 8008904:	3304      	adds	r3, #4
 8008906:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	78db      	ldrb	r3, [r3, #3]
 800890c:	2b01      	cmp	r3, #1
 800890e:	d108      	bne.n	8008922 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	2200      	movs	r2, #0
 8008914:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008918:	b2db      	uxtb	r3, r3
 800891a:	4619      	mov	r1, r3
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f00a fb6b 	bl	8012ff8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008924:	015a      	lsls	r2, r3, #5
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	4413      	add	r3, r2
 800892a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800892e:	461a      	mov	r2, r3
 8008930:	2302      	movs	r3, #2
 8008932:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800893a:	2b00      	cmp	r3, #0
 800893c:	d003      	beq.n	8008946 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800893e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 fcea 	bl	800931a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008948:	3301      	adds	r3, #1
 800894a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800894c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800894e:	085b      	lsrs	r3, r3, #1
 8008950:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008954:	2b00      	cmp	r3, #0
 8008956:	f47f af65 	bne.w	8008824 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4618      	mov	r0, r3
 8008960:	f005 fc24 	bl	800e1ac <USB_ReadInterrupts>
 8008964:	4603      	mov	r3, r0
 8008966:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800896a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800896e:	d122      	bne.n	80089b6 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	69fa      	ldr	r2, [r7, #28]
 800897a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800897e:	f023 0301 	bic.w	r3, r3, #1
 8008982:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800898a:	2b01      	cmp	r3, #1
 800898c:	d108      	bne.n	80089a0 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008996:	2100      	movs	r1, #0
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f00a fd9d 	bl	80134d8 <HAL_PCDEx_LPM_Callback>
 800899e:	e002      	b.n	80089a6 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f00a faef 	bl	8012f84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	695a      	ldr	r2, [r3, #20]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80089b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4618      	mov	r0, r3
 80089bc:	f005 fbf6 	bl	800e1ac <USB_ReadInterrupts>
 80089c0:	4603      	mov	r3, r0
 80089c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089ca:	d112      	bne.n	80089f2 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80089cc:	69fb      	ldr	r3, [r7, #28]
 80089ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	f003 0301 	and.w	r3, r3, #1
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d102      	bne.n	80089e2 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f00a faab 	bl	8012f38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	695a      	ldr	r2, [r3, #20]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80089f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4618      	mov	r0, r3
 80089f8:	f005 fbd8 	bl	800e1ac <USB_ReadInterrupts>
 80089fc:	4603      	mov	r3, r0
 80089fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a06:	d121      	bne.n	8008a4c <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	695a      	ldr	r2, [r3, #20]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8008a16:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d111      	bne.n	8008a46 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2201      	movs	r2, #1
 8008a26:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a30:	089b      	lsrs	r3, r3, #2
 8008a32:	f003 020f 	and.w	r2, r3, #15
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008a3c:	2101      	movs	r1, #1
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f00a fd4a 	bl	80134d8 <HAL_PCDEx_LPM_Callback>
 8008a44:	e002      	b.n	8008a4c <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f00a fa76 	bl	8012f38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4618      	mov	r0, r3
 8008a52:	f005 fbab 	bl	800e1ac <USB_ReadInterrupts>
 8008a56:	4603      	mov	r3, r0
 8008a58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a60:	f040 80b5 	bne.w	8008bce <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	69fa      	ldr	r2, [r7, #28]
 8008a6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a72:	f023 0301 	bic.w	r3, r3, #1
 8008a76:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2110      	movs	r1, #16
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f004 fc1a 	bl	800d2b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a84:	2300      	movs	r3, #0
 8008a86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a88:	e046      	b.n	8008b18 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a8c:	015a      	lsls	r2, r3, #5
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	4413      	add	r3, r2
 8008a92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a96:	461a      	mov	r2, r3
 8008a98:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a9c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa0:	015a      	lsls	r2, r3, #5
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	4413      	add	r3, r2
 8008aa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008aae:	0151      	lsls	r1, r2, #5
 8008ab0:	69fa      	ldr	r2, [r7, #28]
 8008ab2:	440a      	add	r2, r1
 8008ab4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ab8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008abc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ac0:	015a      	lsls	r2, r3, #5
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	4413      	add	r3, r2
 8008ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aca:	461a      	mov	r2, r3
 8008acc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ad0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ad4:	015a      	lsls	r2, r3, #5
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	4413      	add	r3, r2
 8008ada:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ae2:	0151      	lsls	r1, r2, #5
 8008ae4:	69fa      	ldr	r2, [r7, #28]
 8008ae6:	440a      	add	r2, r1
 8008ae8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008aec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008af0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008af4:	015a      	lsls	r2, r3, #5
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	4413      	add	r3, r2
 8008afa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b02:	0151      	lsls	r1, r2, #5
 8008b04:	69fa      	ldr	r2, [r7, #28]
 8008b06:	440a      	add	r2, r1
 8008b08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b0c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008b10:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b14:	3301      	adds	r3, #1
 8008b16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d3b3      	bcc.n	8008a8a <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008b22:	69fb      	ldr	r3, [r7, #28]
 8008b24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b28:	69db      	ldr	r3, [r3, #28]
 8008b2a:	69fa      	ldr	r2, [r7, #28]
 8008b2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b30:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008b34:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d016      	beq.n	8008b6c <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b48:	69fa      	ldr	r2, [r7, #28]
 8008b4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b4e:	f043 030b 	orr.w	r3, r3, #11
 8008b52:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008b56:	69fb      	ldr	r3, [r7, #28]
 8008b58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b5e:	69fa      	ldr	r2, [r7, #28]
 8008b60:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b64:	f043 030b 	orr.w	r3, r3, #11
 8008b68:	6453      	str	r3, [r2, #68]	; 0x44
 8008b6a:	e015      	b.n	8008b98 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008b6c:	69fb      	ldr	r3, [r7, #28]
 8008b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b72:	695b      	ldr	r3, [r3, #20]
 8008b74:	69fa      	ldr	r2, [r7, #28]
 8008b76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b7a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008b7e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008b82:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b8a:	691b      	ldr	r3, [r3, #16]
 8008b8c:	69fa      	ldr	r2, [r7, #28]
 8008b8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b92:	f043 030b 	orr.w	r3, r3, #11
 8008b96:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	69fa      	ldr	r2, [r7, #28]
 8008ba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ba6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008baa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	4610      	mov	r0, r2
 8008bba:	f005 fbbb 	bl	800e334 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	695a      	ldr	r2, [r3, #20]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008bcc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f005 faea 	bl	800e1ac <USB_ReadInterrupts>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008bde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008be2:	d124      	bne.n	8008c2e <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4618      	mov	r0, r3
 8008bea:	f005 fb80 	bl	800e2ee <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f004 fbdd 	bl	800d3b2 <USB_GetDevSpeed>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681c      	ldr	r4, [r3, #0]
 8008c04:	f001 fc92 	bl	800a52c <HAL_RCC_GetHCLKFreq>
 8008c08:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	461a      	mov	r2, r3
 8008c12:	4620      	mov	r0, r4
 8008c14:	f004 f8fa 	bl	800ce0c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f00a f96e 	bl	8012efa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	695a      	ldr	r2, [r3, #20]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008c2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4618      	mov	r0, r3
 8008c34:	f005 faba 	bl	800e1ac <USB_ReadInterrupts>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	f003 0308 	and.w	r3, r3, #8
 8008c3e:	2b08      	cmp	r3, #8
 8008c40:	d10a      	bne.n	8008c58 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f00a f94b 	bl	8012ede <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	695a      	ldr	r2, [r3, #20]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f002 0208 	and.w	r2, r2, #8
 8008c56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f005 faa5 	bl	800e1ac <USB_ReadInterrupts>
 8008c62:	4603      	mov	r3, r0
 8008c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c68:	2b80      	cmp	r3, #128	; 0x80
 8008c6a:	d122      	bne.n	8008cb2 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
 8008c6e:	699b      	ldr	r3, [r3, #24]
 8008c70:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c74:	6a3b      	ldr	r3, [r7, #32]
 8008c76:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008c78:	2301      	movs	r3, #1
 8008c7a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c7c:	e014      	b.n	8008ca8 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008c7e:	6879      	ldr	r1, [r7, #4]
 8008c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c82:	4613      	mov	r3, r2
 8008c84:	00db      	lsls	r3, r3, #3
 8008c86:	4413      	add	r3, r2
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	440b      	add	r3, r1
 8008c8c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d105      	bne.n	8008ca2 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c98:	b2db      	uxtb	r3, r3
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 fb0b 	bl	80092b8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d3e5      	bcc.n	8008c7e <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f005 fa78 	bl	800e1ac <USB_ReadInterrupts>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008cc6:	d13b      	bne.n	8008d40 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008cc8:	2301      	movs	r3, #1
 8008cca:	627b      	str	r3, [r7, #36]	; 0x24
 8008ccc:	e02b      	b.n	8008d26 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd0:	015a      	lsls	r2, r3, #5
 8008cd2:	69fb      	ldr	r3, [r7, #28]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008cde:	6879      	ldr	r1, [r7, #4]
 8008ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	00db      	lsls	r3, r3, #3
 8008ce6:	4413      	add	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	440b      	add	r3, r1
 8008cec:	3340      	adds	r3, #64	; 0x40
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d115      	bne.n	8008d20 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008cf4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	da12      	bge.n	8008d20 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008cfa:	6879      	ldr	r1, [r7, #4]
 8008cfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cfe:	4613      	mov	r3, r2
 8008d00:	00db      	lsls	r3, r3, #3
 8008d02:	4413      	add	r3, r2
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	440b      	add	r3, r1
 8008d08:	333f      	adds	r3, #63	; 0x3f
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	4619      	mov	r1, r3
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 facc 	bl	80092b8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d22:	3301      	adds	r3, #1
 8008d24:	627b      	str	r3, [r7, #36]	; 0x24
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d3ce      	bcc.n	8008cce <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	695a      	ldr	r2, [r3, #20]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008d3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4618      	mov	r0, r3
 8008d46:	f005 fa31 	bl	800e1ac <USB_ReadInterrupts>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008d54:	d155      	bne.n	8008e02 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d56:	2301      	movs	r3, #1
 8008d58:	627b      	str	r3, [r7, #36]	; 0x24
 8008d5a:	e045      	b.n	8008de8 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d5e:	015a      	lsls	r2, r3, #5
 8008d60:	69fb      	ldr	r3, [r7, #28]
 8008d62:	4413      	add	r3, r2
 8008d64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d6c:	6879      	ldr	r1, [r7, #4]
 8008d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d70:	4613      	mov	r3, r2
 8008d72:	00db      	lsls	r3, r3, #3
 8008d74:	4413      	add	r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	440b      	add	r3, r1
 8008d7a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d12e      	bne.n	8008de2 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008d84:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	da2b      	bge.n	8008de2 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8008d96:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d121      	bne.n	8008de2 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008d9e:	6879      	ldr	r1, [r7, #4]
 8008da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008da2:	4613      	mov	r3, r2
 8008da4:	00db      	lsls	r3, r3, #3
 8008da6:	4413      	add	r3, r2
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	440b      	add	r3, r1
 8008dac:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008db0:	2201      	movs	r2, #1
 8008db2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008db4:	6a3b      	ldr	r3, [r7, #32]
 8008db6:	699b      	ldr	r3, [r3, #24]
 8008db8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008dbc:	6a3b      	ldr	r3, [r7, #32]
 8008dbe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008dc0:	6a3b      	ldr	r3, [r7, #32]
 8008dc2:	695b      	ldr	r3, [r3, #20]
 8008dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d10a      	bne.n	8008de2 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	69fa      	ldr	r2, [r7, #28]
 8008dd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008dde:	6053      	str	r3, [r2, #4]
            break;
 8008de0:	e007      	b.n	8008df2 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de4:	3301      	adds	r3, #1
 8008de6:	627b      	str	r3, [r7, #36]	; 0x24
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d3b4      	bcc.n	8008d5c <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	695a      	ldr	r2, [r3, #20]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008e00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4618      	mov	r0, r3
 8008e08:	f005 f9d0 	bl	800e1ac <USB_ReadInterrupts>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e16:	d10a      	bne.n	8008e2e <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f00a f8ff 	bl	801301c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	695a      	ldr	r2, [r3, #20]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008e2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4618      	mov	r0, r3
 8008e34:	f005 f9ba 	bl	800e1ac <USB_ReadInterrupts>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	f003 0304 	and.w	r3, r3, #4
 8008e3e:	2b04      	cmp	r3, #4
 8008e40:	d115      	bne.n	8008e6e <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	f003 0304 	and.w	r3, r3, #4
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d002      	beq.n	8008e5a <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f00a f8ef 	bl	8013038 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	6859      	ldr	r1, [r3, #4]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	69ba      	ldr	r2, [r7, #24]
 8008e66:	430a      	orrs	r2, r1
 8008e68:	605a      	str	r2, [r3, #4]
 8008e6a:	e000      	b.n	8008e6e <HAL_PCD_IRQHandler+0x920>
      return;
 8008e6c:	bf00      	nop
    }
  }
}
 8008e6e:	3734      	adds	r7, #52	; 0x34
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd90      	pop	{r4, r7, pc}

08008e74 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d101      	bne.n	8008e8e <HAL_PCD_SetAddress+0x1a>
 8008e8a:	2302      	movs	r3, #2
 8008e8c:	e013      	b.n	8008eb6 <HAL_PCD_SetAddress+0x42>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2201      	movs	r2, #1
 8008e92:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	78fa      	ldrb	r2, [r7, #3]
 8008e9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	78fa      	ldrb	r2, [r7, #3]
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f005 f918 	bl	800e0dc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008eb4:	2300      	movs	r3, #0
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3708      	adds	r7, #8
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}

08008ebe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008ebe:	b580      	push	{r7, lr}
 8008ec0:	b084      	sub	sp, #16
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
 8008ec6:	4608      	mov	r0, r1
 8008ec8:	4611      	mov	r1, r2
 8008eca:	461a      	mov	r2, r3
 8008ecc:	4603      	mov	r3, r0
 8008ece:	70fb      	strb	r3, [r7, #3]
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	803b      	strh	r3, [r7, #0]
 8008ed4:	4613      	mov	r3, r2
 8008ed6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008edc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	da0f      	bge.n	8008f04 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ee4:	78fb      	ldrb	r3, [r7, #3]
 8008ee6:	f003 020f 	and.w	r2, r3, #15
 8008eea:	4613      	mov	r3, r2
 8008eec:	00db      	lsls	r3, r3, #3
 8008eee:	4413      	add	r3, r2
 8008ef0:	009b      	lsls	r3, r3, #2
 8008ef2:	3338      	adds	r3, #56	; 0x38
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	3304      	adds	r3, #4
 8008efa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2201      	movs	r2, #1
 8008f00:	705a      	strb	r2, [r3, #1]
 8008f02:	e00f      	b.n	8008f24 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f04:	78fb      	ldrb	r3, [r7, #3]
 8008f06:	f003 020f 	and.w	r2, r3, #15
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	00db      	lsls	r3, r3, #3
 8008f0e:	4413      	add	r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	4413      	add	r3, r2
 8008f1a:	3304      	adds	r3, #4
 8008f1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008f24:	78fb      	ldrb	r3, [r7, #3]
 8008f26:	f003 030f 	and.w	r3, r3, #15
 8008f2a:	b2da      	uxtb	r2, r3
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008f30:	883a      	ldrh	r2, [r7, #0]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	78ba      	ldrb	r2, [r7, #2]
 8008f3a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	785b      	ldrb	r3, [r3, #1]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d004      	beq.n	8008f4e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	b29a      	uxth	r2, r3
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008f4e:	78bb      	ldrb	r3, [r7, #2]
 8008f50:	2b02      	cmp	r3, #2
 8008f52:	d102      	bne.n	8008f5a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2200      	movs	r2, #0
 8008f58:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008f60:	2b01      	cmp	r3, #1
 8008f62:	d101      	bne.n	8008f68 <HAL_PCD_EP_Open+0xaa>
 8008f64:	2302      	movs	r3, #2
 8008f66:	e00e      	b.n	8008f86 <HAL_PCD_EP_Open+0xc8>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	68f9      	ldr	r1, [r7, #12]
 8008f76:	4618      	mov	r0, r3
 8008f78:	f004 fa3a 	bl	800d3f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8008f84:	7afb      	ldrb	r3, [r7, #11]
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3710      	adds	r7, #16
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}

08008f8e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008f8e:	b580      	push	{r7, lr}
 8008f90:	b084      	sub	sp, #16
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
 8008f96:	460b      	mov	r3, r1
 8008f98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008f9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	da0f      	bge.n	8008fc2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008fa2:	78fb      	ldrb	r3, [r7, #3]
 8008fa4:	f003 020f 	and.w	r2, r3, #15
 8008fa8:	4613      	mov	r3, r2
 8008faa:	00db      	lsls	r3, r3, #3
 8008fac:	4413      	add	r3, r2
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	3338      	adds	r3, #56	; 0x38
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	3304      	adds	r3, #4
 8008fb8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	705a      	strb	r2, [r3, #1]
 8008fc0:	e00f      	b.n	8008fe2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008fc2:	78fb      	ldrb	r3, [r7, #3]
 8008fc4:	f003 020f 	and.w	r2, r3, #15
 8008fc8:	4613      	mov	r3, r2
 8008fca:	00db      	lsls	r3, r3, #3
 8008fcc:	4413      	add	r3, r2
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008fd4:	687a      	ldr	r2, [r7, #4]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	3304      	adds	r3, #4
 8008fda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008fe2:	78fb      	ldrb	r3, [r7, #3]
 8008fe4:	f003 030f 	and.w	r3, r3, #15
 8008fe8:	b2da      	uxtb	r2, r3
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d101      	bne.n	8008ffc <HAL_PCD_EP_Close+0x6e>
 8008ff8:	2302      	movs	r3, #2
 8008ffa:	e00e      	b.n	800901a <HAL_PCD_EP_Close+0x8c>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2201      	movs	r2, #1
 8009000:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	68f9      	ldr	r1, [r7, #12]
 800900a:	4618      	mov	r0, r3
 800900c:	f004 fa78 	bl	800d500 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8009018:	2300      	movs	r3, #0
}
 800901a:	4618      	mov	r0, r3
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}

08009022 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009022:	b580      	push	{r7, lr}
 8009024:	b086      	sub	sp, #24
 8009026:	af00      	add	r7, sp, #0
 8009028:	60f8      	str	r0, [r7, #12]
 800902a:	607a      	str	r2, [r7, #4]
 800902c:	603b      	str	r3, [r7, #0]
 800902e:	460b      	mov	r3, r1
 8009030:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009032:	7afb      	ldrb	r3, [r7, #11]
 8009034:	f003 020f 	and.w	r2, r3, #15
 8009038:	4613      	mov	r3, r2
 800903a:	00db      	lsls	r3, r3, #3
 800903c:	4413      	add	r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	4413      	add	r3, r2
 8009048:	3304      	adds	r3, #4
 800904a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	683a      	ldr	r2, [r7, #0]
 8009056:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	2200      	movs	r2, #0
 800905c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	2200      	movs	r2, #0
 8009062:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009064:	7afb      	ldrb	r3, [r7, #11]
 8009066:	f003 030f 	and.w	r3, r3, #15
 800906a:	b2da      	uxtb	r2, r3
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009070:	7afb      	ldrb	r3, [r7, #11]
 8009072:	f003 030f 	and.w	r3, r3, #15
 8009076:	2b00      	cmp	r3, #0
 8009078:	d106      	bne.n	8009088 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	6979      	ldr	r1, [r7, #20]
 8009080:	4618      	mov	r0, r3
 8009082:	f004 fcf9 	bl	800da78 <USB_EP0StartXfer>
 8009086:	e005      	b.n	8009094 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	6979      	ldr	r1, [r7, #20]
 800908e:	4618      	mov	r0, r3
 8009090:	f004 fb12 	bl	800d6b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3718      	adds	r7, #24
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}

0800909e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800909e:	b480      	push	{r7}
 80090a0:	b083      	sub	sp, #12
 80090a2:	af00      	add	r7, sp, #0
 80090a4:	6078      	str	r0, [r7, #4]
 80090a6:	460b      	mov	r3, r1
 80090a8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80090aa:	78fb      	ldrb	r3, [r7, #3]
 80090ac:	f003 020f 	and.w	r2, r3, #15
 80090b0:	6879      	ldr	r1, [r7, #4]
 80090b2:	4613      	mov	r3, r2
 80090b4:	00db      	lsls	r3, r3, #3
 80090b6:	4413      	add	r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	440b      	add	r3, r1
 80090bc:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80090c0:	681b      	ldr	r3, [r3, #0]
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	370c      	adds	r7, #12
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b086      	sub	sp, #24
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	60f8      	str	r0, [r7, #12]
 80090d6:	607a      	str	r2, [r7, #4]
 80090d8:	603b      	str	r3, [r7, #0]
 80090da:	460b      	mov	r3, r1
 80090dc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090de:	7afb      	ldrb	r3, [r7, #11]
 80090e0:	f003 020f 	and.w	r2, r3, #15
 80090e4:	4613      	mov	r3, r2
 80090e6:	00db      	lsls	r3, r3, #3
 80090e8:	4413      	add	r3, r2
 80090ea:	009b      	lsls	r3, r3, #2
 80090ec:	3338      	adds	r3, #56	; 0x38
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	4413      	add	r3, r2
 80090f2:	3304      	adds	r3, #4
 80090f4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	683a      	ldr	r2, [r7, #0]
 8009100:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2200      	movs	r2, #0
 8009106:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	2201      	movs	r2, #1
 800910c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800910e:	7afb      	ldrb	r3, [r7, #11]
 8009110:	f003 030f 	and.w	r3, r3, #15
 8009114:	b2da      	uxtb	r2, r3
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800911a:	7afb      	ldrb	r3, [r7, #11]
 800911c:	f003 030f 	and.w	r3, r3, #15
 8009120:	2b00      	cmp	r3, #0
 8009122:	d106      	bne.n	8009132 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	6979      	ldr	r1, [r7, #20]
 800912a:	4618      	mov	r0, r3
 800912c:	f004 fca4 	bl	800da78 <USB_EP0StartXfer>
 8009130:	e005      	b.n	800913e <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	6979      	ldr	r1, [r7, #20]
 8009138:	4618      	mov	r0, r3
 800913a:	f004 fabd 	bl	800d6b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 800913e:	2300      	movs	r3, #0
}
 8009140:	4618      	mov	r0, r3
 8009142:	3718      	adds	r7, #24
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}

08009148 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b084      	sub	sp, #16
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	460b      	mov	r3, r1
 8009152:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009154:	78fb      	ldrb	r3, [r7, #3]
 8009156:	f003 020f 	and.w	r2, r3, #15
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	429a      	cmp	r2, r3
 8009160:	d901      	bls.n	8009166 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e04e      	b.n	8009204 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009166:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800916a:	2b00      	cmp	r3, #0
 800916c:	da0f      	bge.n	800918e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800916e:	78fb      	ldrb	r3, [r7, #3]
 8009170:	f003 020f 	and.w	r2, r3, #15
 8009174:	4613      	mov	r3, r2
 8009176:	00db      	lsls	r3, r3, #3
 8009178:	4413      	add	r3, r2
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	3338      	adds	r3, #56	; 0x38
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	4413      	add	r3, r2
 8009182:	3304      	adds	r3, #4
 8009184:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2201      	movs	r2, #1
 800918a:	705a      	strb	r2, [r3, #1]
 800918c:	e00d      	b.n	80091aa <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800918e:	78fa      	ldrb	r2, [r7, #3]
 8009190:	4613      	mov	r3, r2
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	4413      	add	r3, r2
 8009196:	009b      	lsls	r3, r3, #2
 8009198:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	4413      	add	r3, r2
 80091a0:	3304      	adds	r3, #4
 80091a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2200      	movs	r2, #0
 80091a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2201      	movs	r2, #1
 80091ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091b0:	78fb      	ldrb	r3, [r7, #3]
 80091b2:	f003 030f 	and.w	r3, r3, #15
 80091b6:	b2da      	uxtb	r2, r3
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d101      	bne.n	80091ca <HAL_PCD_EP_SetStall+0x82>
 80091c6:	2302      	movs	r3, #2
 80091c8:	e01c      	b.n	8009204 <HAL_PCD_EP_SetStall+0xbc>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	68f9      	ldr	r1, [r7, #12]
 80091d8:	4618      	mov	r0, r3
 80091da:	f004 feab 	bl	800df34 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80091de:	78fb      	ldrb	r3, [r7, #3]
 80091e0:	f003 030f 	and.w	r3, r3, #15
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d108      	bne.n	80091fa <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681a      	ldr	r2, [r3, #0]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80091f2:	4619      	mov	r1, r3
 80091f4:	4610      	mov	r0, r2
 80091f6:	f005 f89d 	bl	800e334 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2200      	movs	r2, #0
 80091fe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009202:	2300      	movs	r3, #0
}
 8009204:	4618      	mov	r0, r3
 8009206:	3710      	adds	r7, #16
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}

0800920c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	460b      	mov	r3, r1
 8009216:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009218:	78fb      	ldrb	r3, [r7, #3]
 800921a:	f003 020f 	and.w	r2, r3, #15
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	429a      	cmp	r2, r3
 8009224:	d901      	bls.n	800922a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e042      	b.n	80092b0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800922a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800922e:	2b00      	cmp	r3, #0
 8009230:	da0f      	bge.n	8009252 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009232:	78fb      	ldrb	r3, [r7, #3]
 8009234:	f003 020f 	and.w	r2, r3, #15
 8009238:	4613      	mov	r3, r2
 800923a:	00db      	lsls	r3, r3, #3
 800923c:	4413      	add	r3, r2
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	3338      	adds	r3, #56	; 0x38
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	4413      	add	r3, r2
 8009246:	3304      	adds	r3, #4
 8009248:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2201      	movs	r2, #1
 800924e:	705a      	strb	r2, [r3, #1]
 8009250:	e00f      	b.n	8009272 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009252:	78fb      	ldrb	r3, [r7, #3]
 8009254:	f003 020f 	and.w	r2, r3, #15
 8009258:	4613      	mov	r3, r2
 800925a:	00db      	lsls	r3, r3, #3
 800925c:	4413      	add	r3, r2
 800925e:	009b      	lsls	r3, r3, #2
 8009260:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	4413      	add	r3, r2
 8009268:	3304      	adds	r3, #4
 800926a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2200      	movs	r2, #0
 8009270:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2200      	movs	r2, #0
 8009276:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009278:	78fb      	ldrb	r3, [r7, #3]
 800927a:	f003 030f 	and.w	r3, r3, #15
 800927e:	b2da      	uxtb	r2, r3
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800928a:	2b01      	cmp	r3, #1
 800928c:	d101      	bne.n	8009292 <HAL_PCD_EP_ClrStall+0x86>
 800928e:	2302      	movs	r3, #2
 8009290:	e00e      	b.n	80092b0 <HAL_PCD_EP_ClrStall+0xa4>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2201      	movs	r2, #1
 8009296:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	68f9      	ldr	r1, [r7, #12]
 80092a0:	4618      	mov	r0, r3
 80092a2:	f004 feb5 	bl	800e010 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	460b      	mov	r3, r1
 80092c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80092c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	da0c      	bge.n	80092e6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092cc:	78fb      	ldrb	r3, [r7, #3]
 80092ce:	f003 020f 	and.w	r2, r3, #15
 80092d2:	4613      	mov	r3, r2
 80092d4:	00db      	lsls	r3, r3, #3
 80092d6:	4413      	add	r3, r2
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	3338      	adds	r3, #56	; 0x38
 80092dc:	687a      	ldr	r2, [r7, #4]
 80092de:	4413      	add	r3, r2
 80092e0:	3304      	adds	r3, #4
 80092e2:	60fb      	str	r3, [r7, #12]
 80092e4:	e00c      	b.n	8009300 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80092e6:	78fb      	ldrb	r3, [r7, #3]
 80092e8:	f003 020f 	and.w	r2, r3, #15
 80092ec:	4613      	mov	r3, r2
 80092ee:	00db      	lsls	r3, r3, #3
 80092f0:	4413      	add	r3, r2
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	4413      	add	r3, r2
 80092fc:	3304      	adds	r3, #4
 80092fe:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68f9      	ldr	r1, [r7, #12]
 8009306:	4618      	mov	r0, r3
 8009308:	f004 fcd8 	bl	800dcbc <USB_EPStopXfer>
 800930c:	4603      	mov	r3, r0
 800930e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009310:	7afb      	ldrb	r3, [r7, #11]
}
 8009312:	4618      	mov	r0, r3
 8009314:	3710      	adds	r7, #16
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b088      	sub	sp, #32
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800932e:	683a      	ldr	r2, [r7, #0]
 8009330:	4613      	mov	r3, r2
 8009332:	00db      	lsls	r3, r3, #3
 8009334:	4413      	add	r3, r2
 8009336:	009b      	lsls	r3, r3, #2
 8009338:	3338      	adds	r3, #56	; 0x38
 800933a:	687a      	ldr	r2, [r7, #4]
 800933c:	4413      	add	r3, r2
 800933e:	3304      	adds	r3, #4
 8009340:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6a1a      	ldr	r2, [r3, #32]
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	699b      	ldr	r3, [r3, #24]
 800934a:	429a      	cmp	r2, r3
 800934c:	d901      	bls.n	8009352 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	e067      	b.n	8009422 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	699a      	ldr	r2, [r3, #24]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6a1b      	ldr	r3, [r3, #32]
 800935a:	1ad3      	subs	r3, r2, r3
 800935c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	68db      	ldr	r3, [r3, #12]
 8009362:	69fa      	ldr	r2, [r7, #28]
 8009364:	429a      	cmp	r2, r3
 8009366:	d902      	bls.n	800936e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800936e:	69fb      	ldr	r3, [r7, #28]
 8009370:	3303      	adds	r3, #3
 8009372:	089b      	lsrs	r3, r3, #2
 8009374:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009376:	e026      	b.n	80093c6 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	699a      	ldr	r2, [r3, #24]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6a1b      	ldr	r3, [r3, #32]
 8009380:	1ad3      	subs	r3, r2, r3
 8009382:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	68db      	ldr	r3, [r3, #12]
 8009388:	69fa      	ldr	r2, [r7, #28]
 800938a:	429a      	cmp	r2, r3
 800938c:	d902      	bls.n	8009394 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	3303      	adds	r3, #3
 8009398:	089b      	lsrs	r3, r3, #2
 800939a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	6919      	ldr	r1, [r3, #16]
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	b2da      	uxtb	r2, r3
 80093a4:	69fb      	ldr	r3, [r7, #28]
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	6978      	ldr	r0, [r7, #20]
 80093aa:	f004 fd31 	bl	800de10 <USB_WritePacket>

    ep->xfer_buff  += len;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	691a      	ldr	r2, [r3, #16]
 80093b2:	69fb      	ldr	r3, [r7, #28]
 80093b4:	441a      	add	r2, r3
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	6a1a      	ldr	r2, [r3, #32]
 80093be:	69fb      	ldr	r3, [r7, #28]
 80093c0:	441a      	add	r2, r3
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	015a      	lsls	r2, r3, #5
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	4413      	add	r3, r2
 80093ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093d2:	699b      	ldr	r3, [r3, #24]
 80093d4:	b29b      	uxth	r3, r3
 80093d6:	69ba      	ldr	r2, [r7, #24]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d809      	bhi.n	80093f0 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6a1a      	ldr	r2, [r3, #32]
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d203      	bcs.n	80093f0 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d1c3      	bne.n	8009378 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	699a      	ldr	r2, [r3, #24]
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	6a1b      	ldr	r3, [r3, #32]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d811      	bhi.n	8009420 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	f003 030f 	and.w	r3, r3, #15
 8009402:	2201      	movs	r2, #1
 8009404:	fa02 f303 	lsl.w	r3, r2, r3
 8009408:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009410:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	43db      	mvns	r3, r3
 8009416:	6939      	ldr	r1, [r7, #16]
 8009418:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800941c:	4013      	ands	r3, r2
 800941e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009420:	2300      	movs	r3, #0
}
 8009422:	4618      	mov	r0, r3
 8009424:	3720      	adds	r7, #32
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
	...

0800942c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b086      	sub	sp, #24
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800943c:	697b      	ldr	r3, [r7, #20]
 800943e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	333c      	adds	r3, #60	; 0x3c
 8009444:	3304      	adds	r3, #4
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	015a      	lsls	r2, r3, #5
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	4413      	add	r3, r2
 8009452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	4a19      	ldr	r2, [pc, #100]	; (80094c4 <PCD_EP_OutXfrComplete_int+0x98>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d124      	bne.n	80094ac <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00a      	beq.n	8009482 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	015a      	lsls	r2, r3, #5
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	4413      	add	r3, r2
 8009474:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009478:	461a      	mov	r2, r3
 800947a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800947e:	6093      	str	r3, [r2, #8]
 8009480:	e01a      	b.n	80094b8 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	f003 0320 	and.w	r3, r3, #32
 8009488:	2b00      	cmp	r3, #0
 800948a:	d008      	beq.n	800949e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009498:	461a      	mov	r2, r3
 800949a:	2320      	movs	r3, #32
 800949c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	4619      	mov	r1, r3
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f009 fce5 	bl	8012e74 <HAL_PCD_DataOutStageCallback>
 80094aa:	e005      	b.n	80094b8 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	4619      	mov	r1, r3
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f009 fcde 	bl	8012e74 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3718      	adds	r7, #24
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}
 80094c2:	bf00      	nop
 80094c4:	4f54310a 	.word	0x4f54310a

080094c8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b086      	sub	sp, #24
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
 80094d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	333c      	adds	r3, #60	; 0x3c
 80094e0:	3304      	adds	r3, #4
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	015a      	lsls	r2, r3, #5
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	4413      	add	r3, r2
 80094ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	4a0c      	ldr	r2, [pc, #48]	; (800952c <PCD_EP_OutSetupPacket_int+0x64>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d90e      	bls.n	800951c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009504:	2b00      	cmp	r3, #0
 8009506:	d009      	beq.n	800951c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	015a      	lsls	r2, r3, #5
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	4413      	add	r3, r2
 8009510:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009514:	461a      	mov	r2, r3
 8009516:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800951a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f009 fc97 	bl	8012e50 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3718      	adds	r7, #24
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}
 800952c:	4f54300a 	.word	0x4f54300a

08009530 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009530:	b480      	push	{r7}
 8009532:	b085      	sub	sp, #20
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	460b      	mov	r3, r1
 800953a:	70fb      	strb	r3, [r7, #3]
 800953c:	4613      	mov	r3, r2
 800953e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009546:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009548:	78fb      	ldrb	r3, [r7, #3]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d107      	bne.n	800955e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800954e:	883b      	ldrh	r3, [r7, #0]
 8009550:	0419      	lsls	r1, r3, #16
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	68ba      	ldr	r2, [r7, #8]
 8009558:	430a      	orrs	r2, r1
 800955a:	629a      	str	r2, [r3, #40]	; 0x28
 800955c:	e028      	b.n	80095b0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009564:	0c1b      	lsrs	r3, r3, #16
 8009566:	68ba      	ldr	r2, [r7, #8]
 8009568:	4413      	add	r3, r2
 800956a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800956c:	2300      	movs	r3, #0
 800956e:	73fb      	strb	r3, [r7, #15]
 8009570:	e00d      	b.n	800958e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	7bfb      	ldrb	r3, [r7, #15]
 8009578:	3340      	adds	r3, #64	; 0x40
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	4413      	add	r3, r2
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	0c1b      	lsrs	r3, r3, #16
 8009582:	68ba      	ldr	r2, [r7, #8]
 8009584:	4413      	add	r3, r2
 8009586:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009588:	7bfb      	ldrb	r3, [r7, #15]
 800958a:	3301      	adds	r3, #1
 800958c:	73fb      	strb	r3, [r7, #15]
 800958e:	7bfa      	ldrb	r2, [r7, #15]
 8009590:	78fb      	ldrb	r3, [r7, #3]
 8009592:	3b01      	subs	r3, #1
 8009594:	429a      	cmp	r2, r3
 8009596:	d3ec      	bcc.n	8009572 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009598:	883b      	ldrh	r3, [r7, #0]
 800959a:	0418      	lsls	r0, r3, #16
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6819      	ldr	r1, [r3, #0]
 80095a0:	78fb      	ldrb	r3, [r7, #3]
 80095a2:	3b01      	subs	r3, #1
 80095a4:	68ba      	ldr	r2, [r7, #8]
 80095a6:	4302      	orrs	r2, r0
 80095a8:	3340      	adds	r3, #64	; 0x40
 80095aa:	009b      	lsls	r3, r3, #2
 80095ac:	440b      	add	r3, r1
 80095ae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80095b0:	2300      	movs	r3, #0
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3714      	adds	r7, #20
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr

080095be <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80095be:	b480      	push	{r7}
 80095c0:	b083      	sub	sp, #12
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
 80095c6:	460b      	mov	r3, r1
 80095c8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	887a      	ldrh	r2, [r7, #2]
 80095d0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b085      	sub	sp, #20
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2201      	movs	r2, #1
 80095f2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	699b      	ldr	r3, [r3, #24]
 8009602:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800960e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009612:	f043 0303 	orr.w	r3, r3, #3
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	3714      	adds	r7, #20
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b082      	sub	sp, #8
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	460b      	mov	r3, r1
 8009632:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if(Regulator == PWR_LOWPOWERREGULATOR_ON)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800963a:	d104      	bne.n	8009646 <HAL_PWR_EnterSTOPMode+0x1e>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 800963c:	78fb      	ldrb	r3, [r7, #3]
 800963e:	4618      	mov	r0, r3
 8009640:	f000 f908 	bl	8009854 <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
  }
}
 8009644:	e003      	b.n	800964e <HAL_PWR_EnterSTOPMode+0x26>
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 8009646:	78fb      	ldrb	r3, [r7, #3]
 8009648:	4618      	mov	r0, r3
 800964a:	f000 f8d9 	bl	8009800 <HAL_PWREx_EnterSTOP0Mode>
}
 800964e:	bf00      	nop
 8009650:	3708      	adds	r7, #8
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
	...

08009658 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009658:	b480      	push	{r7}
 800965a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800965c:	4b0d      	ldr	r3, [pc, #52]	; (8009694 <HAL_PWREx_GetVoltageRange+0x3c>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009664:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009668:	d102      	bne.n	8009670 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800966a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800966e:	e00b      	b.n	8009688 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8009670:	4b08      	ldr	r3, [pc, #32]	; (8009694 <HAL_PWREx_GetVoltageRange+0x3c>)
 8009672:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800967a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800967e:	d102      	bne.n	8009686 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8009680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009684:	e000      	b.n	8009688 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8009686:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8009688:	4618      	mov	r0, r3
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr
 8009692:	bf00      	nop
 8009694:	40007000 	.word	0x40007000

08009698 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009698:	b480      	push	{r7}
 800969a:	b085      	sub	sp, #20
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d141      	bne.n	800972a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80096a6:	4b4b      	ldr	r3, [pc, #300]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80096ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096b2:	d131      	bne.n	8009718 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80096b4:	4b47      	ldr	r3, [pc, #284]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80096ba:	4a46      	ldr	r2, [pc, #280]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096c0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80096c4:	4b43      	ldr	r3, [pc, #268]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80096cc:	4a41      	ldr	r2, [pc, #260]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80096d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80096d4:	4b40      	ldr	r3, [pc, #256]	; (80097d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2232      	movs	r2, #50	; 0x32
 80096da:	fb02 f303 	mul.w	r3, r2, r3
 80096de:	4a3f      	ldr	r2, [pc, #252]	; (80097dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80096e0:	fba2 2303 	umull	r2, r3, r2, r3
 80096e4:	0c9b      	lsrs	r3, r3, #18
 80096e6:	3301      	adds	r3, #1
 80096e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096ea:	e002      	b.n	80096f2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	3b01      	subs	r3, #1
 80096f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096f2:	4b38      	ldr	r3, [pc, #224]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096f4:	695b      	ldr	r3, [r3, #20]
 80096f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096fe:	d102      	bne.n	8009706 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d1f2      	bne.n	80096ec <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009706:	4b33      	ldr	r3, [pc, #204]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800970e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009712:	d158      	bne.n	80097c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009714:	2303      	movs	r3, #3
 8009716:	e057      	b.n	80097c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009718:	4b2e      	ldr	r3, [pc, #184]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800971a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800971e:	4a2d      	ldr	r2, [pc, #180]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009724:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009728:	e04d      	b.n	80097c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009730:	d141      	bne.n	80097b6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009732:	4b28      	ldr	r3, [pc, #160]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800973a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800973e:	d131      	bne.n	80097a4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009740:	4b24      	ldr	r3, [pc, #144]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009742:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009746:	4a23      	ldr	r2, [pc, #140]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800974c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009750:	4b20      	ldr	r3, [pc, #128]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009758:	4a1e      	ldr	r2, [pc, #120]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800975a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800975e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8009760:	4b1d      	ldr	r3, [pc, #116]	; (80097d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2232      	movs	r2, #50	; 0x32
 8009766:	fb02 f303 	mul.w	r3, r2, r3
 800976a:	4a1c      	ldr	r2, [pc, #112]	; (80097dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800976c:	fba2 2303 	umull	r2, r3, r2, r3
 8009770:	0c9b      	lsrs	r3, r3, #18
 8009772:	3301      	adds	r3, #1
 8009774:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009776:	e002      	b.n	800977e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	3b01      	subs	r3, #1
 800977c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800977e:	4b15      	ldr	r3, [pc, #84]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009780:	695b      	ldr	r3, [r3, #20]
 8009782:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009786:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800978a:	d102      	bne.n	8009792 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d1f2      	bne.n	8009778 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009792:	4b10      	ldr	r3, [pc, #64]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009794:	695b      	ldr	r3, [r3, #20]
 8009796:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800979a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800979e:	d112      	bne.n	80097c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80097a0:	2303      	movs	r3, #3
 80097a2:	e011      	b.n	80097c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80097a4:	4b0b      	ldr	r3, [pc, #44]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80097a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80097aa:	4a0a      	ldr	r2, [pc, #40]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80097ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80097b4:	e007      	b.n	80097c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80097b6:	4b07      	ldr	r3, [pc, #28]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80097be:	4a05      	ldr	r2, [pc, #20]	; (80097d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80097c0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097c4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80097c6:	2300      	movs	r3, #0
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3714      	adds	r7, #20
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr
 80097d4:	40007000 	.word	0x40007000
 80097d8:	20000228 	.word	0x20000228
 80097dc:	431bde83 	.word	0x431bde83

080097e0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80097e0:	b480      	push	{r7}
 80097e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80097e4:	4b05      	ldr	r3, [pc, #20]	; (80097fc <HAL_PWREx_EnableVddUSB+0x1c>)
 80097e6:	685b      	ldr	r3, [r3, #4]
 80097e8:	4a04      	ldr	r2, [pc, #16]	; (80097fc <HAL_PWREx_EnableVddUSB+0x1c>)
 80097ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097ee:	6053      	str	r3, [r2, #4]
}
 80097f0:	bf00      	nop
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop
 80097fc:	40007000 	.word	0x40007000

08009800 <HAL_PWREx_EnterSTOP0Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
 8009806:	4603      	mov	r3, r0
 8009808:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 800980a:	4b10      	ldr	r3, [pc, #64]	; (800984c <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a0f      	ldr	r2, [pc, #60]	; (800984c <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 8009810:	f023 0307 	bic.w	r3, r3, #7
 8009814:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009816:	4b0e      	ldr	r3, [pc, #56]	; (8009850 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8009818:	691b      	ldr	r3, [r3, #16]
 800981a:	4a0d      	ldr	r2, [pc, #52]	; (8009850 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 800981c:	f043 0304 	orr.w	r3, r3, #4
 8009820:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8009822:	79fb      	ldrb	r3, [r7, #7]
 8009824:	2b01      	cmp	r3, #1
 8009826:	d101      	bne.n	800982c <HAL_PWREx_EnterSTOP0Mode+0x2c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009828:	bf30      	wfi
 800982a:	e002      	b.n	8009832 <HAL_PWREx_EnterSTOP0Mode+0x32>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800982c:	bf40      	sev
    __WFE();
 800982e:	bf20      	wfe
    __WFE();
 8009830:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009832:	4b07      	ldr	r3, [pc, #28]	; (8009850 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	4a06      	ldr	r2, [pc, #24]	; (8009850 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8009838:	f023 0304 	bic.w	r3, r3, #4
 800983c:	6113      	str	r3, [r2, #16]
}
 800983e:	bf00      	nop
 8009840:	370c      	adds	r7, #12
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr
 800984a:	bf00      	nop
 800984c:	40007000 	.word	0x40007000
 8009850:	e000ed00 	.word	0xe000ed00

08009854 <HAL_PWREx_EnterSTOP1Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	4603      	mov	r3, r0
 800985c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 800985e:	4b11      	ldr	r3, [pc, #68]	; (80098a4 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f023 0307 	bic.w	r3, r3, #7
 8009866:	4a0f      	ldr	r2, [pc, #60]	; (80098a4 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8009868:	f043 0301 	orr.w	r3, r3, #1
 800986c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800986e:	4b0e      	ldr	r3, [pc, #56]	; (80098a8 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	4a0d      	ldr	r2, [pc, #52]	; (80098a8 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009874:	f043 0304 	orr.w	r3, r3, #4
 8009878:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800987a:	79fb      	ldrb	r3, [r7, #7]
 800987c:	2b01      	cmp	r3, #1
 800987e:	d101      	bne.n	8009884 <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009880:	bf30      	wfi
 8009882:	e002      	b.n	800988a <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009884:	bf40      	sev
    __WFE();
 8009886:	bf20      	wfe
    __WFE();
 8009888:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800988a:	4b07      	ldr	r3, [pc, #28]	; (80098a8 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 800988c:	691b      	ldr	r3, [r3, #16]
 800988e:	4a06      	ldr	r2, [pc, #24]	; (80098a8 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009890:	f023 0304 	bic.w	r3, r3, #4
 8009894:	6113      	str	r3, [r2, #16]
}
 8009896:	bf00      	nop
 8009898:	370c      	adds	r7, #12
 800989a:	46bd      	mov	sp, r7
 800989c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a0:	4770      	bx	lr
 80098a2:	bf00      	nop
 80098a4:	40007000 	.word	0x40007000
 80098a8:	e000ed00 	.word	0xe000ed00

080098ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b08a      	sub	sp, #40	; 0x28
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d102      	bne.n	80098c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	f000 bc68 	b.w	800a190 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80098c0:	4b97      	ldr	r3, [pc, #604]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	f003 030c 	and.w	r3, r3, #12
 80098c8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80098ca:	4b95      	ldr	r3, [pc, #596]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 80098cc:	68db      	ldr	r3, [r3, #12]
 80098ce:	f003 0303 	and.w	r3, r3, #3
 80098d2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f003 0310 	and.w	r3, r3, #16
 80098dc:	2b00      	cmp	r3, #0
 80098de:	f000 80e6 	beq.w	8009aae <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80098e2:	6a3b      	ldr	r3, [r7, #32]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d007      	beq.n	80098f8 <HAL_RCC_OscConfig+0x4c>
 80098e8:	6a3b      	ldr	r3, [r7, #32]
 80098ea:	2b0c      	cmp	r3, #12
 80098ec:	f040 808d 	bne.w	8009a0a <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80098f0:	69fb      	ldr	r3, [r7, #28]
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	f040 8089 	bne.w	8009a0a <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80098f8:	4b89      	ldr	r3, [pc, #548]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f003 0302 	and.w	r3, r3, #2
 8009900:	2b00      	cmp	r3, #0
 8009902:	d006      	beq.n	8009912 <HAL_RCC_OscConfig+0x66>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	69db      	ldr	r3, [r3, #28]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d102      	bne.n	8009912 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 800990c:	2301      	movs	r3, #1
 800990e:	f000 bc3f 	b.w	800a190 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009916:	4b82      	ldr	r3, [pc, #520]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f003 0308 	and.w	r3, r3, #8
 800991e:	2b00      	cmp	r3, #0
 8009920:	d004      	beq.n	800992c <HAL_RCC_OscConfig+0x80>
 8009922:	4b7f      	ldr	r3, [pc, #508]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800992a:	e005      	b.n	8009938 <HAL_RCC_OscConfig+0x8c>
 800992c:	4b7c      	ldr	r3, [pc, #496]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 800992e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009932:	091b      	lsrs	r3, r3, #4
 8009934:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009938:	4293      	cmp	r3, r2
 800993a:	d224      	bcs.n	8009986 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009940:	4618      	mov	r0, r3
 8009942:	f000 fe47 	bl	800a5d4 <RCC_SetFlashLatencyFromMSIRange>
 8009946:	4603      	mov	r3, r0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d002      	beq.n	8009952 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800994c:	2301      	movs	r3, #1
 800994e:	f000 bc1f 	b.w	800a190 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009952:	4b73      	ldr	r3, [pc, #460]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a72      	ldr	r2, [pc, #456]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009958:	f043 0308 	orr.w	r3, r3, #8
 800995c:	6013      	str	r3, [r2, #0]
 800995e:	4b70      	ldr	r3, [pc, #448]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800996a:	496d      	ldr	r1, [pc, #436]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 800996c:	4313      	orrs	r3, r2
 800996e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009970:	4b6b      	ldr	r3, [pc, #428]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6a1b      	ldr	r3, [r3, #32]
 800997c:	021b      	lsls	r3, r3, #8
 800997e:	4968      	ldr	r1, [pc, #416]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009980:	4313      	orrs	r3, r2
 8009982:	604b      	str	r3, [r1, #4]
 8009984:	e025      	b.n	80099d2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009986:	4b66      	ldr	r3, [pc, #408]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a65      	ldr	r2, [pc, #404]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 800998c:	f043 0308 	orr.w	r3, r3, #8
 8009990:	6013      	str	r3, [r2, #0]
 8009992:	4b63      	ldr	r3, [pc, #396]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800999e:	4960      	ldr	r1, [pc, #384]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 80099a0:	4313      	orrs	r3, r2
 80099a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80099a4:	4b5e      	ldr	r3, [pc, #376]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6a1b      	ldr	r3, [r3, #32]
 80099b0:	021b      	lsls	r3, r3, #8
 80099b2:	495b      	ldr	r1, [pc, #364]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 80099b4:	4313      	orrs	r3, r2
 80099b6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80099b8:	6a3b      	ldr	r3, [r7, #32]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d109      	bne.n	80099d2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c2:	4618      	mov	r0, r3
 80099c4:	f000 fe06 	bl	800a5d4 <RCC_SetFlashLatencyFromMSIRange>
 80099c8:	4603      	mov	r3, r0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d001      	beq.n	80099d2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80099ce:	2301      	movs	r3, #1
 80099d0:	e3de      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80099d2:	f000 fd21 	bl	800a418 <HAL_RCC_GetSysClockFreq>
 80099d6:	4602      	mov	r2, r0
 80099d8:	4b51      	ldr	r3, [pc, #324]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	091b      	lsrs	r3, r3, #4
 80099de:	f003 030f 	and.w	r3, r3, #15
 80099e2:	4950      	ldr	r1, [pc, #320]	; (8009b24 <HAL_RCC_OscConfig+0x278>)
 80099e4:	5ccb      	ldrb	r3, [r1, r3]
 80099e6:	f003 031f 	and.w	r3, r3, #31
 80099ea:	fa22 f303 	lsr.w	r3, r2, r3
 80099ee:	4a4e      	ldr	r2, [pc, #312]	; (8009b28 <HAL_RCC_OscConfig+0x27c>)
 80099f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80099f2:	4b4e      	ldr	r3, [pc, #312]	; (8009b2c <HAL_RCC_OscConfig+0x280>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4618      	mov	r0, r3
 80099f8:	f7fb f96c 	bl	8004cd4 <HAL_InitTick>
 80099fc:	4603      	mov	r3, r0
 80099fe:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8009a00:	7dfb      	ldrb	r3, [r7, #23]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d052      	beq.n	8009aac <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8009a06:	7dfb      	ldrb	r3, [r7, #23]
 8009a08:	e3c2      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	69db      	ldr	r3, [r3, #28]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d032      	beq.n	8009a78 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009a12:	4b43      	ldr	r3, [pc, #268]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4a42      	ldr	r2, [pc, #264]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a18:	f043 0301 	orr.w	r3, r3, #1
 8009a1c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009a1e:	f7fb fb47 	bl	80050b0 <HAL_GetTick>
 8009a22:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009a24:	e008      	b.n	8009a38 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009a26:	f7fb fb43 	bl	80050b0 <HAL_GetTick>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	2b02      	cmp	r3, #2
 8009a32:	d901      	bls.n	8009a38 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8009a34:	2303      	movs	r3, #3
 8009a36:	e3ab      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009a38:	4b39      	ldr	r3, [pc, #228]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f003 0302 	and.w	r3, r3, #2
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d0f0      	beq.n	8009a26 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009a44:	4b36      	ldr	r3, [pc, #216]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a35      	ldr	r2, [pc, #212]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a4a:	f043 0308 	orr.w	r3, r3, #8
 8009a4e:	6013      	str	r3, [r2, #0]
 8009a50:	4b33      	ldr	r3, [pc, #204]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5c:	4930      	ldr	r1, [pc, #192]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009a62:	4b2f      	ldr	r3, [pc, #188]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6a1b      	ldr	r3, [r3, #32]
 8009a6e:	021b      	lsls	r3, r3, #8
 8009a70:	492b      	ldr	r1, [pc, #172]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a72:	4313      	orrs	r3, r2
 8009a74:	604b      	str	r3, [r1, #4]
 8009a76:	e01a      	b.n	8009aae <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009a78:	4b29      	ldr	r3, [pc, #164]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a28      	ldr	r2, [pc, #160]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009a7e:	f023 0301 	bic.w	r3, r3, #1
 8009a82:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009a84:	f7fb fb14 	bl	80050b0 <HAL_GetTick>
 8009a88:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009a8a:	e008      	b.n	8009a9e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009a8c:	f7fb fb10 	bl	80050b0 <HAL_GetTick>
 8009a90:	4602      	mov	r2, r0
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	1ad3      	subs	r3, r2, r3
 8009a96:	2b02      	cmp	r3, #2
 8009a98:	d901      	bls.n	8009a9e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009a9a:	2303      	movs	r3, #3
 8009a9c:	e378      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009a9e:	4b20      	ldr	r3, [pc, #128]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f003 0302 	and.w	r3, r3, #2
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d1f0      	bne.n	8009a8c <HAL_RCC_OscConfig+0x1e0>
 8009aaa:	e000      	b.n	8009aae <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009aac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f003 0301 	and.w	r3, r3, #1
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d073      	beq.n	8009ba2 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009aba:	6a3b      	ldr	r3, [r7, #32]
 8009abc:	2b08      	cmp	r3, #8
 8009abe:	d005      	beq.n	8009acc <HAL_RCC_OscConfig+0x220>
 8009ac0:	6a3b      	ldr	r3, [r7, #32]
 8009ac2:	2b0c      	cmp	r3, #12
 8009ac4:	d10e      	bne.n	8009ae4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009ac6:	69fb      	ldr	r3, [r7, #28]
 8009ac8:	2b03      	cmp	r3, #3
 8009aca:	d10b      	bne.n	8009ae4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009acc:	4b14      	ldr	r3, [pc, #80]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d063      	beq.n	8009ba0 <HAL_RCC_OscConfig+0x2f4>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d15f      	bne.n	8009ba0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	e355      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009aec:	d106      	bne.n	8009afc <HAL_RCC_OscConfig+0x250>
 8009aee:	4b0c      	ldr	r3, [pc, #48]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	4a0b      	ldr	r2, [pc, #44]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009af4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009af8:	6013      	str	r3, [r2, #0]
 8009afa:	e025      	b.n	8009b48 <HAL_RCC_OscConfig+0x29c>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009b04:	d114      	bne.n	8009b30 <HAL_RCC_OscConfig+0x284>
 8009b06:	4b06      	ldr	r3, [pc, #24]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a05      	ldr	r2, [pc, #20]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009b0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009b10:	6013      	str	r3, [r2, #0]
 8009b12:	4b03      	ldr	r3, [pc, #12]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a02      	ldr	r2, [pc, #8]	; (8009b20 <HAL_RCC_OscConfig+0x274>)
 8009b18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b1c:	6013      	str	r3, [r2, #0]
 8009b1e:	e013      	b.n	8009b48 <HAL_RCC_OscConfig+0x29c>
 8009b20:	40021000 	.word	0x40021000
 8009b24:	08016d10 	.word	0x08016d10
 8009b28:	20000228 	.word	0x20000228
 8009b2c:	2000022c 	.word	0x2000022c
 8009b30:	4b8f      	ldr	r3, [pc, #572]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a8e      	ldr	r2, [pc, #568]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009b36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b3a:	6013      	str	r3, [r2, #0]
 8009b3c:	4b8c      	ldr	r3, [pc, #560]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a8b      	ldr	r2, [pc, #556]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009b42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d013      	beq.n	8009b78 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b50:	f7fb faae 	bl	80050b0 <HAL_GetTick>
 8009b54:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b56:	e008      	b.n	8009b6a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b58:	f7fb faaa 	bl	80050b0 <HAL_GetTick>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	69bb      	ldr	r3, [r7, #24]
 8009b60:	1ad3      	subs	r3, r2, r3
 8009b62:	2b64      	cmp	r3, #100	; 0x64
 8009b64:	d901      	bls.n	8009b6a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8009b66:	2303      	movs	r3, #3
 8009b68:	e312      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b6a:	4b81      	ldr	r3, [pc, #516]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d0f0      	beq.n	8009b58 <HAL_RCC_OscConfig+0x2ac>
 8009b76:	e014      	b.n	8009ba2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b78:	f7fb fa9a 	bl	80050b0 <HAL_GetTick>
 8009b7c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b7e:	e008      	b.n	8009b92 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b80:	f7fb fa96 	bl	80050b0 <HAL_GetTick>
 8009b84:	4602      	mov	r2, r0
 8009b86:	69bb      	ldr	r3, [r7, #24]
 8009b88:	1ad3      	subs	r3, r2, r3
 8009b8a:	2b64      	cmp	r3, #100	; 0x64
 8009b8c:	d901      	bls.n	8009b92 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8009b8e:	2303      	movs	r3, #3
 8009b90:	e2fe      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b92:	4b77      	ldr	r3, [pc, #476]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1f0      	bne.n	8009b80 <HAL_RCC_OscConfig+0x2d4>
 8009b9e:	e000      	b.n	8009ba2 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ba0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f003 0302 	and.w	r3, r3, #2
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d060      	beq.n	8009c70 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009bae:	6a3b      	ldr	r3, [r7, #32]
 8009bb0:	2b04      	cmp	r3, #4
 8009bb2:	d005      	beq.n	8009bc0 <HAL_RCC_OscConfig+0x314>
 8009bb4:	6a3b      	ldr	r3, [r7, #32]
 8009bb6:	2b0c      	cmp	r3, #12
 8009bb8:	d119      	bne.n	8009bee <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009bba:	69fb      	ldr	r3, [r7, #28]
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d116      	bne.n	8009bee <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bc0:	4b6b      	ldr	r3, [pc, #428]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d005      	beq.n	8009bd8 <HAL_RCC_OscConfig+0x32c>
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	68db      	ldr	r3, [r3, #12]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d101      	bne.n	8009bd8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e2db      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009bd8:	4b65      	ldr	r3, [pc, #404]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	691b      	ldr	r3, [r3, #16]
 8009be4:	061b      	lsls	r3, r3, #24
 8009be6:	4962      	ldr	r1, [pc, #392]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009be8:	4313      	orrs	r3, r2
 8009bea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bec:	e040      	b.n	8009c70 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d023      	beq.n	8009c3e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009bf6:	4b5e      	ldr	r3, [pc, #376]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a5d      	ldr	r2, [pc, #372]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c02:	f7fb fa55 	bl	80050b0 <HAL_GetTick>
 8009c06:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c08:	e008      	b.n	8009c1c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c0a:	f7fb fa51 	bl	80050b0 <HAL_GetTick>
 8009c0e:	4602      	mov	r2, r0
 8009c10:	69bb      	ldr	r3, [r7, #24]
 8009c12:	1ad3      	subs	r3, r2, r3
 8009c14:	2b02      	cmp	r3, #2
 8009c16:	d901      	bls.n	8009c1c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8009c18:	2303      	movs	r3, #3
 8009c1a:	e2b9      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c1c:	4b54      	ldr	r3, [pc, #336]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d0f0      	beq.n	8009c0a <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c28:	4b51      	ldr	r3, [pc, #324]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009c2a:	685b      	ldr	r3, [r3, #4]
 8009c2c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	691b      	ldr	r3, [r3, #16]
 8009c34:	061b      	lsls	r3, r3, #24
 8009c36:	494e      	ldr	r1, [pc, #312]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	604b      	str	r3, [r1, #4]
 8009c3c:	e018      	b.n	8009c70 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009c3e:	4b4c      	ldr	r3, [pc, #304]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a4b      	ldr	r2, [pc, #300]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009c44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c4a:	f7fb fa31 	bl	80050b0 <HAL_GetTick>
 8009c4e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c50:	e008      	b.n	8009c64 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c52:	f7fb fa2d 	bl	80050b0 <HAL_GetTick>
 8009c56:	4602      	mov	r2, r0
 8009c58:	69bb      	ldr	r3, [r7, #24]
 8009c5a:	1ad3      	subs	r3, r2, r3
 8009c5c:	2b02      	cmp	r3, #2
 8009c5e:	d901      	bls.n	8009c64 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8009c60:	2303      	movs	r3, #3
 8009c62:	e295      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009c64:	4b42      	ldr	r3, [pc, #264]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d1f0      	bne.n	8009c52 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f003 0308 	and.w	r3, r3, #8
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	f000 8082 	beq.w	8009d82 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	695b      	ldr	r3, [r3, #20]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d05f      	beq.n	8009d46 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8009c86:	4b3a      	ldr	r3, [pc, #232]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009c88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c8c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	699a      	ldr	r2, [r3, #24]
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	f003 0310 	and.w	r3, r3, #16
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d037      	beq.n	8009d0c <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	f003 0302 	and.w	r3, r3, #2
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d006      	beq.n	8009cb4 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d101      	bne.n	8009cb4 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	e26d      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	f003 0301 	and.w	r3, r3, #1
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d01b      	beq.n	8009cf6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8009cbe:	4b2c      	ldr	r3, [pc, #176]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cc4:	4a2a      	ldr	r2, [pc, #168]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009cc6:	f023 0301 	bic.w	r3, r3, #1
 8009cca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009cce:	f7fb f9ef 	bl	80050b0 <HAL_GetTick>
 8009cd2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009cd4:	e008      	b.n	8009ce8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009cd6:	f7fb f9eb 	bl	80050b0 <HAL_GetTick>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	69bb      	ldr	r3, [r7, #24]
 8009cde:	1ad3      	subs	r3, r2, r3
 8009ce0:	2b11      	cmp	r3, #17
 8009ce2:	d901      	bls.n	8009ce8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8009ce4:	2303      	movs	r3, #3
 8009ce6:	e253      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009ce8:	4b21      	ldr	r3, [pc, #132]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cee:	f003 0302 	and.w	r3, r3, #2
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d1ef      	bne.n	8009cd6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8009cf6:	4b1e      	ldr	r3, [pc, #120]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cfc:	f023 0210 	bic.w	r2, r3, #16
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	699b      	ldr	r3, [r3, #24]
 8009d04:	491a      	ldr	r1, [pc, #104]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009d06:	4313      	orrs	r3, r2
 8009d08:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009d0c:	4b18      	ldr	r3, [pc, #96]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009d0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009d12:	4a17      	ldr	r2, [pc, #92]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009d14:	f043 0301 	orr.w	r3, r3, #1
 8009d18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d1c:	f7fb f9c8 	bl	80050b0 <HAL_GetTick>
 8009d20:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009d22:	e008      	b.n	8009d36 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d24:	f7fb f9c4 	bl	80050b0 <HAL_GetTick>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	69bb      	ldr	r3, [r7, #24]
 8009d2c:	1ad3      	subs	r3, r2, r3
 8009d2e:	2b11      	cmp	r3, #17
 8009d30:	d901      	bls.n	8009d36 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8009d32:	2303      	movs	r3, #3
 8009d34:	e22c      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009d36:	4b0e      	ldr	r3, [pc, #56]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009d38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009d3c:	f003 0302 	and.w	r3, r3, #2
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d0ef      	beq.n	8009d24 <HAL_RCC_OscConfig+0x478>
 8009d44:	e01d      	b.n	8009d82 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009d46:	4b0a      	ldr	r3, [pc, #40]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009d4c:	4a08      	ldr	r2, [pc, #32]	; (8009d70 <HAL_RCC_OscConfig+0x4c4>)
 8009d4e:	f023 0301 	bic.w	r3, r3, #1
 8009d52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d56:	f7fb f9ab 	bl	80050b0 <HAL_GetTick>
 8009d5a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d5c:	e00a      	b.n	8009d74 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d5e:	f7fb f9a7 	bl	80050b0 <HAL_GetTick>
 8009d62:	4602      	mov	r2, r0
 8009d64:	69bb      	ldr	r3, [r7, #24]
 8009d66:	1ad3      	subs	r3, r2, r3
 8009d68:	2b11      	cmp	r3, #17
 8009d6a:	d903      	bls.n	8009d74 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8009d6c:	2303      	movs	r3, #3
 8009d6e:	e20f      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
 8009d70:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d74:	4b83      	ldr	r3, [pc, #524]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009d76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009d7a:	f003 0302 	and.w	r3, r3, #2
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d1ed      	bne.n	8009d5e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f003 0304 	and.w	r3, r3, #4
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	f000 80bd 	beq.w	8009f0a <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d90:	2300      	movs	r3, #0
 8009d92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009d96:	4b7b      	ldr	r3, [pc, #492]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d10e      	bne.n	8009dc0 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009da2:	4b78      	ldr	r3, [pc, #480]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009da6:	4a77      	ldr	r2, [pc, #476]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009dac:	6593      	str	r3, [r2, #88]	; 0x58
 8009dae:	4b75      	ldr	r3, [pc, #468]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009db6:	60fb      	str	r3, [r7, #12]
 8009db8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009dc0:	4b71      	ldr	r3, [pc, #452]	; (8009f88 <HAL_RCC_OscConfig+0x6dc>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d118      	bne.n	8009dfe <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009dcc:	4b6e      	ldr	r3, [pc, #440]	; (8009f88 <HAL_RCC_OscConfig+0x6dc>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a6d      	ldr	r2, [pc, #436]	; (8009f88 <HAL_RCC_OscConfig+0x6dc>)
 8009dd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009dd6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009dd8:	f7fb f96a 	bl	80050b0 <HAL_GetTick>
 8009ddc:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009dde:	e008      	b.n	8009df2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009de0:	f7fb f966 	bl	80050b0 <HAL_GetTick>
 8009de4:	4602      	mov	r2, r0
 8009de6:	69bb      	ldr	r3, [r7, #24]
 8009de8:	1ad3      	subs	r3, r2, r3
 8009dea:	2b02      	cmp	r3, #2
 8009dec:	d901      	bls.n	8009df2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8009dee:	2303      	movs	r3, #3
 8009df0:	e1ce      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009df2:	4b65      	ldr	r3, [pc, #404]	; (8009f88 <HAL_RCC_OscConfig+0x6dc>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d0f0      	beq.n	8009de0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	f003 0301 	and.w	r3, r3, #1
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d02c      	beq.n	8009e64 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8009e0a:	4b5e      	ldr	r3, [pc, #376]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e10:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e1c:	4959      	ldr	r1, [pc, #356]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	f003 0304 	and.w	r3, r3, #4
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d010      	beq.n	8009e52 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009e30:	4b54      	ldr	r3, [pc, #336]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e36:	4a53      	ldr	r2, [pc, #332]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e38:	f043 0304 	orr.w	r3, r3, #4
 8009e3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e40:	4b50      	ldr	r3, [pc, #320]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e46:	4a4f      	ldr	r2, [pc, #316]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e48:	f043 0301 	orr.w	r3, r3, #1
 8009e4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009e50:	e018      	b.n	8009e84 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e52:	4b4c      	ldr	r3, [pc, #304]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e58:	4a4a      	ldr	r2, [pc, #296]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e5a:	f043 0301 	orr.w	r3, r3, #1
 8009e5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009e62:	e00f      	b.n	8009e84 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e64:	4b47      	ldr	r3, [pc, #284]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e6a:	4a46      	ldr	r2, [pc, #280]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e6c:	f023 0301 	bic.w	r3, r3, #1
 8009e70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009e74:	4b43      	ldr	r3, [pc, #268]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e7a:	4a42      	ldr	r2, [pc, #264]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009e7c:	f023 0304 	bic.w	r3, r3, #4
 8009e80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d016      	beq.n	8009eba <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e8c:	f7fb f910 	bl	80050b0 <HAL_GetTick>
 8009e90:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009e92:	e00a      	b.n	8009eaa <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e94:	f7fb f90c 	bl	80050b0 <HAL_GetTick>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	69bb      	ldr	r3, [r7, #24]
 8009e9c:	1ad3      	subs	r3, r2, r3
 8009e9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d901      	bls.n	8009eaa <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8009ea6:	2303      	movs	r3, #3
 8009ea8:	e172      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009eaa:	4b36      	ldr	r3, [pc, #216]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009eb0:	f003 0302 	and.w	r3, r3, #2
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d0ed      	beq.n	8009e94 <HAL_RCC_OscConfig+0x5e8>
 8009eb8:	e01d      	b.n	8009ef6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009eba:	f7fb f8f9 	bl	80050b0 <HAL_GetTick>
 8009ebe:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009ec0:	e00a      	b.n	8009ed8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ec2:	f7fb f8f5 	bl	80050b0 <HAL_GetTick>
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	69bb      	ldr	r3, [r7, #24]
 8009eca:	1ad3      	subs	r3, r2, r3
 8009ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d901      	bls.n	8009ed8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	e15b      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009ed8:	4b2a      	ldr	r3, [pc, #168]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ede:	f003 0302 	and.w	r3, r3, #2
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d1ed      	bne.n	8009ec2 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8009ee6:	4b27      	ldr	r3, [pc, #156]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009eec:	4a25      	ldr	r2, [pc, #148]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009eee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ef2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009ef6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d105      	bne.n	8009f0a <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009efe:	4b21      	ldr	r3, [pc, #132]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f02:	4a20      	ldr	r2, [pc, #128]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009f04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f08:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 0320 	and.w	r3, r3, #32
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d041      	beq.n	8009f9a <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d01c      	beq.n	8009f58 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009f1e:	4b19      	ldr	r3, [pc, #100]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009f20:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f24:	4a17      	ldr	r2, [pc, #92]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009f26:	f043 0301 	orr.w	r3, r3, #1
 8009f2a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f2e:	f7fb f8bf 	bl	80050b0 <HAL_GetTick>
 8009f32:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009f34:	e008      	b.n	8009f48 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009f36:	f7fb f8bb 	bl	80050b0 <HAL_GetTick>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	69bb      	ldr	r3, [r7, #24]
 8009f3e:	1ad3      	subs	r3, r2, r3
 8009f40:	2b02      	cmp	r3, #2
 8009f42:	d901      	bls.n	8009f48 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8009f44:	2303      	movs	r3, #3
 8009f46:	e123      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009f48:	4b0e      	ldr	r3, [pc, #56]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009f4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f4e:	f003 0302 	and.w	r3, r3, #2
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d0ef      	beq.n	8009f36 <HAL_RCC_OscConfig+0x68a>
 8009f56:	e020      	b.n	8009f9a <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009f58:	4b0a      	ldr	r3, [pc, #40]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009f5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f5e:	4a09      	ldr	r2, [pc, #36]	; (8009f84 <HAL_RCC_OscConfig+0x6d8>)
 8009f60:	f023 0301 	bic.w	r3, r3, #1
 8009f64:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f68:	f7fb f8a2 	bl	80050b0 <HAL_GetTick>
 8009f6c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009f6e:	e00d      	b.n	8009f8c <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009f70:	f7fb f89e 	bl	80050b0 <HAL_GetTick>
 8009f74:	4602      	mov	r2, r0
 8009f76:	69bb      	ldr	r3, [r7, #24]
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	2b02      	cmp	r3, #2
 8009f7c:	d906      	bls.n	8009f8c <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 8009f7e:	2303      	movs	r3, #3
 8009f80:	e106      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
 8009f82:	bf00      	nop
 8009f84:	40021000 	.word	0x40021000
 8009f88:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009f8c:	4b82      	ldr	r3, [pc, #520]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 8009f8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009f92:	f003 0302 	and.w	r3, r3, #2
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d1ea      	bne.n	8009f70 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	f000 80f5 	beq.w	800a18e <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fa8:	2b02      	cmp	r3, #2
 8009faa:	f040 80cb 	bne.w	800a144 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009fae:	4b7a      	ldr	r3, [pc, #488]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 8009fb0:	68db      	ldr	r3, [r3, #12]
 8009fb2:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	f003 0203 	and.w	r2, r3, #3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fbe:	429a      	cmp	r2, r3
 8009fc0:	d12c      	bne.n	800a01c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009fc2:	69fb      	ldr	r3, [r7, #28]
 8009fc4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fcc:	3b01      	subs	r3, #1
 8009fce:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	d123      	bne.n	800a01c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009fd4:	69fb      	ldr	r3, [r7, #28]
 8009fd6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fde:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d11b      	bne.n	800a01c <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009fe4:	69fb      	ldr	r3, [r7, #28]
 8009fe6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fee:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009ff0:	429a      	cmp	r2, r3
 8009ff2:	d113      	bne.n	800a01c <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009ff4:	69fb      	ldr	r3, [r7, #28]
 8009ff6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ffe:	085b      	lsrs	r3, r3, #1
 800a000:	3b01      	subs	r3, #1
 800a002:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a004:	429a      	cmp	r2, r3
 800a006:	d109      	bne.n	800a01c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a008:	69fb      	ldr	r3, [r7, #28]
 800a00a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a012:	085b      	lsrs	r3, r3, #1
 800a014:	3b01      	subs	r3, #1
 800a016:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a018:	429a      	cmp	r2, r3
 800a01a:	d06d      	beq.n	800a0f8 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a01c:	6a3b      	ldr	r3, [r7, #32]
 800a01e:	2b0c      	cmp	r3, #12
 800a020:	d068      	beq.n	800a0f4 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a022:	4b5d      	ldr	r3, [pc, #372]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d105      	bne.n	800a03a <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a02e:	4b5a      	ldr	r3, [pc, #360]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a036:	2b00      	cmp	r3, #0
 800a038:	d001      	beq.n	800a03e <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 800a03a:	2301      	movs	r3, #1
 800a03c:	e0a8      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a03e:	4b56      	ldr	r3, [pc, #344]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a55      	ldr	r2, [pc, #340]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a044:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a048:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a04a:	f7fb f831 	bl	80050b0 <HAL_GetTick>
 800a04e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a050:	e008      	b.n	800a064 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a052:	f7fb f82d 	bl	80050b0 <HAL_GetTick>
 800a056:	4602      	mov	r2, r0
 800a058:	69bb      	ldr	r3, [r7, #24]
 800a05a:	1ad3      	subs	r3, r2, r3
 800a05c:	2b02      	cmp	r3, #2
 800a05e:	d901      	bls.n	800a064 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 800a060:	2303      	movs	r3, #3
 800a062:	e095      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a064:	4b4c      	ldr	r3, [pc, #304]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d1f0      	bne.n	800a052 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a070:	4b49      	ldr	r3, [pc, #292]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a072:	68da      	ldr	r2, [r3, #12]
 800a074:	4b49      	ldr	r3, [pc, #292]	; (800a19c <HAL_RCC_OscConfig+0x8f0>)
 800a076:	4013      	ands	r3, r2
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a080:	3a01      	subs	r2, #1
 800a082:	0112      	lsls	r2, r2, #4
 800a084:	4311      	orrs	r1, r2
 800a086:	687a      	ldr	r2, [r7, #4]
 800a088:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a08a:	0212      	lsls	r2, r2, #8
 800a08c:	4311      	orrs	r1, r2
 800a08e:	687a      	ldr	r2, [r7, #4]
 800a090:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a092:	0852      	lsrs	r2, r2, #1
 800a094:	3a01      	subs	r2, #1
 800a096:	0552      	lsls	r2, r2, #21
 800a098:	4311      	orrs	r1, r2
 800a09a:	687a      	ldr	r2, [r7, #4]
 800a09c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800a09e:	0852      	lsrs	r2, r2, #1
 800a0a0:	3a01      	subs	r2, #1
 800a0a2:	0652      	lsls	r2, r2, #25
 800a0a4:	4311      	orrs	r1, r2
 800a0a6:	687a      	ldr	r2, [r7, #4]
 800a0a8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a0aa:	06d2      	lsls	r2, r2, #27
 800a0ac:	430a      	orrs	r2, r1
 800a0ae:	493a      	ldr	r1, [pc, #232]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a0b4:	4b38      	ldr	r3, [pc, #224]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4a37      	ldr	r2, [pc, #220]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a0ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a0be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a0c0:	4b35      	ldr	r3, [pc, #212]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	4a34      	ldr	r2, [pc, #208]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a0c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a0ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a0cc:	f7fa fff0 	bl	80050b0 <HAL_GetTick>
 800a0d0:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a0d2:	e008      	b.n	800a0e6 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0d4:	f7fa ffec 	bl	80050b0 <HAL_GetTick>
 800a0d8:	4602      	mov	r2, r0
 800a0da:	69bb      	ldr	r3, [r7, #24]
 800a0dc:	1ad3      	subs	r3, r2, r3
 800a0de:	2b02      	cmp	r3, #2
 800a0e0:	d901      	bls.n	800a0e6 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 800a0e2:	2303      	movs	r3, #3
 800a0e4:	e054      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a0e6:	4b2c      	ldr	r3, [pc, #176]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d0f0      	beq.n	800a0d4 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a0f2:	e04c      	b.n	800a18e <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	e04b      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a0f8:	4b27      	ldr	r3, [pc, #156]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a100:	2b00      	cmp	r3, #0
 800a102:	d144      	bne.n	800a18e <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a104:	4b24      	ldr	r3, [pc, #144]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a23      	ldr	r2, [pc, #140]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a10a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a10e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a110:	4b21      	ldr	r3, [pc, #132]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a112:	68db      	ldr	r3, [r3, #12]
 800a114:	4a20      	ldr	r2, [pc, #128]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a116:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a11a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a11c:	f7fa ffc8 	bl	80050b0 <HAL_GetTick>
 800a120:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a122:	e008      	b.n	800a136 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a124:	f7fa ffc4 	bl	80050b0 <HAL_GetTick>
 800a128:	4602      	mov	r2, r0
 800a12a:	69bb      	ldr	r3, [r7, #24]
 800a12c:	1ad3      	subs	r3, r2, r3
 800a12e:	2b02      	cmp	r3, #2
 800a130:	d901      	bls.n	800a136 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800a132:	2303      	movs	r3, #3
 800a134:	e02c      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a136:	4b18      	ldr	r3, [pc, #96]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d0f0      	beq.n	800a124 <HAL_RCC_OscConfig+0x878>
 800a142:	e024      	b.n	800a18e <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a144:	6a3b      	ldr	r3, [r7, #32]
 800a146:	2b0c      	cmp	r3, #12
 800a148:	d01f      	beq.n	800a18a <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a14a:	4b13      	ldr	r3, [pc, #76]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a12      	ldr	r2, [pc, #72]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a150:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a156:	f7fa ffab 	bl	80050b0 <HAL_GetTick>
 800a15a:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a15c:	e008      	b.n	800a170 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a15e:	f7fa ffa7 	bl	80050b0 <HAL_GetTick>
 800a162:	4602      	mov	r2, r0
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	1ad3      	subs	r3, r2, r3
 800a168:	2b02      	cmp	r3, #2
 800a16a:	d901      	bls.n	800a170 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 800a16c:	2303      	movs	r3, #3
 800a16e:	e00f      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a170:	4b09      	ldr	r3, [pc, #36]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d1f0      	bne.n	800a15e <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a17c:	4b06      	ldr	r3, [pc, #24]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a17e:	68da      	ldr	r2, [r3, #12]
 800a180:	4905      	ldr	r1, [pc, #20]	; (800a198 <HAL_RCC_OscConfig+0x8ec>)
 800a182:	4b07      	ldr	r3, [pc, #28]	; (800a1a0 <HAL_RCC_OscConfig+0x8f4>)
 800a184:	4013      	ands	r3, r2
 800a186:	60cb      	str	r3, [r1, #12]
 800a188:	e001      	b.n	800a18e <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a18a:	2301      	movs	r3, #1
 800a18c:	e000      	b.n	800a190 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 800a18e:	2300      	movs	r3, #0
}
 800a190:	4618      	mov	r0, r3
 800a192:	3728      	adds	r7, #40	; 0x28
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}
 800a198:	40021000 	.word	0x40021000
 800a19c:	019d800c 	.word	0x019d800c
 800a1a0:	feeefffc 	.word	0xfeeefffc

0800a1a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b086      	sub	sp, #24
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d101      	bne.n	800a1bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	e11d      	b.n	800a3f8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a1bc:	4b90      	ldr	r3, [pc, #576]	; (800a400 <HAL_RCC_ClockConfig+0x25c>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f003 030f 	and.w	r3, r3, #15
 800a1c4:	683a      	ldr	r2, [r7, #0]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d910      	bls.n	800a1ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1ca:	4b8d      	ldr	r3, [pc, #564]	; (800a400 <HAL_RCC_ClockConfig+0x25c>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f023 020f 	bic.w	r2, r3, #15
 800a1d2:	498b      	ldr	r1, [pc, #556]	; (800a400 <HAL_RCC_ClockConfig+0x25c>)
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1da:	4b89      	ldr	r3, [pc, #548]	; (800a400 <HAL_RCC_ClockConfig+0x25c>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f003 030f 	and.w	r3, r3, #15
 800a1e2:	683a      	ldr	r2, [r7, #0]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d001      	beq.n	800a1ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	e105      	b.n	800a3f8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f003 0302 	and.w	r3, r3, #2
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d010      	beq.n	800a21a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	689a      	ldr	r2, [r3, #8]
 800a1fc:	4b81      	ldr	r3, [pc, #516]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a1fe:	689b      	ldr	r3, [r3, #8]
 800a200:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a204:	429a      	cmp	r2, r3
 800a206:	d908      	bls.n	800a21a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a208:	4b7e      	ldr	r3, [pc, #504]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	497b      	ldr	r1, [pc, #492]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a216:	4313      	orrs	r3, r2
 800a218:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f003 0301 	and.w	r3, r3, #1
 800a222:	2b00      	cmp	r3, #0
 800a224:	d079      	beq.n	800a31a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	2b03      	cmp	r3, #3
 800a22c:	d11e      	bne.n	800a26c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a22e:	4b75      	ldr	r3, [pc, #468]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a236:	2b00      	cmp	r3, #0
 800a238:	d101      	bne.n	800a23e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800a23a:	2301      	movs	r3, #1
 800a23c:	e0dc      	b.n	800a3f8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800a23e:	f000 fa23 	bl	800a688 <RCC_GetSysClockFreqFromPLLSource>
 800a242:	4603      	mov	r3, r0
 800a244:	4a70      	ldr	r2, [pc, #448]	; (800a408 <HAL_RCC_ClockConfig+0x264>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d946      	bls.n	800a2d8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a24a:	4b6e      	ldr	r3, [pc, #440]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a24c:	689b      	ldr	r3, [r3, #8]
 800a24e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a252:	2b00      	cmp	r3, #0
 800a254:	d140      	bne.n	800a2d8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a256:	4b6b      	ldr	r3, [pc, #428]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a258:	689b      	ldr	r3, [r3, #8]
 800a25a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a25e:	4a69      	ldr	r2, [pc, #420]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a264:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a266:	2380      	movs	r3, #128	; 0x80
 800a268:	617b      	str	r3, [r7, #20]
 800a26a:	e035      	b.n	800a2d8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	2b02      	cmp	r3, #2
 800a272:	d107      	bne.n	800a284 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a274:	4b63      	ldr	r3, [pc, #396]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d115      	bne.n	800a2ac <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	e0b9      	b.n	800a3f8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d107      	bne.n	800a29c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a28c:	4b5d      	ldr	r3, [pc, #372]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f003 0302 	and.w	r3, r3, #2
 800a294:	2b00      	cmp	r3, #0
 800a296:	d109      	bne.n	800a2ac <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	e0ad      	b.n	800a3f8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a29c:	4b59      	ldr	r3, [pc, #356]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d101      	bne.n	800a2ac <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	e0a5      	b.n	800a3f8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800a2ac:	f000 f8b4 	bl	800a418 <HAL_RCC_GetSysClockFreq>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	4a55      	ldr	r2, [pc, #340]	; (800a408 <HAL_RCC_ClockConfig+0x264>)
 800a2b4:	4293      	cmp	r3, r2
 800a2b6:	d90f      	bls.n	800a2d8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a2b8:	4b52      	ldr	r3, [pc, #328]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a2ba:	689b      	ldr	r3, [r3, #8]
 800a2bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d109      	bne.n	800a2d8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a2c4:	4b4f      	ldr	r3, [pc, #316]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a2c6:	689b      	ldr	r3, [r3, #8]
 800a2c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a2cc:	4a4d      	ldr	r2, [pc, #308]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a2ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2d2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a2d4:	2380      	movs	r3, #128	; 0x80
 800a2d6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a2d8:	4b4a      	ldr	r3, [pc, #296]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	f023 0203 	bic.w	r2, r3, #3
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	4947      	ldr	r1, [pc, #284]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2ea:	f7fa fee1 	bl	80050b0 <HAL_GetTick>
 800a2ee:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a2f0:	e00a      	b.n	800a308 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a2f2:	f7fa fedd 	bl	80050b0 <HAL_GetTick>
 800a2f6:	4602      	mov	r2, r0
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	1ad3      	subs	r3, r2, r3
 800a2fc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a300:	4293      	cmp	r3, r2
 800a302:	d901      	bls.n	800a308 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800a304:	2303      	movs	r3, #3
 800a306:	e077      	b.n	800a3f8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a308:	4b3e      	ldr	r3, [pc, #248]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	f003 020c 	and.w	r2, r3, #12
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	429a      	cmp	r2, r3
 800a318:	d1eb      	bne.n	800a2f2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	2b80      	cmp	r3, #128	; 0x80
 800a31e:	d105      	bne.n	800a32c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a320:	4b38      	ldr	r3, [pc, #224]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	4a37      	ldr	r2, [pc, #220]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a326:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a32a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f003 0302 	and.w	r3, r3, #2
 800a334:	2b00      	cmp	r3, #0
 800a336:	d010      	beq.n	800a35a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	689a      	ldr	r2, [r3, #8]
 800a33c:	4b31      	ldr	r3, [pc, #196]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a33e:	689b      	ldr	r3, [r3, #8]
 800a340:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a344:	429a      	cmp	r2, r3
 800a346:	d208      	bcs.n	800a35a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a348:	4b2e      	ldr	r3, [pc, #184]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	492b      	ldr	r1, [pc, #172]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a356:	4313      	orrs	r3, r2
 800a358:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a35a:	4b29      	ldr	r3, [pc, #164]	; (800a400 <HAL_RCC_ClockConfig+0x25c>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f003 030f 	and.w	r3, r3, #15
 800a362:	683a      	ldr	r2, [r7, #0]
 800a364:	429a      	cmp	r2, r3
 800a366:	d210      	bcs.n	800a38a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a368:	4b25      	ldr	r3, [pc, #148]	; (800a400 <HAL_RCC_ClockConfig+0x25c>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f023 020f 	bic.w	r2, r3, #15
 800a370:	4923      	ldr	r1, [pc, #140]	; (800a400 <HAL_RCC_ClockConfig+0x25c>)
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	4313      	orrs	r3, r2
 800a376:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a378:	4b21      	ldr	r3, [pc, #132]	; (800a400 <HAL_RCC_ClockConfig+0x25c>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f003 030f 	and.w	r3, r3, #15
 800a380:	683a      	ldr	r2, [r7, #0]
 800a382:	429a      	cmp	r2, r3
 800a384:	d001      	beq.n	800a38a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800a386:	2301      	movs	r3, #1
 800a388:	e036      	b.n	800a3f8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f003 0304 	and.w	r3, r3, #4
 800a392:	2b00      	cmp	r3, #0
 800a394:	d008      	beq.n	800a3a8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a396:	4b1b      	ldr	r3, [pc, #108]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	68db      	ldr	r3, [r3, #12]
 800a3a2:	4918      	ldr	r1, [pc, #96]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a3a4:	4313      	orrs	r3, r2
 800a3a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f003 0308 	and.w	r3, r3, #8
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d009      	beq.n	800a3c8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a3b4:	4b13      	ldr	r3, [pc, #76]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a3b6:	689b      	ldr	r3, [r3, #8]
 800a3b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	691b      	ldr	r3, [r3, #16]
 800a3c0:	00db      	lsls	r3, r3, #3
 800a3c2:	4910      	ldr	r1, [pc, #64]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a3c8:	f000 f826 	bl	800a418 <HAL_RCC_GetSysClockFreq>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	4b0d      	ldr	r3, [pc, #52]	; (800a404 <HAL_RCC_ClockConfig+0x260>)
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	091b      	lsrs	r3, r3, #4
 800a3d4:	f003 030f 	and.w	r3, r3, #15
 800a3d8:	490c      	ldr	r1, [pc, #48]	; (800a40c <HAL_RCC_ClockConfig+0x268>)
 800a3da:	5ccb      	ldrb	r3, [r1, r3]
 800a3dc:	f003 031f 	and.w	r3, r3, #31
 800a3e0:	fa22 f303 	lsr.w	r3, r2, r3
 800a3e4:	4a0a      	ldr	r2, [pc, #40]	; (800a410 <HAL_RCC_ClockConfig+0x26c>)
 800a3e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a3e8:	4b0a      	ldr	r3, [pc, #40]	; (800a414 <HAL_RCC_ClockConfig+0x270>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f7fa fc71 	bl	8004cd4 <HAL_InitTick>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	73fb      	strb	r3, [r7, #15]

  return status;
 800a3f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3718      	adds	r7, #24
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}
 800a400:	40022000 	.word	0x40022000
 800a404:	40021000 	.word	0x40021000
 800a408:	04c4b400 	.word	0x04c4b400
 800a40c:	08016d10 	.word	0x08016d10
 800a410:	20000228 	.word	0x20000228
 800a414:	2000022c 	.word	0x2000022c

0800a418 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a418:	b480      	push	{r7}
 800a41a:	b089      	sub	sp, #36	; 0x24
 800a41c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a41e:	2300      	movs	r3, #0
 800a420:	61fb      	str	r3, [r7, #28]
 800a422:	2300      	movs	r3, #0
 800a424:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a426:	4b3e      	ldr	r3, [pc, #248]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	f003 030c 	and.w	r3, r3, #12
 800a42e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a430:	4b3b      	ldr	r3, [pc, #236]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a432:	68db      	ldr	r3, [r3, #12]
 800a434:	f003 0303 	and.w	r3, r3, #3
 800a438:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d005      	beq.n	800a44c <HAL_RCC_GetSysClockFreq+0x34>
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	2b0c      	cmp	r3, #12
 800a444:	d121      	bne.n	800a48a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	2b01      	cmp	r3, #1
 800a44a:	d11e      	bne.n	800a48a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a44c:	4b34      	ldr	r3, [pc, #208]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f003 0308 	and.w	r3, r3, #8
 800a454:	2b00      	cmp	r3, #0
 800a456:	d107      	bne.n	800a468 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a458:	4b31      	ldr	r3, [pc, #196]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a45a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a45e:	0a1b      	lsrs	r3, r3, #8
 800a460:	f003 030f 	and.w	r3, r3, #15
 800a464:	61fb      	str	r3, [r7, #28]
 800a466:	e005      	b.n	800a474 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a468:	4b2d      	ldr	r3, [pc, #180]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	091b      	lsrs	r3, r3, #4
 800a46e:	f003 030f 	and.w	r3, r3, #15
 800a472:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a474:	4a2b      	ldr	r2, [pc, #172]	; (800a524 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a476:	69fb      	ldr	r3, [r7, #28]
 800a478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a47c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d10d      	bne.n	800a4a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a484:	69fb      	ldr	r3, [r7, #28]
 800a486:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a488:	e00a      	b.n	800a4a0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	2b04      	cmp	r3, #4
 800a48e:	d102      	bne.n	800a496 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a490:	4b25      	ldr	r3, [pc, #148]	; (800a528 <HAL_RCC_GetSysClockFreq+0x110>)
 800a492:	61bb      	str	r3, [r7, #24]
 800a494:	e004      	b.n	800a4a0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	2b08      	cmp	r3, #8
 800a49a:	d101      	bne.n	800a4a0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a49c:	4b22      	ldr	r3, [pc, #136]	; (800a528 <HAL_RCC_GetSysClockFreq+0x110>)
 800a49e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a4a0:	693b      	ldr	r3, [r7, #16]
 800a4a2:	2b0c      	cmp	r3, #12
 800a4a4:	d134      	bne.n	800a510 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a4a6:	4b1e      	ldr	r3, [pc, #120]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4a8:	68db      	ldr	r3, [r3, #12]
 800a4aa:	f003 0303 	and.w	r3, r3, #3
 800a4ae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	2b02      	cmp	r3, #2
 800a4b4:	d003      	beq.n	800a4be <HAL_RCC_GetSysClockFreq+0xa6>
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	2b03      	cmp	r3, #3
 800a4ba:	d003      	beq.n	800a4c4 <HAL_RCC_GetSysClockFreq+0xac>
 800a4bc:	e005      	b.n	800a4ca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a4be:	4b1a      	ldr	r3, [pc, #104]	; (800a528 <HAL_RCC_GetSysClockFreq+0x110>)
 800a4c0:	617b      	str	r3, [r7, #20]
      break;
 800a4c2:	e005      	b.n	800a4d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a4c4:	4b18      	ldr	r3, [pc, #96]	; (800a528 <HAL_RCC_GetSysClockFreq+0x110>)
 800a4c6:	617b      	str	r3, [r7, #20]
      break;
 800a4c8:	e002      	b.n	800a4d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a4ca:	69fb      	ldr	r3, [r7, #28]
 800a4cc:	617b      	str	r3, [r7, #20]
      break;
 800a4ce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a4d0:	4b13      	ldr	r3, [pc, #76]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	091b      	lsrs	r3, r3, #4
 800a4d6:	f003 030f 	and.w	r3, r3, #15
 800a4da:	3301      	adds	r3, #1
 800a4dc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a4de:	4b10      	ldr	r3, [pc, #64]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4e0:	68db      	ldr	r3, [r3, #12]
 800a4e2:	0a1b      	lsrs	r3, r3, #8
 800a4e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4e8:	697a      	ldr	r2, [r7, #20]
 800a4ea:	fb03 f202 	mul.w	r2, r3, r2
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4f4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a4f6:	4b0a      	ldr	r3, [pc, #40]	; (800a520 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4f8:	68db      	ldr	r3, [r3, #12]
 800a4fa:	0e5b      	lsrs	r3, r3, #25
 800a4fc:	f003 0303 	and.w	r3, r3, #3
 800a500:	3301      	adds	r3, #1
 800a502:	005b      	lsls	r3, r3, #1
 800a504:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a506:	697a      	ldr	r2, [r7, #20]
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a50e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a510:	69bb      	ldr	r3, [r7, #24]
}
 800a512:	4618      	mov	r0, r3
 800a514:	3724      	adds	r7, #36	; 0x24
 800a516:	46bd      	mov	sp, r7
 800a518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51c:	4770      	bx	lr
 800a51e:	bf00      	nop
 800a520:	40021000 	.word	0x40021000
 800a524:	08016d28 	.word	0x08016d28
 800a528:	00f42400 	.word	0x00f42400

0800a52c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a52c:	b480      	push	{r7}
 800a52e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a530:	4b03      	ldr	r3, [pc, #12]	; (800a540 <HAL_RCC_GetHCLKFreq+0x14>)
 800a532:	681b      	ldr	r3, [r3, #0]
}
 800a534:	4618      	mov	r0, r3
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop
 800a540:	20000228 	.word	0x20000228

0800a544 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a548:	f7ff fff0 	bl	800a52c <HAL_RCC_GetHCLKFreq>
 800a54c:	4602      	mov	r2, r0
 800a54e:	4b06      	ldr	r3, [pc, #24]	; (800a568 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	0adb      	lsrs	r3, r3, #11
 800a554:	f003 0307 	and.w	r3, r3, #7
 800a558:	4904      	ldr	r1, [pc, #16]	; (800a56c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a55a:	5ccb      	ldrb	r3, [r1, r3]
 800a55c:	f003 031f 	and.w	r3, r3, #31
 800a560:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a564:	4618      	mov	r0, r3
 800a566:	bd80      	pop	{r7, pc}
 800a568:	40021000 	.word	0x40021000
 800a56c:	08016d20 	.word	0x08016d20

0800a570 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
 800a578:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	220f      	movs	r2, #15
 800a57e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a580:	4b12      	ldr	r3, [pc, #72]	; (800a5cc <HAL_RCC_GetClockConfig+0x5c>)
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	f003 0203 	and.w	r2, r3, #3
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a58c:	4b0f      	ldr	r3, [pc, #60]	; (800a5cc <HAL_RCC_GetClockConfig+0x5c>)
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a598:	4b0c      	ldr	r3, [pc, #48]	; (800a5cc <HAL_RCC_GetClockConfig+0x5c>)
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a5a4:	4b09      	ldr	r3, [pc, #36]	; (800a5cc <HAL_RCC_GetClockConfig+0x5c>)
 800a5a6:	689b      	ldr	r3, [r3, #8]
 800a5a8:	08db      	lsrs	r3, r3, #3
 800a5aa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a5b2:	4b07      	ldr	r3, [pc, #28]	; (800a5d0 <HAL_RCC_GetClockConfig+0x60>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f003 020f 	and.w	r2, r3, #15
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	601a      	str	r2, [r3, #0]
}
 800a5be:	bf00      	nop
 800a5c0:	370c      	adds	r7, #12
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c8:	4770      	bx	lr
 800a5ca:	bf00      	nop
 800a5cc:	40021000 	.word	0x40021000
 800a5d0:	40022000 	.word	0x40022000

0800a5d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b086      	sub	sp, #24
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a5dc:	2300      	movs	r3, #0
 800a5de:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a5e0:	4b27      	ldr	r3, [pc, #156]	; (800a680 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d003      	beq.n	800a5f4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a5ec:	f7ff f834 	bl	8009658 <HAL_PWREx_GetVoltageRange>
 800a5f0:	6178      	str	r0, [r7, #20]
 800a5f2:	e014      	b.n	800a61e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a5f4:	4b22      	ldr	r3, [pc, #136]	; (800a680 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5f8:	4a21      	ldr	r2, [pc, #132]	; (800a680 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a5fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a5fe:	6593      	str	r3, [r2, #88]	; 0x58
 800a600:	4b1f      	ldr	r3, [pc, #124]	; (800a680 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a608:	60fb      	str	r3, [r7, #12]
 800a60a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a60c:	f7ff f824 	bl	8009658 <HAL_PWREx_GetVoltageRange>
 800a610:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a612:	4b1b      	ldr	r3, [pc, #108]	; (800a680 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a616:	4a1a      	ldr	r2, [pc, #104]	; (800a680 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a61c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a624:	d10b      	bne.n	800a63e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2b80      	cmp	r3, #128	; 0x80
 800a62a:	d913      	bls.n	800a654 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2ba0      	cmp	r3, #160	; 0xa0
 800a630:	d902      	bls.n	800a638 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a632:	2302      	movs	r3, #2
 800a634:	613b      	str	r3, [r7, #16]
 800a636:	e00d      	b.n	800a654 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a638:	2301      	movs	r3, #1
 800a63a:	613b      	str	r3, [r7, #16]
 800a63c:	e00a      	b.n	800a654 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2b7f      	cmp	r3, #127	; 0x7f
 800a642:	d902      	bls.n	800a64a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800a644:	2302      	movs	r3, #2
 800a646:	613b      	str	r3, [r7, #16]
 800a648:	e004      	b.n	800a654 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2b70      	cmp	r3, #112	; 0x70
 800a64e:	d101      	bne.n	800a654 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a650:	2301      	movs	r3, #1
 800a652:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a654:	4b0b      	ldr	r3, [pc, #44]	; (800a684 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f023 020f 	bic.w	r2, r3, #15
 800a65c:	4909      	ldr	r1, [pc, #36]	; (800a684 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	4313      	orrs	r3, r2
 800a662:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a664:	4b07      	ldr	r3, [pc, #28]	; (800a684 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f003 030f 	and.w	r3, r3, #15
 800a66c:	693a      	ldr	r2, [r7, #16]
 800a66e:	429a      	cmp	r2, r3
 800a670:	d001      	beq.n	800a676 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800a672:	2301      	movs	r3, #1
 800a674:	e000      	b.n	800a678 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800a676:	2300      	movs	r3, #0
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3718      	adds	r7, #24
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	40021000 	.word	0x40021000
 800a684:	40022000 	.word	0x40022000

0800a688 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a688:	b480      	push	{r7}
 800a68a:	b087      	sub	sp, #28
 800a68c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a68e:	4b2d      	ldr	r3, [pc, #180]	; (800a744 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a690:	68db      	ldr	r3, [r3, #12]
 800a692:	f003 0303 	and.w	r3, r3, #3
 800a696:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	2b03      	cmp	r3, #3
 800a69c:	d00b      	beq.n	800a6b6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2b03      	cmp	r3, #3
 800a6a2:	d825      	bhi.n	800a6f0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	2b01      	cmp	r3, #1
 800a6a8:	d008      	beq.n	800a6bc <RCC_GetSysClockFreqFromPLLSource+0x34>
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2b02      	cmp	r3, #2
 800a6ae:	d11f      	bne.n	800a6f0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800a6b0:	4b25      	ldr	r3, [pc, #148]	; (800a748 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800a6b2:	613b      	str	r3, [r7, #16]
    break;
 800a6b4:	e01f      	b.n	800a6f6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800a6b6:	4b24      	ldr	r3, [pc, #144]	; (800a748 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800a6b8:	613b      	str	r3, [r7, #16]
    break;
 800a6ba:	e01c      	b.n	800a6f6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a6bc:	4b21      	ldr	r3, [pc, #132]	; (800a744 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f003 0308 	and.w	r3, r3, #8
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d107      	bne.n	800a6d8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a6c8:	4b1e      	ldr	r3, [pc, #120]	; (800a744 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a6ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a6ce:	0a1b      	lsrs	r3, r3, #8
 800a6d0:	f003 030f 	and.w	r3, r3, #15
 800a6d4:	617b      	str	r3, [r7, #20]
 800a6d6:	e005      	b.n	800a6e4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a6d8:	4b1a      	ldr	r3, [pc, #104]	; (800a744 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	091b      	lsrs	r3, r3, #4
 800a6de:	f003 030f 	and.w	r3, r3, #15
 800a6e2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800a6e4:	4a19      	ldr	r2, [pc, #100]	; (800a74c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6ec:	613b      	str	r3, [r7, #16]
    break;
 800a6ee:	e002      	b.n	800a6f6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	613b      	str	r3, [r7, #16]
    break;
 800a6f4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a6f6:	4b13      	ldr	r3, [pc, #76]	; (800a744 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	091b      	lsrs	r3, r3, #4
 800a6fc:	f003 030f 	and.w	r3, r3, #15
 800a700:	3301      	adds	r3, #1
 800a702:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a704:	4b0f      	ldr	r3, [pc, #60]	; (800a744 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	0a1b      	lsrs	r3, r3, #8
 800a70a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a70e:	693a      	ldr	r2, [r7, #16]
 800a710:	fb03 f202 	mul.w	r2, r3, r2
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	fbb2 f3f3 	udiv	r3, r2, r3
 800a71a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a71c:	4b09      	ldr	r3, [pc, #36]	; (800a744 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a71e:	68db      	ldr	r3, [r3, #12]
 800a720:	0e5b      	lsrs	r3, r3, #25
 800a722:	f003 0303 	and.w	r3, r3, #3
 800a726:	3301      	adds	r3, #1
 800a728:	005b      	lsls	r3, r3, #1
 800a72a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800a72c:	693a      	ldr	r2, [r7, #16]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	fbb2 f3f3 	udiv	r3, r2, r3
 800a734:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800a736:	683b      	ldr	r3, [r7, #0]
}
 800a738:	4618      	mov	r0, r3
 800a73a:	371c      	adds	r7, #28
 800a73c:	46bd      	mov	sp, r7
 800a73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a742:	4770      	bx	lr
 800a744:	40021000 	.word	0x40021000
 800a748:	00f42400 	.word	0x00f42400
 800a74c:	08016d28 	.word	0x08016d28

0800a750 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b086      	sub	sp, #24
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a758:	2300      	movs	r3, #0
 800a75a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a75c:	2300      	movs	r3, #0
 800a75e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d040      	beq.n	800a7ee <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a770:	2b80      	cmp	r3, #128	; 0x80
 800a772:	d02a      	beq.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a774:	2b80      	cmp	r3, #128	; 0x80
 800a776:	d825      	bhi.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a778:	2b60      	cmp	r3, #96	; 0x60
 800a77a:	d026      	beq.n	800a7ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a77c:	2b60      	cmp	r3, #96	; 0x60
 800a77e:	d821      	bhi.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a780:	2b40      	cmp	r3, #64	; 0x40
 800a782:	d006      	beq.n	800a792 <HAL_RCCEx_PeriphCLKConfig+0x42>
 800a784:	2b40      	cmp	r3, #64	; 0x40
 800a786:	d81d      	bhi.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d009      	beq.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800a78c:	2b20      	cmp	r3, #32
 800a78e:	d010      	beq.n	800a7b2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800a790:	e018      	b.n	800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a792:	4b89      	ldr	r3, [pc, #548]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a794:	68db      	ldr	r3, [r3, #12]
 800a796:	4a88      	ldr	r2, [pc, #544]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a79c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a79e:	e015      	b.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	3304      	adds	r3, #4
 800a7a4:	2100      	movs	r1, #0
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f000 fb3e 	bl	800ae28 <RCCEx_PLLSAI1_Config>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a7b0:	e00c      	b.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	3320      	adds	r3, #32
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 fc29 	bl	800b010 <RCCEx_PLLSAI2_Config>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a7c2:	e003      	b.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	74fb      	strb	r3, [r7, #19]
      break;
 800a7c8:	e000      	b.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800a7ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a7cc:	7cfb      	ldrb	r3, [r7, #19]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d10b      	bne.n	800a7ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a7d2:	4b79      	ldr	r3, [pc, #484]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a7d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a7d8:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7e0:	4975      	ldr	r1, [pc, #468]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800a7e8:	e001      	b.n	800a7ee <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7ea:	7cfb      	ldrb	r3, [r7, #19]
 800a7ec:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d047      	beq.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a802:	d030      	beq.n	800a866 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800a804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a808:	d82a      	bhi.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a80a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a80e:	d02a      	beq.n	800a866 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800a810:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a814:	d824      	bhi.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a816:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a81a:	d008      	beq.n	800a82e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800a81c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a820:	d81e      	bhi.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a822:	2b00      	cmp	r3, #0
 800a824:	d00a      	beq.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0xec>
 800a826:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a82a:	d010      	beq.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800a82c:	e018      	b.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a82e:	4b62      	ldr	r3, [pc, #392]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a830:	68db      	ldr	r3, [r3, #12]
 800a832:	4a61      	ldr	r2, [pc, #388]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a838:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a83a:	e015      	b.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	3304      	adds	r3, #4
 800a840:	2100      	movs	r1, #0
 800a842:	4618      	mov	r0, r3
 800a844:	f000 faf0 	bl	800ae28 <RCCEx_PLLSAI1_Config>
 800a848:	4603      	mov	r3, r0
 800a84a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a84c:	e00c      	b.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	3320      	adds	r3, #32
 800a852:	2100      	movs	r1, #0
 800a854:	4618      	mov	r0, r3
 800a856:	f000 fbdb 	bl	800b010 <RCCEx_PLLSAI2_Config>
 800a85a:	4603      	mov	r3, r0
 800a85c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a85e:	e003      	b.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a860:	2301      	movs	r3, #1
 800a862:	74fb      	strb	r3, [r7, #19]
      break;
 800a864:	e000      	b.n	800a868 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800a866:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a868:	7cfb      	ldrb	r3, [r7, #19]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d10b      	bne.n	800a886 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a86e:	4b52      	ldr	r3, [pc, #328]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a870:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a874:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a87c:	494e      	ldr	r1, [pc, #312]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a87e:	4313      	orrs	r3, r2
 800a880:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800a884:	e001      	b.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a886:	7cfb      	ldrb	r3, [r7, #19]
 800a888:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a892:	2b00      	cmp	r3, #0
 800a894:	f000 809f 	beq.w	800a9d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a898:	2300      	movs	r3, #0
 800a89a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a89c:	4b46      	ldr	r3, [pc, #280]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a89e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d101      	bne.n	800a8ac <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e000      	b.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d00d      	beq.n	800a8ce <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a8b2:	4b41      	ldr	r3, [pc, #260]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8b6:	4a40      	ldr	r2, [pc, #256]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8bc:	6593      	str	r3, [r2, #88]	; 0x58
 800a8be:	4b3e      	ldr	r3, [pc, #248]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8c6:	60bb      	str	r3, [r7, #8]
 800a8c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a8ce:	4b3b      	ldr	r3, [pc, #236]	; (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	4a3a      	ldr	r2, [pc, #232]	; (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a8d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a8da:	f7fa fbe9 	bl	80050b0 <HAL_GetTick>
 800a8de:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a8e0:	e009      	b.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8e2:	f7fa fbe5 	bl	80050b0 <HAL_GetTick>
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	1ad3      	subs	r3, r2, r3
 800a8ec:	2b02      	cmp	r3, #2
 800a8ee:	d902      	bls.n	800a8f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800a8f0:	2303      	movs	r3, #3
 800a8f2:	74fb      	strb	r3, [r7, #19]
        break;
 800a8f4:	e005      	b.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a8f6:	4b31      	ldr	r3, [pc, #196]	; (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d0ef      	beq.n	800a8e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800a902:	7cfb      	ldrb	r3, [r7, #19]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d15b      	bne.n	800a9c0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a908:	4b2b      	ldr	r3, [pc, #172]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a90a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a90e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a912:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d01f      	beq.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a920:	697a      	ldr	r2, [r7, #20]
 800a922:	429a      	cmp	r2, r3
 800a924:	d019      	beq.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a926:	4b24      	ldr	r3, [pc, #144]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a928:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a92c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a930:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a932:	4b21      	ldr	r3, [pc, #132]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a934:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a938:	4a1f      	ldr	r2, [pc, #124]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a93a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a93e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a942:	4b1d      	ldr	r3, [pc, #116]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a944:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a948:	4a1b      	ldr	r2, [pc, #108]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a94a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a94e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a952:	4a19      	ldr	r2, [pc, #100]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	f003 0301 	and.w	r3, r3, #1
 800a960:	2b00      	cmp	r3, #0
 800a962:	d016      	beq.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a964:	f7fa fba4 	bl	80050b0 <HAL_GetTick>
 800a968:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a96a:	e00b      	b.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a96c:	f7fa fba0 	bl	80050b0 <HAL_GetTick>
 800a970:	4602      	mov	r2, r0
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	1ad3      	subs	r3, r2, r3
 800a976:	f241 3288 	movw	r2, #5000	; 0x1388
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d902      	bls.n	800a984 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800a97e:	2303      	movs	r3, #3
 800a980:	74fb      	strb	r3, [r7, #19]
            break;
 800a982:	e006      	b.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a984:	4b0c      	ldr	r3, [pc, #48]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a98a:	f003 0302 	and.w	r3, r3, #2
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d0ec      	beq.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800a992:	7cfb      	ldrb	r3, [r7, #19]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d10c      	bne.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a998:	4b07      	ldr	r3, [pc, #28]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a99a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a99e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a9a8:	4903      	ldr	r1, [pc, #12]	; (800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a9b0:	e008      	b.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a9b2:	7cfb      	ldrb	r3, [r7, #19]
 800a9b4:	74bb      	strb	r3, [r7, #18]
 800a9b6:	e005      	b.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800a9b8:	40021000 	.word	0x40021000
 800a9bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9c0:	7cfb      	ldrb	r3, [r7, #19]
 800a9c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a9c4:	7c7b      	ldrb	r3, [r7, #17]
 800a9c6:	2b01      	cmp	r3, #1
 800a9c8:	d105      	bne.n	800a9d6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a9ca:	4ba0      	ldr	r3, [pc, #640]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9ce:	4a9f      	ldr	r2, [pc, #636]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a9d4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f003 0301 	and.w	r3, r3, #1
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d00a      	beq.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a9e2:	4b9a      	ldr	r3, [pc, #616]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9e8:	f023 0203 	bic.w	r2, r3, #3
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9f0:	4996      	ldr	r1, [pc, #600]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f003 0302 	and.w	r3, r3, #2
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d00a      	beq.n	800aa1a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aa04:	4b91      	ldr	r3, [pc, #580]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa0a:	f023 020c 	bic.w	r2, r3, #12
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa12:	498e      	ldr	r1, [pc, #568]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa14:	4313      	orrs	r3, r2
 800aa16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f003 0304 	and.w	r3, r3, #4
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d00a      	beq.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800aa26:	4b89      	ldr	r3, [pc, #548]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa2c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa34:	4985      	ldr	r1, [pc, #532]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa36:	4313      	orrs	r3, r2
 800aa38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f003 0308 	and.w	r3, r3, #8
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d00a      	beq.n	800aa5e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800aa48:	4b80      	ldr	r3, [pc, #512]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa4e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa56:	497d      	ldr	r1, [pc, #500]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f003 0310 	and.w	r3, r3, #16
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d00a      	beq.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800aa6a:	4b78      	ldr	r3, [pc, #480]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa78:	4974      	ldr	r1, [pc, #464]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f003 0320 	and.w	r3, r3, #32
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d00a      	beq.n	800aaa2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aa8c:	4b6f      	ldr	r3, [pc, #444]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa92:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa9a:	496c      	ldr	r1, [pc, #432]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d00a      	beq.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aaae:	4b67      	ldr	r3, [pc, #412]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aab4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aabc:	4963      	ldr	r1, [pc, #396]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aabe:	4313      	orrs	r3, r2
 800aac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d00a      	beq.n	800aae6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800aad0:	4b5e      	ldr	r3, [pc, #376]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aad6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aade:	495b      	ldr	r1, [pc, #364]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aae0:	4313      	orrs	r3, r2
 800aae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d00a      	beq.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aaf2:	4b56      	ldr	r3, [pc, #344]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aaf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aaf8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab00:	4952      	ldr	r1, [pc, #328]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab02:	4313      	orrs	r3, r2
 800ab04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d00a      	beq.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ab14:	4b4d      	ldr	r3, [pc, #308]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab1a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab22:	494a      	ldr	r1, [pc, #296]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab24:	4313      	orrs	r3, r2
 800ab26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00a      	beq.n	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ab36:	4b45      	ldr	r3, [pc, #276]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab3c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab44:	4941      	ldr	r1, [pc, #260]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab46:	4313      	orrs	r3, r2
 800ab48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d00a      	beq.n	800ab6e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ab58:	4b3c      	ldr	r3, [pc, #240]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ab5e:	f023 0203 	bic.w	r2, r3, #3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab66:	4939      	ldr	r1, [pc, #228]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d028      	beq.n	800abcc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ab7a:	4b34      	ldr	r3, [pc, #208]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab80:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab88:	4930      	ldr	r1, [pc, #192]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab8a:	4313      	orrs	r3, r2
 800ab8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab94:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab98:	d106      	bne.n	800aba8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab9a:	4b2c      	ldr	r3, [pc, #176]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	4a2b      	ldr	r2, [pc, #172]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aba0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aba4:	60d3      	str	r3, [r2, #12]
 800aba6:	e011      	b.n	800abcc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800abac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800abb0:	d10c      	bne.n	800abcc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	3304      	adds	r3, #4
 800abb6:	2101      	movs	r1, #1
 800abb8:	4618      	mov	r0, r3
 800abba:	f000 f935 	bl	800ae28 <RCCEx_PLLSAI1_Config>
 800abbe:	4603      	mov	r3, r0
 800abc0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800abc2:	7cfb      	ldrb	r3, [r7, #19]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d001      	beq.n	800abcc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800abc8:	7cfb      	ldrb	r3, [r7, #19]
 800abca:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d04d      	beq.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abdc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abe0:	d108      	bne.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800abe2:	4b1a      	ldr	r3, [pc, #104]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abe4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800abe8:	4a18      	ldr	r2, [pc, #96]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800abee:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800abf2:	e012      	b.n	800ac1a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800abf4:	4b15      	ldr	r3, [pc, #84]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abf6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800abfa:	4a14      	ldr	r2, [pc, #80]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abfc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ac00:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800ac04:	4b11      	ldr	r3, [pc, #68]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac0a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac12:	490e      	ldr	r1, [pc, #56]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac14:	4313      	orrs	r3, r2
 800ac16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac22:	d106      	bne.n	800ac32 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac24:	4b09      	ldr	r3, [pc, #36]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac26:	68db      	ldr	r3, [r3, #12]
 800ac28:	4a08      	ldr	r2, [pc, #32]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac2e:	60d3      	str	r3, [r2, #12]
 800ac30:	e020      	b.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac36:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac3a:	d109      	bne.n	800ac50 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ac3c:	4b03      	ldr	r3, [pc, #12]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac3e:	68db      	ldr	r3, [r3, #12]
 800ac40:	4a02      	ldr	r2, [pc, #8]	; (800ac4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac46:	60d3      	str	r3, [r2, #12]
 800ac48:	e014      	b.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800ac4a:	bf00      	nop
 800ac4c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac54:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac58:	d10c      	bne.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	3304      	adds	r3, #4
 800ac5e:	2101      	movs	r1, #1
 800ac60:	4618      	mov	r0, r3
 800ac62:	f000 f8e1 	bl	800ae28 <RCCEx_PLLSAI1_Config>
 800ac66:	4603      	mov	r3, r0
 800ac68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ac6a:	7cfb      	ldrb	r3, [r7, #19]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d001      	beq.n	800ac74 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800ac70:	7cfb      	ldrb	r3, [r7, #19]
 800ac72:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d028      	beq.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ac80:	4b68      	ldr	r3, [pc, #416]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac86:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac8e:	4965      	ldr	r1, [pc, #404]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac90:	4313      	orrs	r3, r2
 800ac92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ac9e:	d106      	bne.n	800acae <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aca0:	4b60      	ldr	r3, [pc, #384]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800aca2:	68db      	ldr	r3, [r3, #12]
 800aca4:	4a5f      	ldr	r2, [pc, #380]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800aca6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800acaa:	60d3      	str	r3, [r2, #12]
 800acac:	e011      	b.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800acb2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800acb6:	d10c      	bne.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	3304      	adds	r3, #4
 800acbc:	2101      	movs	r1, #1
 800acbe:	4618      	mov	r0, r3
 800acc0:	f000 f8b2 	bl	800ae28 <RCCEx_PLLSAI1_Config>
 800acc4:	4603      	mov	r3, r0
 800acc6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800acc8:	7cfb      	ldrb	r3, [r7, #19]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d001      	beq.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800acce:	7cfb      	ldrb	r3, [r7, #19]
 800acd0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d01e      	beq.n	800ad1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800acde:	4b51      	ldr	r3, [pc, #324]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ace0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ace4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acee:	494d      	ldr	r1, [pc, #308]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acf0:	4313      	orrs	r3, r2
 800acf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acfc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ad00:	d10c      	bne.n	800ad1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	3304      	adds	r3, #4
 800ad06:	2102      	movs	r1, #2
 800ad08:	4618      	mov	r0, r3
 800ad0a:	f000 f88d 	bl	800ae28 <RCCEx_PLLSAI1_Config>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ad12:	7cfb      	ldrb	r3, [r7, #19]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d001      	beq.n	800ad1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800ad18:	7cfb      	ldrb	r3, [r7, #19]
 800ad1a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d00b      	beq.n	800ad40 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ad28:	4b3e      	ldr	r3, [pc, #248]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ad2e:	f023 0204 	bic.w	r2, r3, #4
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ad38:	493a      	ldr	r1, [pc, #232]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d00b      	beq.n	800ad64 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800ad4c:	4b35      	ldr	r3, [pc, #212]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ad52:	f023 0218 	bic.w	r2, r3, #24
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad5c:	4931      	ldr	r1, [pc, #196]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad5e:	4313      	orrs	r3, r2
 800ad60:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d035      	beq.n	800addc <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ad70:	4b2c      	ldr	r3, [pc, #176]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4a2b      	ldr	r2, [pc, #172]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ad7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad7c:	f7fa f998 	bl	80050b0 <HAL_GetTick>
 800ad80:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ad82:	e009      	b.n	800ad98 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ad84:	f7fa f994 	bl	80050b0 <HAL_GetTick>
 800ad88:	4602      	mov	r2, r0
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	1ad3      	subs	r3, r2, r3
 800ad8e:	2b02      	cmp	r3, #2
 800ad90:	d902      	bls.n	800ad98 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800ad92:	2303      	movs	r3, #3
 800ad94:	74fb      	strb	r3, [r7, #19]
        break;
 800ad96:	e005      	b.n	800ada4 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ad98:	4b22      	ldr	r3, [pc, #136]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d1ef      	bne.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800ada4:	7cfb      	ldrb	r3, [r7, #19]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d113      	bne.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800adaa:	4b1e      	ldr	r3, [pc, #120]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800adac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800adb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800adba:	491a      	ldr	r1, [pc, #104]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800adbc:	4313      	orrs	r3, r2
 800adbe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	3320      	adds	r3, #32
 800adc6:	2102      	movs	r1, #2
 800adc8:	4618      	mov	r0, r3
 800adca:	f000 f921 	bl	800b010 <RCCEx_PLLSAI2_Config>
 800adce:	4603      	mov	r3, r0
 800add0:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800add2:	7cfb      	ldrb	r3, [r7, #19]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d001      	beq.n	800addc <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 800add8:	7cfb      	ldrb	r3, [r7, #19]
 800adda:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d017      	beq.n	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ade8:	4b0e      	ldr	r3, [pc, #56]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800adea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800adee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adf8:	490a      	ldr	r1, [pc, #40]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800adfa:	4313      	orrs	r3, r2
 800adfc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ae0a:	d105      	bne.n	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ae0c:	4b05      	ldr	r3, [pc, #20]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ae0e:	68db      	ldr	r3, [r3, #12]
 800ae10:	4a04      	ldr	r2, [pc, #16]	; (800ae24 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ae12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ae16:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800ae18:	7cbb      	ldrb	r3, [r7, #18]
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3718      	adds	r7, #24
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}
 800ae22:	bf00      	nop
 800ae24:	40021000 	.word	0x40021000

0800ae28 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ae32:	2300      	movs	r3, #0
 800ae34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ae36:	4b72      	ldr	r3, [pc, #456]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	f003 0303 	and.w	r3, r3, #3
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d00e      	beq.n	800ae60 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800ae42:	4b6f      	ldr	r3, [pc, #444]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae44:	68db      	ldr	r3, [r3, #12]
 800ae46:	f003 0203 	and.w	r2, r3, #3
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	429a      	cmp	r2, r3
 800ae50:	d103      	bne.n	800ae5a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
       ||
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d142      	bne.n	800aee0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	73fb      	strb	r3, [r7, #15]
 800ae5e:	e03f      	b.n	800aee0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b03      	cmp	r3, #3
 800ae66:	d018      	beq.n	800ae9a <RCCEx_PLLSAI1_Config+0x72>
 800ae68:	2b03      	cmp	r3, #3
 800ae6a:	d825      	bhi.n	800aeb8 <RCCEx_PLLSAI1_Config+0x90>
 800ae6c:	2b01      	cmp	r3, #1
 800ae6e:	d002      	beq.n	800ae76 <RCCEx_PLLSAI1_Config+0x4e>
 800ae70:	2b02      	cmp	r3, #2
 800ae72:	d009      	beq.n	800ae88 <RCCEx_PLLSAI1_Config+0x60>
 800ae74:	e020      	b.n	800aeb8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ae76:	4b62      	ldr	r3, [pc, #392]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	f003 0302 	and.w	r3, r3, #2
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d11d      	bne.n	800aebe <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800ae82:	2301      	movs	r3, #1
 800ae84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ae86:	e01a      	b.n	800aebe <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ae88:	4b5d      	ldr	r3, [pc, #372]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d116      	bne.n	800aec2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800ae94:	2301      	movs	r3, #1
 800ae96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ae98:	e013      	b.n	800aec2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ae9a:	4b59      	ldr	r3, [pc, #356]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d10f      	bne.n	800aec6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800aea6:	4b56      	ldr	r3, [pc, #344]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d109      	bne.n	800aec6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aeb6:	e006      	b.n	800aec6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	73fb      	strb	r3, [r7, #15]
      break;
 800aebc:	e004      	b.n	800aec8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800aebe:	bf00      	nop
 800aec0:	e002      	b.n	800aec8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800aec2:	bf00      	nop
 800aec4:	e000      	b.n	800aec8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800aec6:	bf00      	nop
    }

    if(status == HAL_OK)
 800aec8:	7bfb      	ldrb	r3, [r7, #15]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d108      	bne.n	800aee0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800aece:	4b4c      	ldr	r3, [pc, #304]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aed0:	68db      	ldr	r3, [r3, #12]
 800aed2:	f023 0203 	bic.w	r2, r3, #3
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4949      	ldr	r1, [pc, #292]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aedc:	4313      	orrs	r3, r2
 800aede:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800aee0:	7bfb      	ldrb	r3, [r7, #15]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	f040 8086 	bne.w	800aff4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800aee8:	4b45      	ldr	r3, [pc, #276]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a44      	ldr	r2, [pc, #272]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aeee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800aef2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aef4:	f7fa f8dc 	bl	80050b0 <HAL_GetTick>
 800aef8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aefa:	e009      	b.n	800af10 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aefc:	f7fa f8d8 	bl	80050b0 <HAL_GetTick>
 800af00:	4602      	mov	r2, r0
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	1ad3      	subs	r3, r2, r3
 800af06:	2b02      	cmp	r3, #2
 800af08:	d902      	bls.n	800af10 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800af0a:	2303      	movs	r3, #3
 800af0c:	73fb      	strb	r3, [r7, #15]
        break;
 800af0e:	e005      	b.n	800af1c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800af10:	4b3b      	ldr	r3, [pc, #236]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d1ef      	bne.n	800aefc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800af1c:	7bfb      	ldrb	r3, [r7, #15]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d168      	bne.n	800aff4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d113      	bne.n	800af50 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af28:	4b35      	ldr	r3, [pc, #212]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af2a:	691a      	ldr	r2, [r3, #16]
 800af2c:	4b35      	ldr	r3, [pc, #212]	; (800b004 <RCCEx_PLLSAI1_Config+0x1dc>)
 800af2e:	4013      	ands	r3, r2
 800af30:	687a      	ldr	r2, [r7, #4]
 800af32:	6892      	ldr	r2, [r2, #8]
 800af34:	0211      	lsls	r1, r2, #8
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	68d2      	ldr	r2, [r2, #12]
 800af3a:	06d2      	lsls	r2, r2, #27
 800af3c:	4311      	orrs	r1, r2
 800af3e:	687a      	ldr	r2, [r7, #4]
 800af40:	6852      	ldr	r2, [r2, #4]
 800af42:	3a01      	subs	r2, #1
 800af44:	0112      	lsls	r2, r2, #4
 800af46:	430a      	orrs	r2, r1
 800af48:	492d      	ldr	r1, [pc, #180]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af4a:	4313      	orrs	r3, r2
 800af4c:	610b      	str	r3, [r1, #16]
 800af4e:	e02d      	b.n	800afac <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	2b01      	cmp	r3, #1
 800af54:	d115      	bne.n	800af82 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af56:	4b2a      	ldr	r3, [pc, #168]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af58:	691a      	ldr	r2, [r3, #16]
 800af5a:	4b2b      	ldr	r3, [pc, #172]	; (800b008 <RCCEx_PLLSAI1_Config+0x1e0>)
 800af5c:	4013      	ands	r3, r2
 800af5e:	687a      	ldr	r2, [r7, #4]
 800af60:	6892      	ldr	r2, [r2, #8]
 800af62:	0211      	lsls	r1, r2, #8
 800af64:	687a      	ldr	r2, [r7, #4]
 800af66:	6912      	ldr	r2, [r2, #16]
 800af68:	0852      	lsrs	r2, r2, #1
 800af6a:	3a01      	subs	r2, #1
 800af6c:	0552      	lsls	r2, r2, #21
 800af6e:	4311      	orrs	r1, r2
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	6852      	ldr	r2, [r2, #4]
 800af74:	3a01      	subs	r2, #1
 800af76:	0112      	lsls	r2, r2, #4
 800af78:	430a      	orrs	r2, r1
 800af7a:	4921      	ldr	r1, [pc, #132]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af7c:	4313      	orrs	r3, r2
 800af7e:	610b      	str	r3, [r1, #16]
 800af80:	e014      	b.n	800afac <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af82:	4b1f      	ldr	r3, [pc, #124]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af84:	691a      	ldr	r2, [r3, #16]
 800af86:	4b21      	ldr	r3, [pc, #132]	; (800b00c <RCCEx_PLLSAI1_Config+0x1e4>)
 800af88:	4013      	ands	r3, r2
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	6892      	ldr	r2, [r2, #8]
 800af8e:	0211      	lsls	r1, r2, #8
 800af90:	687a      	ldr	r2, [r7, #4]
 800af92:	6952      	ldr	r2, [r2, #20]
 800af94:	0852      	lsrs	r2, r2, #1
 800af96:	3a01      	subs	r2, #1
 800af98:	0652      	lsls	r2, r2, #25
 800af9a:	4311      	orrs	r1, r2
 800af9c:	687a      	ldr	r2, [r7, #4]
 800af9e:	6852      	ldr	r2, [r2, #4]
 800afa0:	3a01      	subs	r2, #1
 800afa2:	0112      	lsls	r2, r2, #4
 800afa4:	430a      	orrs	r2, r1
 800afa6:	4916      	ldr	r1, [pc, #88]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800afa8:	4313      	orrs	r3, r2
 800afaa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800afac:	4b14      	ldr	r3, [pc, #80]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	4a13      	ldr	r2, [pc, #76]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800afb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800afb6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800afb8:	f7fa f87a 	bl	80050b0 <HAL_GetTick>
 800afbc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800afbe:	e009      	b.n	800afd4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800afc0:	f7fa f876 	bl	80050b0 <HAL_GetTick>
 800afc4:	4602      	mov	r2, r0
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	1ad3      	subs	r3, r2, r3
 800afca:	2b02      	cmp	r3, #2
 800afcc:	d902      	bls.n	800afd4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800afce:	2303      	movs	r3, #3
 800afd0:	73fb      	strb	r3, [r7, #15]
          break;
 800afd2:	e005      	b.n	800afe0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800afd4:	4b0a      	ldr	r3, [pc, #40]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d0ef      	beq.n	800afc0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800afe0:	7bfb      	ldrb	r3, [r7, #15]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d106      	bne.n	800aff4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800afe6:	4b06      	ldr	r3, [pc, #24]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800afe8:	691a      	ldr	r2, [r3, #16]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	699b      	ldr	r3, [r3, #24]
 800afee:	4904      	ldr	r1, [pc, #16]	; (800b000 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aff0:	4313      	orrs	r3, r2
 800aff2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800aff4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3710      	adds	r7, #16
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}
 800affe:	bf00      	nop
 800b000:	40021000 	.word	0x40021000
 800b004:	07ff800f 	.word	0x07ff800f
 800b008:	ff9f800f 	.word	0xff9f800f
 800b00c:	f9ff800f 	.word	0xf9ff800f

0800b010 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
 800b018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b01a:	2300      	movs	r3, #0
 800b01c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b01e:	4b72      	ldr	r3, [pc, #456]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b020:	68db      	ldr	r3, [r3, #12]
 800b022:	f003 0303 	and.w	r3, r3, #3
 800b026:	2b00      	cmp	r3, #0
 800b028:	d00e      	beq.n	800b048 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b02a:	4b6f      	ldr	r3, [pc, #444]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b02c:	68db      	ldr	r3, [r3, #12]
 800b02e:	f003 0203 	and.w	r2, r3, #3
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	429a      	cmp	r2, r3
 800b038:	d103      	bne.n	800b042 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
       ||
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d142      	bne.n	800b0c8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800b042:	2301      	movs	r3, #1
 800b044:	73fb      	strb	r3, [r7, #15]
 800b046:	e03f      	b.n	800b0c8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2b03      	cmp	r3, #3
 800b04e:	d018      	beq.n	800b082 <RCCEx_PLLSAI2_Config+0x72>
 800b050:	2b03      	cmp	r3, #3
 800b052:	d825      	bhi.n	800b0a0 <RCCEx_PLLSAI2_Config+0x90>
 800b054:	2b01      	cmp	r3, #1
 800b056:	d002      	beq.n	800b05e <RCCEx_PLLSAI2_Config+0x4e>
 800b058:	2b02      	cmp	r3, #2
 800b05a:	d009      	beq.n	800b070 <RCCEx_PLLSAI2_Config+0x60>
 800b05c:	e020      	b.n	800b0a0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b05e:	4b62      	ldr	r3, [pc, #392]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f003 0302 	and.w	r3, r3, #2
 800b066:	2b00      	cmp	r3, #0
 800b068:	d11d      	bne.n	800b0a6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800b06a:	2301      	movs	r3, #1
 800b06c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b06e:	e01a      	b.n	800b0a6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b070:	4b5d      	ldr	r3, [pc, #372]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d116      	bne.n	800b0aa <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800b07c:	2301      	movs	r3, #1
 800b07e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b080:	e013      	b.n	800b0aa <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b082:	4b59      	ldr	r3, [pc, #356]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d10f      	bne.n	800b0ae <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b08e:	4b56      	ldr	r3, [pc, #344]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b096:	2b00      	cmp	r3, #0
 800b098:	d109      	bne.n	800b0ae <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800b09a:	2301      	movs	r3, #1
 800b09c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b09e:	e006      	b.n	800b0ae <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	73fb      	strb	r3, [r7, #15]
      break;
 800b0a4:	e004      	b.n	800b0b0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b0a6:	bf00      	nop
 800b0a8:	e002      	b.n	800b0b0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b0aa:	bf00      	nop
 800b0ac:	e000      	b.n	800b0b0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b0ae:	bf00      	nop
    }

    if(status == HAL_OK)
 800b0b0:	7bfb      	ldrb	r3, [r7, #15]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d108      	bne.n	800b0c8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800b0b6:	4b4c      	ldr	r3, [pc, #304]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0b8:	68db      	ldr	r3, [r3, #12]
 800b0ba:	f023 0203 	bic.w	r2, r3, #3
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	4949      	ldr	r1, [pc, #292]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0c4:	4313      	orrs	r3, r2
 800b0c6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800b0c8:	7bfb      	ldrb	r3, [r7, #15]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f040 8086 	bne.w	800b1dc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b0d0:	4b45      	ldr	r3, [pc, #276]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	4a44      	ldr	r2, [pc, #272]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b0da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0dc:	f7f9 ffe8 	bl	80050b0 <HAL_GetTick>
 800b0e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b0e2:	e009      	b.n	800b0f8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b0e4:	f7f9 ffe4 	bl	80050b0 <HAL_GetTick>
 800b0e8:	4602      	mov	r2, r0
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	1ad3      	subs	r3, r2, r3
 800b0ee:	2b02      	cmp	r3, #2
 800b0f0:	d902      	bls.n	800b0f8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800b0f2:	2303      	movs	r3, #3
 800b0f4:	73fb      	strb	r3, [r7, #15]
        break;
 800b0f6:	e005      	b.n	800b104 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b0f8:	4b3b      	ldr	r3, [pc, #236]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b100:	2b00      	cmp	r3, #0
 800b102:	d1ef      	bne.n	800b0e4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800b104:	7bfb      	ldrb	r3, [r7, #15]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d168      	bne.n	800b1dc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d113      	bne.n	800b138 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b110:	4b35      	ldr	r3, [pc, #212]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b112:	695a      	ldr	r2, [r3, #20]
 800b114:	4b35      	ldr	r3, [pc, #212]	; (800b1ec <RCCEx_PLLSAI2_Config+0x1dc>)
 800b116:	4013      	ands	r3, r2
 800b118:	687a      	ldr	r2, [r7, #4]
 800b11a:	6892      	ldr	r2, [r2, #8]
 800b11c:	0211      	lsls	r1, r2, #8
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	68d2      	ldr	r2, [r2, #12]
 800b122:	06d2      	lsls	r2, r2, #27
 800b124:	4311      	orrs	r1, r2
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	6852      	ldr	r2, [r2, #4]
 800b12a:	3a01      	subs	r2, #1
 800b12c:	0112      	lsls	r2, r2, #4
 800b12e:	430a      	orrs	r2, r1
 800b130:	492d      	ldr	r1, [pc, #180]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b132:	4313      	orrs	r3, r2
 800b134:	614b      	str	r3, [r1, #20]
 800b136:	e02d      	b.n	800b194 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	2b01      	cmp	r3, #1
 800b13c:	d115      	bne.n	800b16a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b13e:	4b2a      	ldr	r3, [pc, #168]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b140:	695a      	ldr	r2, [r3, #20]
 800b142:	4b2b      	ldr	r3, [pc, #172]	; (800b1f0 <RCCEx_PLLSAI2_Config+0x1e0>)
 800b144:	4013      	ands	r3, r2
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	6892      	ldr	r2, [r2, #8]
 800b14a:	0211      	lsls	r1, r2, #8
 800b14c:	687a      	ldr	r2, [r7, #4]
 800b14e:	6912      	ldr	r2, [r2, #16]
 800b150:	0852      	lsrs	r2, r2, #1
 800b152:	3a01      	subs	r2, #1
 800b154:	0552      	lsls	r2, r2, #21
 800b156:	4311      	orrs	r1, r2
 800b158:	687a      	ldr	r2, [r7, #4]
 800b15a:	6852      	ldr	r2, [r2, #4]
 800b15c:	3a01      	subs	r2, #1
 800b15e:	0112      	lsls	r2, r2, #4
 800b160:	430a      	orrs	r2, r1
 800b162:	4921      	ldr	r1, [pc, #132]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b164:	4313      	orrs	r3, r2
 800b166:	614b      	str	r3, [r1, #20]
 800b168:	e014      	b.n	800b194 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b16a:	4b1f      	ldr	r3, [pc, #124]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b16c:	695a      	ldr	r2, [r3, #20]
 800b16e:	4b21      	ldr	r3, [pc, #132]	; (800b1f4 <RCCEx_PLLSAI2_Config+0x1e4>)
 800b170:	4013      	ands	r3, r2
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	6892      	ldr	r2, [r2, #8]
 800b176:	0211      	lsls	r1, r2, #8
 800b178:	687a      	ldr	r2, [r7, #4]
 800b17a:	6952      	ldr	r2, [r2, #20]
 800b17c:	0852      	lsrs	r2, r2, #1
 800b17e:	3a01      	subs	r2, #1
 800b180:	0652      	lsls	r2, r2, #25
 800b182:	4311      	orrs	r1, r2
 800b184:	687a      	ldr	r2, [r7, #4]
 800b186:	6852      	ldr	r2, [r2, #4]
 800b188:	3a01      	subs	r2, #1
 800b18a:	0112      	lsls	r2, r2, #4
 800b18c:	430a      	orrs	r2, r1
 800b18e:	4916      	ldr	r1, [pc, #88]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b190:	4313      	orrs	r3, r2
 800b192:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b194:	4b14      	ldr	r3, [pc, #80]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4a13      	ldr	r2, [pc, #76]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b19a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b19e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1a0:	f7f9 ff86 	bl	80050b0 <HAL_GetTick>
 800b1a4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b1a6:	e009      	b.n	800b1bc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b1a8:	f7f9 ff82 	bl	80050b0 <HAL_GetTick>
 800b1ac:	4602      	mov	r2, r0
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	1ad3      	subs	r3, r2, r3
 800b1b2:	2b02      	cmp	r3, #2
 800b1b4:	d902      	bls.n	800b1bc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800b1b6:	2303      	movs	r3, #3
 800b1b8:	73fb      	strb	r3, [r7, #15]
          break;
 800b1ba:	e005      	b.n	800b1c8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b1bc:	4b0a      	ldr	r3, [pc, #40]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d0ef      	beq.n	800b1a8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800b1c8:	7bfb      	ldrb	r3, [r7, #15]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d106      	bne.n	800b1dc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b1ce:	4b06      	ldr	r3, [pc, #24]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b1d0:	695a      	ldr	r2, [r3, #20]
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	699b      	ldr	r3, [r3, #24]
 800b1d6:	4904      	ldr	r1, [pc, #16]	; (800b1e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b1d8:	4313      	orrs	r3, r2
 800b1da:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b1dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3710      	adds	r7, #16
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}
 800b1e6:	bf00      	nop
 800b1e8:	40021000 	.word	0x40021000
 800b1ec:	07ff800f 	.word	0x07ff800f
 800b1f0:	ff9f800f 	.word	0xff9f800f
 800b1f4:	f9ff800f 	.word	0xf9ff800f

0800b1f8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d07f      	beq.n	800b30a <HAL_RTC_Init+0x112>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b210:	b2db      	uxtb	r3, r3
 800b212:	2b00      	cmp	r3, #0
 800b214:	d106      	bne.n	800b224 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f7f9 fc70 	bl	8004b04 <HAL_RTC_MspInit>
    }
#endif /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800b22a:	605a      	str	r2, [r3, #4]
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2202      	movs	r2, #2
 800b230:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	22ca      	movs	r2, #202	; 0xca
 800b23a:	625a      	str	r2, [r3, #36]	; 0x24
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	2253      	movs	r2, #83	; 0x53
 800b242:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f000 fa65 	bl	800b714 <RTC_EnterInitMode>
 800b24a:	4603      	mov	r3, r0
 800b24c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b24e:	7bfb      	ldrb	r3, [r7, #15]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d15a      	bne.n	800b30a <HAL_RTC_Init+0x112>
    {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	699b      	ldr	r3, [r3, #24]
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	6812      	ldr	r2, [r2, #0]
 800b25e:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800b262:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b266:	6193      	str	r3, [r2, #24]
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	6999      	ldr	r1, [r3, #24]
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	689a      	ldr	r2, [r3, #8]
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	695b      	ldr	r3, [r3, #20]
 800b276:	431a      	orrs	r2, r3
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	69db      	ldr	r3, [r3, #28]
 800b27c:	431a      	orrs	r2, r3
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	430a      	orrs	r2, r1
 800b284:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	687a      	ldr	r2, [r7, #4]
 800b28c:	6912      	ldr	r2, [r2, #16]
 800b28e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	6919      	ldr	r1, [r3, #16]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	041a      	lsls	r2, r3, #16
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	430a      	orrs	r2, r1
 800b2a2:	611a      	str	r2, [r3, #16]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800b2a4:	4b1b      	ldr	r3, [pc, #108]	; (800b314 <HAL_RTC_Init+0x11c>)
 800b2a6:	68db      	ldr	r3, [r3, #12]
 800b2a8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2b4:	430b      	orrs	r3, r1
 800b2b6:	4917      	ldr	r1, [pc, #92]	; (800b314 <HAL_RTC_Init+0x11c>)
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	60cb      	str	r3, [r1, #12]
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 fa5f 	bl	800b780 <RTC_ExitInitMode>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800b2c6:	7bfb      	ldrb	r3, [r7, #15]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d11e      	bne.n	800b30a <HAL_RTC_Init+0x112>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	699a      	ldr	r2, [r3, #24]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800b2da:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	6999      	ldr	r1, [r3, #24]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6a1b      	ldr	r3, [r3, #32]
 800b2ea:	431a      	orrs	r2, r3
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	699b      	ldr	r3, [r3, #24]
 800b2f0:	431a      	orrs	r2, r3
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	430a      	orrs	r2, r1
 800b2f8:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	22ff      	movs	r2, #255	; 0xff
 800b300:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2201      	movs	r2, #1
 800b306:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      }
    }
  }

  return status;
 800b30a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b30c:	4618      	mov	r0, r3
 800b30e:	3710      	adds	r7, #16
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}
 800b314:	40002800 	.word	0x40002800

0800b318 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b318:	b590      	push	{r4, r7, lr}
 800b31a:	b087      	sub	sp, #28
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	60f8      	str	r0, [r7, #12]
 800b320:	60b9      	str	r1, [r7, #8]
 800b322:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d101      	bne.n	800b332 <HAL_RTC_SetTime+0x1a>
 800b32e:	2302      	movs	r3, #2
 800b330:	e08b      	b.n	800b44a <HAL_RTC_SetTime+0x132>
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2201      	movs	r2, #1
 800b336:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2202      	movs	r2, #2
 800b33e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	22ca      	movs	r2, #202	; 0xca
 800b348:	625a      	str	r2, [r3, #36]	; 0x24
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	2253      	movs	r2, #83	; 0x53
 800b350:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b352:	68f8      	ldr	r0, [r7, #12]
 800b354:	f000 f9de 	bl	800b714 <RTC_EnterInitMode>
 800b358:	4603      	mov	r3, r0
 800b35a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b35c:	7cfb      	ldrb	r3, [r7, #19]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d15e      	bne.n	800b420 <HAL_RTC_SetTime+0x108>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800b362:	4b3c      	ldr	r3, [pc, #240]	; (800b454 <HAL_RTC_SetTime+0x13c>)
 800b364:	68db      	ldr	r3, [r3, #12]
 800b366:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b36a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b36e:	d057      	beq.n	800b420 <HAL_RTC_SetTime+0x108>
    {
      if (Format == RTC_FORMAT_BIN)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d125      	bne.n	800b3c2 <HAL_RTC_SetTime+0xaa>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800b376:	4b37      	ldr	r3, [pc, #220]	; (800b454 <HAL_RTC_SetTime+0x13c>)
 800b378:	699b      	ldr	r3, [r3, #24]
 800b37a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d102      	bne.n	800b388 <HAL_RTC_SetTime+0x70>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	2200      	movs	r2, #0
 800b386:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	781b      	ldrb	r3, [r3, #0]
 800b38c:	4618      	mov	r0, r3
 800b38e:	f000 fa35 	bl	800b7fc <RTC_ByteToBcd2>
 800b392:	4603      	mov	r3, r0
 800b394:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	785b      	ldrb	r3, [r3, #1]
 800b39a:	4618      	mov	r0, r3
 800b39c:	f000 fa2e 	bl	800b7fc <RTC_ByteToBcd2>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b3a4:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	789b      	ldrb	r3, [r3, #2]
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	f000 fa26 	bl	800b7fc <RTC_ByteToBcd2>
 800b3b0:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b3b2:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	78db      	ldrb	r3, [r3, #3]
 800b3ba:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	617b      	str	r3, [r7, #20]
 800b3c0:	e017      	b.n	800b3f2 <HAL_RTC_SetTime+0xda>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800b3c2:	4b24      	ldr	r3, [pc, #144]	; (800b454 <HAL_RTC_SetTime+0x13c>)
 800b3c4:	699b      	ldr	r3, [r3, #24]
 800b3c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d102      	bne.n	800b3d4 <HAL_RTC_SetTime+0xbc>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	781b      	ldrb	r3, [r3, #0]
 800b3d8:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b3da:	68bb      	ldr	r3, [r7, #8]
 800b3dc:	785b      	ldrb	r3, [r3, #1]
 800b3de:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b3e0:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b3e2:	68ba      	ldr	r2, [r7, #8]
 800b3e4:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b3e6:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	78db      	ldrb	r3, [r3, #3]
 800b3ec:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b3ee:	4313      	orrs	r3, r2
 800b3f0:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800b3f2:	4a18      	ldr	r2, [pc, #96]	; (800b454 <HAL_RTC_SetTime+0x13c>)
 800b3f4:	697b      	ldr	r3, [r7, #20]
 800b3f6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b3fa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b3fe:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 800b400:	4b14      	ldr	r3, [pc, #80]	; (800b454 <HAL_RTC_SetTime+0x13c>)
 800b402:	699b      	ldr	r3, [r3, #24]
 800b404:	4a13      	ldr	r2, [pc, #76]	; (800b454 <HAL_RTC_SetTime+0x13c>)
 800b406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b40a:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800b40c:	4b11      	ldr	r3, [pc, #68]	; (800b454 <HAL_RTC_SetTime+0x13c>)
 800b40e:	699a      	ldr	r2, [r3, #24]
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	68d9      	ldr	r1, [r3, #12]
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	691b      	ldr	r3, [r3, #16]
 800b418:	430b      	orrs	r3, r1
 800b41a:	490e      	ldr	r1, [pc, #56]	; (800b454 <HAL_RTC_SetTime+0x13c>)
 800b41c:	4313      	orrs	r3, r2
 800b41e:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 800b420:	68f8      	ldr	r0, [r7, #12]
 800b422:	f000 f9ad 	bl	800b780 <RTC_ExitInitMode>
 800b426:	4603      	mov	r3, r0
 800b428:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	22ff      	movs	r2, #255	; 0xff
 800b430:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b432:	7cfb      	ldrb	r3, [r7, #19]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d103      	bne.n	800b440 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2201      	movs	r2, #1
 800b43c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	2200      	movs	r2, #0
 800b444:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b448:	7cfb      	ldrb	r3, [r7, #19]
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	371c      	adds	r7, #28
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd90      	pop	{r4, r7, pc}
 800b452:	bf00      	nop
 800b454:	40002800 	.word	0x40002800

0800b458 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b086      	sub	sp, #24
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	60f8      	str	r0, [r7, #12]
 800b460:	60b9      	str	r1, [r7, #8]
 800b462:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 800b464:	4b2c      	ldr	r3, [pc, #176]	; (800b518 <HAL_RTC_GetTime+0xc0>)
 800b466:	689a      	ldr	r2, [r3, #8]
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800b46c:	4b2a      	ldr	r3, [pc, #168]	; (800b518 <HAL_RTC_GetTime+0xc0>)
 800b46e:	68db      	ldr	r3, [r3, #12]
 800b470:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b474:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b478:	d049      	beq.n	800b50e <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 800b47a:	4b27      	ldr	r3, [pc, #156]	; (800b518 <HAL_RTC_GetTime+0xc0>)
 800b47c:	691b      	ldr	r3, [r3, #16]
 800b47e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 800b486:	4b24      	ldr	r3, [pc, #144]	; (800b518 <HAL_RTC_GetTime+0xc0>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b48e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b492:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	0c1b      	lsrs	r3, r3, #16
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b49e:	b2da      	uxtb	r2, r3
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b4a4:	697b      	ldr	r3, [r7, #20]
 800b4a6:	0a1b      	lsrs	r3, r3, #8
 800b4a8:	b2db      	uxtb	r3, r3
 800b4aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b4ae:	b2da      	uxtb	r2, r3
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800b4b4:	697b      	ldr	r3, [r7, #20]
 800b4b6:	b2db      	uxtb	r3, r3
 800b4b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b4bc:	b2da      	uxtb	r2, r3
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	0d9b      	lsrs	r3, r3, #22
 800b4c6:	b2db      	uxtb	r3, r3
 800b4c8:	f003 0301 	and.w	r3, r3, #1
 800b4cc:	b2da      	uxtb	r2, r3
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d11a      	bne.n	800b50e <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	781b      	ldrb	r3, [r3, #0]
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f000 f9ad 	bl	800b83c <RTC_Bcd2ToByte>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	785b      	ldrb	r3, [r3, #1]
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	f000 f9a4 	bl	800b83c <RTC_Bcd2ToByte>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	789b      	ldrb	r3, [r3, #2]
 800b500:	4618      	mov	r0, r3
 800b502:	f000 f99b 	bl	800b83c <RTC_Bcd2ToByte>
 800b506:	4603      	mov	r3, r0
 800b508:	461a      	mov	r2, r3
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 800b50e:	2300      	movs	r3, #0
}
 800b510:	4618      	mov	r0, r3
 800b512:	3718      	adds	r7, #24
 800b514:	46bd      	mov	sp, r7
 800b516:	bd80      	pop	{r7, pc}
 800b518:	40002800 	.word	0x40002800

0800b51c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b51c:	b590      	push	{r4, r7, lr}
 800b51e:	b087      	sub	sp, #28
 800b520:	af00      	add	r7, sp, #0
 800b522:	60f8      	str	r0, [r7, #12]
 800b524:	60b9      	str	r1, [r7, #8]
 800b526:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b52e:	2b01      	cmp	r3, #1
 800b530:	d101      	bne.n	800b536 <HAL_RTC_SetDate+0x1a>
 800b532:	2302      	movs	r3, #2
 800b534:	e074      	b.n	800b620 <HAL_RTC_SetDate+0x104>
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	2201      	movs	r2, #1
 800b53a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	2202      	movs	r2, #2
 800b542:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d10e      	bne.n	800b56a <HAL_RTC_SetDate+0x4e>
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	785b      	ldrb	r3, [r3, #1]
 800b550:	f003 0310 	and.w	r3, r3, #16
 800b554:	2b00      	cmp	r3, #0
 800b556:	d008      	beq.n	800b56a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	785b      	ldrb	r3, [r3, #1]
 800b55c:	f023 0310 	bic.w	r3, r3, #16
 800b560:	b2db      	uxtb	r3, r3
 800b562:	330a      	adds	r3, #10
 800b564:	b2da      	uxtb	r2, r3
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d11c      	bne.n	800b5aa <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	78db      	ldrb	r3, [r3, #3]
 800b574:	4618      	mov	r0, r3
 800b576:	f000 f941 	bl	800b7fc <RTC_ByteToBcd2>
 800b57a:	4603      	mov	r3, r0
 800b57c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	785b      	ldrb	r3, [r3, #1]
 800b582:	4618      	mov	r0, r3
 800b584:	f000 f93a 	bl	800b7fc <RTC_ByteToBcd2>
 800b588:	4603      	mov	r3, r0
 800b58a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b58c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	789b      	ldrb	r3, [r3, #2]
 800b592:	4618      	mov	r0, r3
 800b594:	f000 f932 	bl	800b7fc <RTC_ByteToBcd2>
 800b598:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b59a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	781b      	ldrb	r3, [r3, #0]
 800b5a2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b5a4:	4313      	orrs	r3, r2
 800b5a6:	617b      	str	r3, [r7, #20]
 800b5a8:	e00e      	b.n	800b5c8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	78db      	ldrb	r3, [r3, #3]
 800b5ae:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	785b      	ldrb	r3, [r3, #1]
 800b5b4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b5b6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800b5b8:	68ba      	ldr	r2, [r7, #8]
 800b5ba:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b5bc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	22ca      	movs	r2, #202	; 0xca
 800b5ce:	625a      	str	r2, [r3, #36]	; 0x24
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	2253      	movs	r2, #83	; 0x53
 800b5d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b5d8:	68f8      	ldr	r0, [r7, #12]
 800b5da:	f000 f89b 	bl	800b714 <RTC_EnterInitMode>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b5e2:	7cfb      	ldrb	r3, [r7, #19]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d10b      	bne.n	800b600 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800b5e8:	4a0f      	ldr	r2, [pc, #60]	; (800b628 <HAL_RTC_SetDate+0x10c>)
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b5f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b5f4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f000 f8c2 	bl	800b780 <RTC_ExitInitMode>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	22ff      	movs	r2, #255	; 0xff
 800b606:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b608:	7cfb      	ldrb	r3, [r7, #19]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d103      	bne.n	800b616 <HAL_RTC_SetDate+0xfa>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	2201      	movs	r2, #1
 800b612:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	2200      	movs	r2, #0
 800b61a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b61e:	7cfb      	ldrb	r3, [r7, #19]
}
 800b620:	4618      	mov	r0, r3
 800b622:	371c      	adds	r7, #28
 800b624:	46bd      	mov	sp, r7
 800b626:	bd90      	pop	{r4, r7, pc}
 800b628:	40002800 	.word	0x40002800

0800b62c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b086      	sub	sp, #24
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 800b638:	4b22      	ldr	r3, [pc, #136]	; (800b6c4 <HAL_RTC_GetDate+0x98>)
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b640:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b644:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800b646:	697b      	ldr	r3, [r7, #20]
 800b648:	0c1b      	lsrs	r3, r3, #16
 800b64a:	b2da      	uxtb	r2, r3
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	0a1b      	lsrs	r3, r3, #8
 800b654:	b2db      	uxtb	r3, r3
 800b656:	f003 031f 	and.w	r3, r3, #31
 800b65a:	b2da      	uxtb	r2, r3
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800b660:	697b      	ldr	r3, [r7, #20]
 800b662:	b2db      	uxtb	r3, r3
 800b664:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b668:	b2da      	uxtb	r2, r3
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	0b5b      	lsrs	r3, r3, #13
 800b672:	b2db      	uxtb	r3, r3
 800b674:	f003 0307 	and.w	r3, r3, #7
 800b678:	b2da      	uxtb	r2, r3
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d11a      	bne.n	800b6ba <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	78db      	ldrb	r3, [r3, #3]
 800b688:	4618      	mov	r0, r3
 800b68a:	f000 f8d7 	bl	800b83c <RTC_Bcd2ToByte>
 800b68e:	4603      	mov	r3, r0
 800b690:	461a      	mov	r2, r3
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	785b      	ldrb	r3, [r3, #1]
 800b69a:	4618      	mov	r0, r3
 800b69c:	f000 f8ce 	bl	800b83c <RTC_Bcd2ToByte>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	68bb      	ldr	r3, [r7, #8]
 800b6a6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	789b      	ldrb	r3, [r3, #2]
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f000 f8c5 	bl	800b83c <RTC_Bcd2ToByte>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	461a      	mov	r2, r3
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800b6ba:	2300      	movs	r3, #0
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3718      	adds	r7, #24
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}
 800b6c4:	40002800 	.word	0x40002800

0800b6c8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b084      	sub	sp, #16
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	68da      	ldr	r2, [r3, #12]
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b6de:	60da      	str	r2, [r3, #12]
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
#endif

  tickstart = HAL_GetTick();
 800b6e0:	f7f9 fce6 	bl	80050b0 <HAL_GetTick>
 800b6e4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b6e6:	e009      	b.n	800b6fc <HAL_RTC_WaitForSynchro+0x34>
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b6e8:	f7f9 fce2 	bl	80050b0 <HAL_GetTick>
 800b6ec:	4602      	mov	r2, r0
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	1ad3      	subs	r3, r2, r3
 800b6f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b6f6:	d901      	bls.n	800b6fc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800b6f8:	2303      	movs	r3, #3
 800b6fa:	e007      	b.n	800b70c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	68db      	ldr	r3, [r3, #12]
 800b702:	f003 0320 	and.w	r3, r3, #32
 800b706:	2b00      	cmp	r3, #0
 800b708:	d0ee      	beq.n	800b6e8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800b70a:	2300      	movs	r3, #0
}
 800b70c:	4618      	mov	r0, r3
 800b70e:	3710      	adds	r7, #16
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b084      	sub	sp, #16
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b71c:	2300      	movs	r3, #0
 800b71e:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	68db      	ldr	r3, [r3, #12]
 800b726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d123      	bne.n	800b776 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	68da      	ldr	r2, [r3, #12]
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b73c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b73e:	f7f9 fcb7 	bl	80050b0 <HAL_GetTick>
 800b742:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b744:	e00d      	b.n	800b762 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b746:	f7f9 fcb3 	bl	80050b0 <HAL_GetTick>
 800b74a:	4602      	mov	r2, r0
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	1ad3      	subs	r3, r2, r3
 800b750:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b754:	d905      	bls.n	800b762 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800b756:	2303      	movs	r3, #3
 800b758:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2203      	movs	r2, #3
 800b75e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	68db      	ldr	r3, [r3, #12]
 800b768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d102      	bne.n	800b776 <RTC_EnterInitMode+0x62>
 800b770:	7bfb      	ldrb	r3, [r7, #15]
 800b772:	2b03      	cmp	r3, #3
 800b774:	d1e7      	bne.n	800b746 <RTC_EnterInitMode+0x32>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800b776:	7bfb      	ldrb	r3, [r7, #15]
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3710      	adds	r7, #16
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}

0800b780 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b084      	sub	sp, #16
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b788:	2300      	movs	r3, #0
 800b78a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b78c:	4b1a      	ldr	r3, [pc, #104]	; (800b7f8 <RTC_ExitInitMode+0x78>)
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	4a19      	ldr	r2, [pc, #100]	; (800b7f8 <RTC_ExitInitMode+0x78>)
 800b792:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b796:	60d3      	str	r3, [r2, #12]
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b798:	4b17      	ldr	r3, [pc, #92]	; (800b7f8 <RTC_ExitInitMode+0x78>)
 800b79a:	699b      	ldr	r3, [r3, #24]
 800b79c:	f003 0320 	and.w	r3, r3, #32
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d10c      	bne.n	800b7be <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f7ff ff8f 	bl	800b6c8 <HAL_RTC_WaitForSynchro>
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d01e      	beq.n	800b7ee <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2203      	movs	r2, #3
 800b7b4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 800b7b8:	2303      	movs	r3, #3
 800b7ba:	73fb      	strb	r3, [r7, #15]
 800b7bc:	e017      	b.n	800b7ee <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b7be:	4b0e      	ldr	r3, [pc, #56]	; (800b7f8 <RTC_ExitInitMode+0x78>)
 800b7c0:	699b      	ldr	r3, [r3, #24]
 800b7c2:	4a0d      	ldr	r2, [pc, #52]	; (800b7f8 <RTC_ExitInitMode+0x78>)
 800b7c4:	f023 0320 	bic.w	r3, r3, #32
 800b7c8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f7ff ff7c 	bl	800b6c8 <HAL_RTC_WaitForSynchro>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d005      	beq.n	800b7e2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	2203      	movs	r2, #3
 800b7da:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 800b7de:	2303      	movs	r3, #3
 800b7e0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b7e2:	4b05      	ldr	r3, [pc, #20]	; (800b7f8 <RTC_ExitInitMode+0x78>)
 800b7e4:	699b      	ldr	r3, [r3, #24]
 800b7e6:	4a04      	ldr	r2, [pc, #16]	; (800b7f8 <RTC_ExitInitMode+0x78>)
 800b7e8:	f043 0320 	orr.w	r3, r3, #32
 800b7ec:	6193      	str	r3, [r2, #24]
  }

  return status;
 800b7ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3710      	adds	r7, #16
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}
 800b7f8:	40002800 	.word	0x40002800

0800b7fc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b085      	sub	sp, #20
 800b800:	af00      	add	r7, sp, #0
 800b802:	4603      	mov	r3, r0
 800b804:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b806:	2300      	movs	r3, #0
 800b808:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800b80a:	79fb      	ldrb	r3, [r7, #7]
 800b80c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800b80e:	e005      	b.n	800b81c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	3301      	adds	r3, #1
 800b814:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800b816:	7afb      	ldrb	r3, [r7, #11]
 800b818:	3b0a      	subs	r3, #10
 800b81a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800b81c:	7afb      	ldrb	r3, [r7, #11]
 800b81e:	2b09      	cmp	r3, #9
 800b820:	d8f6      	bhi.n	800b810 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	b2db      	uxtb	r3, r3
 800b826:	011b      	lsls	r3, r3, #4
 800b828:	b2da      	uxtb	r2, r3
 800b82a:	7afb      	ldrb	r3, [r7, #11]
 800b82c:	4313      	orrs	r3, r2
 800b82e:	b2db      	uxtb	r3, r3
}
 800b830:	4618      	mov	r0, r3
 800b832:	3714      	adds	r7, #20
 800b834:	46bd      	mov	sp, r7
 800b836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83a:	4770      	bx	lr

0800b83c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b83c:	b480      	push	{r7}
 800b83e:	b085      	sub	sp, #20
 800b840:	af00      	add	r7, sp, #0
 800b842:	4603      	mov	r3, r0
 800b844:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800b846:	79fb      	ldrb	r3, [r7, #7]
 800b848:	091b      	lsrs	r3, r3, #4
 800b84a:	b2db      	uxtb	r3, r3
 800b84c:	461a      	mov	r2, r3
 800b84e:	0092      	lsls	r2, r2, #2
 800b850:	4413      	add	r3, r2
 800b852:	005b      	lsls	r3, r3, #1
 800b854:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800b856:	79fb      	ldrb	r3, [r7, #7]
 800b858:	f003 030f 	and.w	r3, r3, #15
 800b85c:	b2da      	uxtb	r2, r3
 800b85e:	7bfb      	ldrb	r3, [r7, #15]
 800b860:	4413      	add	r3, r2
 800b862:	b2db      	uxtb	r3, r3
}
 800b864:	4618      	mov	r0, r3
 800b866:	3714      	adds	r7, #20
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr

0800b870 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b084      	sub	sp, #16
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d101      	bne.n	800b882 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b87e:	2301      	movs	r3, #1
 800b880:	e095      	b.n	800b9ae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b886:	2b00      	cmp	r3, #0
 800b888:	d108      	bne.n	800b89c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b892:	d009      	beq.n	800b8a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2200      	movs	r2, #0
 800b898:	61da      	str	r2, [r3, #28]
 800b89a:	e005      	b.n	800b8a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2200      	movs	r2, #0
 800b8a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d106      	bne.n	800b8c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f7f9 f95c 	bl	8004b80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2202      	movs	r2, #2
 800b8cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	681a      	ldr	r2, [r3, #0]
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	68db      	ldr	r3, [r3, #12]
 800b8e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b8e8:	d902      	bls.n	800b8f0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	60fb      	str	r3, [r7, #12]
 800b8ee:	e002      	b.n	800b8f6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b8f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b8f4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	68db      	ldr	r3, [r3, #12]
 800b8fa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b8fe:	d007      	beq.n	800b910 <HAL_SPI_Init+0xa0>
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	68db      	ldr	r3, [r3, #12]
 800b904:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b908:	d002      	beq.n	800b910 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2200      	movs	r2, #0
 800b90e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	685b      	ldr	r3, [r3, #4]
 800b914:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	689b      	ldr	r3, [r3, #8]
 800b91c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b920:	431a      	orrs	r2, r3
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	691b      	ldr	r3, [r3, #16]
 800b926:	f003 0302 	and.w	r3, r3, #2
 800b92a:	431a      	orrs	r2, r3
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	695b      	ldr	r3, [r3, #20]
 800b930:	f003 0301 	and.w	r3, r3, #1
 800b934:	431a      	orrs	r2, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	699b      	ldr	r3, [r3, #24]
 800b93a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b93e:	431a      	orrs	r2, r3
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	69db      	ldr	r3, [r3, #28]
 800b944:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b948:	431a      	orrs	r2, r3
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6a1b      	ldr	r3, [r3, #32]
 800b94e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b952:	ea42 0103 	orr.w	r1, r2, r3
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b95a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	430a      	orrs	r2, r1
 800b964:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	699b      	ldr	r3, [r3, #24]
 800b96a:	0c1b      	lsrs	r3, r3, #16
 800b96c:	f003 0204 	and.w	r2, r3, #4
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b974:	f003 0310 	and.w	r3, r3, #16
 800b978:	431a      	orrs	r2, r3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b97e:	f003 0308 	and.w	r3, r3, #8
 800b982:	431a      	orrs	r2, r3
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	68db      	ldr	r3, [r3, #12]
 800b988:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b98c:	ea42 0103 	orr.w	r1, r2, r3
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	430a      	orrs	r2, r1
 800b99c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b9ac:	2300      	movs	r3, #0
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	3710      	adds	r7, #16
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}

0800b9b6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9b6:	b580      	push	{r7, lr}
 800b9b8:	b088      	sub	sp, #32
 800b9ba:	af00      	add	r7, sp, #0
 800b9bc:	60f8      	str	r0, [r7, #12]
 800b9be:	60b9      	str	r1, [r7, #8]
 800b9c0:	603b      	str	r3, [r7, #0]
 800b9c2:	4613      	mov	r3, r2
 800b9c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b9d0:	2b01      	cmp	r3, #1
 800b9d2:	d101      	bne.n	800b9d8 <HAL_SPI_Transmit+0x22>
 800b9d4:	2302      	movs	r3, #2
 800b9d6:	e158      	b.n	800bc8a <HAL_SPI_Transmit+0x2d4>
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	2201      	movs	r2, #1
 800b9dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b9e0:	f7f9 fb66 	bl	80050b0 <HAL_GetTick>
 800b9e4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b9e6:	88fb      	ldrh	r3, [r7, #6]
 800b9e8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b9f0:	b2db      	uxtb	r3, r3
 800b9f2:	2b01      	cmp	r3, #1
 800b9f4:	d002      	beq.n	800b9fc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b9f6:	2302      	movs	r3, #2
 800b9f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b9fa:	e13d      	b.n	800bc78 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d002      	beq.n	800ba08 <HAL_SPI_Transmit+0x52>
 800ba02:	88fb      	ldrh	r3, [r7, #6]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d102      	bne.n	800ba0e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ba08:	2301      	movs	r3, #1
 800ba0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ba0c:	e134      	b.n	800bc78 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	2203      	movs	r2, #3
 800ba12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	68ba      	ldr	r2, [r7, #8]
 800ba20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	88fa      	ldrh	r2, [r7, #6]
 800ba26:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	88fa      	ldrh	r2, [r7, #6]
 800ba2c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	2200      	movs	r2, #0
 800ba32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	2200      	movs	r2, #0
 800ba38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2200      	movs	r2, #0
 800ba48:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba58:	d10f      	bne.n	800ba7a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba68:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ba78:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba84:	2b40      	cmp	r3, #64	; 0x40
 800ba86:	d007      	beq.n	800ba98 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	681a      	ldr	r2, [r3, #0]
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ba96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	68db      	ldr	r3, [r3, #12]
 800ba9c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800baa0:	d94b      	bls.n	800bb3a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d002      	beq.n	800bab0 <HAL_SPI_Transmit+0xfa>
 800baaa:	8afb      	ldrh	r3, [r7, #22]
 800baac:	2b01      	cmp	r3, #1
 800baae:	d13e      	bne.n	800bb2e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bab4:	881a      	ldrh	r2, [r3, #0]
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bac0:	1c9a      	adds	r2, r3, #2
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800baca:	b29b      	uxth	r3, r3
 800bacc:	3b01      	subs	r3, #1
 800bace:	b29a      	uxth	r2, r3
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bad4:	e02b      	b.n	800bb2e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	689b      	ldr	r3, [r3, #8]
 800badc:	f003 0302 	and.w	r3, r3, #2
 800bae0:	2b02      	cmp	r3, #2
 800bae2:	d112      	bne.n	800bb0a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bae8:	881a      	ldrh	r2, [r3, #0]
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf4:	1c9a      	adds	r2, r3, #2
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bafe:	b29b      	uxth	r3, r3
 800bb00:	3b01      	subs	r3, #1
 800bb02:	b29a      	uxth	r2, r3
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb08:	e011      	b.n	800bb2e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb0a:	f7f9 fad1 	bl	80050b0 <HAL_GetTick>
 800bb0e:	4602      	mov	r2, r0
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	1ad3      	subs	r3, r2, r3
 800bb14:	683a      	ldr	r2, [r7, #0]
 800bb16:	429a      	cmp	r2, r3
 800bb18:	d803      	bhi.n	800bb22 <HAL_SPI_Transmit+0x16c>
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb20:	d102      	bne.n	800bb28 <HAL_SPI_Transmit+0x172>
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d102      	bne.n	800bb2e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800bb28:	2303      	movs	r3, #3
 800bb2a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bb2c:	e0a4      	b.n	800bc78 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d1ce      	bne.n	800bad6 <HAL_SPI_Transmit+0x120>
 800bb38:	e07c      	b.n	800bc34 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	685b      	ldr	r3, [r3, #4]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d002      	beq.n	800bb48 <HAL_SPI_Transmit+0x192>
 800bb42:	8afb      	ldrh	r3, [r7, #22]
 800bb44:	2b01      	cmp	r3, #1
 800bb46:	d170      	bne.n	800bc2a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb4c:	b29b      	uxth	r3, r3
 800bb4e:	2b01      	cmp	r3, #1
 800bb50:	d912      	bls.n	800bb78 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb56:	881a      	ldrh	r2, [r3, #0]
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb62:	1c9a      	adds	r2, r3, #2
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb6c:	b29b      	uxth	r3, r3
 800bb6e:	3b02      	subs	r3, #2
 800bb70:	b29a      	uxth	r2, r3
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb76:	e058      	b.n	800bc2a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	330c      	adds	r3, #12
 800bb82:	7812      	ldrb	r2, [r2, #0]
 800bb84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb8a:	1c5a      	adds	r2, r3, #1
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb94:	b29b      	uxth	r3, r3
 800bb96:	3b01      	subs	r3, #1
 800bb98:	b29a      	uxth	r2, r3
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800bb9e:	e044      	b.n	800bc2a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	689b      	ldr	r3, [r3, #8]
 800bba6:	f003 0302 	and.w	r3, r3, #2
 800bbaa:	2b02      	cmp	r3, #2
 800bbac:	d12b      	bne.n	800bc06 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbb2:	b29b      	uxth	r3, r3
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d912      	bls.n	800bbde <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbbc:	881a      	ldrh	r2, [r3, #0]
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbc8:	1c9a      	adds	r2, r3, #2
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbd2:	b29b      	uxth	r3, r3
 800bbd4:	3b02      	subs	r3, #2
 800bbd6:	b29a      	uxth	r2, r3
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bbdc:	e025      	b.n	800bc2a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	330c      	adds	r3, #12
 800bbe8:	7812      	ldrb	r2, [r2, #0]
 800bbea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbf0:	1c5a      	adds	r2, r3, #1
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	3b01      	subs	r3, #1
 800bbfe:	b29a      	uxth	r2, r3
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bc04:	e011      	b.n	800bc2a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc06:	f7f9 fa53 	bl	80050b0 <HAL_GetTick>
 800bc0a:	4602      	mov	r2, r0
 800bc0c:	69bb      	ldr	r3, [r7, #24]
 800bc0e:	1ad3      	subs	r3, r2, r3
 800bc10:	683a      	ldr	r2, [r7, #0]
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d803      	bhi.n	800bc1e <HAL_SPI_Transmit+0x268>
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc1c:	d102      	bne.n	800bc24 <HAL_SPI_Transmit+0x26e>
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d102      	bne.n	800bc2a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800bc24:	2303      	movs	r3, #3
 800bc26:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bc28:	e026      	b.n	800bc78 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d1b5      	bne.n	800bba0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bc34:	69ba      	ldr	r2, [r7, #24]
 800bc36:	6839      	ldr	r1, [r7, #0]
 800bc38:	68f8      	ldr	r0, [r7, #12]
 800bc3a:	f000 fb5b 	bl	800c2f4 <SPI_EndRxTxTransaction>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d002      	beq.n	800bc4a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	2220      	movs	r2, #32
 800bc48:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	689b      	ldr	r3, [r3, #8]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d10a      	bne.n	800bc68 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bc52:	2300      	movs	r3, #0
 800bc54:	613b      	str	r3, [r7, #16]
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	68db      	ldr	r3, [r3, #12]
 800bc5c:	613b      	str	r3, [r7, #16]
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	689b      	ldr	r3, [r3, #8]
 800bc64:	613b      	str	r3, [r7, #16]
 800bc66:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d002      	beq.n	800bc76 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800bc70:	2301      	movs	r3, #1
 800bc72:	77fb      	strb	r3, [r7, #31]
 800bc74:	e000      	b.n	800bc78 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800bc76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2201      	movs	r2, #1
 800bc7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2200      	movs	r2, #0
 800bc84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bc88:	7ffb      	ldrb	r3, [r7, #31]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3720      	adds	r7, #32
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}

0800bc92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bc92:	b580      	push	{r7, lr}
 800bc94:	b08a      	sub	sp, #40	; 0x28
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	60f8      	str	r0, [r7, #12]
 800bc9a:	60b9      	str	r1, [r7, #8]
 800bc9c:	607a      	str	r2, [r7, #4]
 800bc9e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bca0:	2301      	movs	r3, #1
 800bca2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bca4:	2300      	movs	r3, #0
 800bca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bcb0:	2b01      	cmp	r3, #1
 800bcb2:	d101      	bne.n	800bcb8 <HAL_SPI_TransmitReceive+0x26>
 800bcb4:	2302      	movs	r3, #2
 800bcb6:	e1fb      	b.n	800c0b0 <HAL_SPI_TransmitReceive+0x41e>
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	2201      	movs	r2, #1
 800bcbc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bcc0:	f7f9 f9f6 	bl	80050b0 <HAL_GetTick>
 800bcc4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bccc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800bcd4:	887b      	ldrh	r3, [r7, #2]
 800bcd6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800bcd8:	887b      	ldrh	r3, [r7, #2]
 800bcda:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bcdc:	7efb      	ldrb	r3, [r7, #27]
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d00e      	beq.n	800bd00 <HAL_SPI_TransmitReceive+0x6e>
 800bce2:	697b      	ldr	r3, [r7, #20]
 800bce4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bce8:	d106      	bne.n	800bcf8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	689b      	ldr	r3, [r3, #8]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d102      	bne.n	800bcf8 <HAL_SPI_TransmitReceive+0x66>
 800bcf2:	7efb      	ldrb	r3, [r7, #27]
 800bcf4:	2b04      	cmp	r3, #4
 800bcf6:	d003      	beq.n	800bd00 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800bcf8:	2302      	movs	r3, #2
 800bcfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800bcfe:	e1cd      	b.n	800c09c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d005      	beq.n	800bd12 <HAL_SPI_TransmitReceive+0x80>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d002      	beq.n	800bd12 <HAL_SPI_TransmitReceive+0x80>
 800bd0c:	887b      	ldrh	r3, [r7, #2]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d103      	bne.n	800bd1a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800bd12:	2301      	movs	r3, #1
 800bd14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800bd18:	e1c0      	b.n	800c09c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bd20:	b2db      	uxtb	r3, r3
 800bd22:	2b04      	cmp	r3, #4
 800bd24:	d003      	beq.n	800bd2e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	2205      	movs	r2, #5
 800bd2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	2200      	movs	r2, #0
 800bd32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	687a      	ldr	r2, [r7, #4]
 800bd38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	887a      	ldrh	r2, [r7, #2]
 800bd3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	887a      	ldrh	r2, [r7, #2]
 800bd46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	68ba      	ldr	r2, [r7, #8]
 800bd4e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	887a      	ldrh	r2, [r7, #2]
 800bd54:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	887a      	ldrh	r2, [r7, #2]
 800bd5a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2200      	movs	r2, #0
 800bd66:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	68db      	ldr	r3, [r3, #12]
 800bd6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd70:	d802      	bhi.n	800bd78 <HAL_SPI_TransmitReceive+0xe6>
 800bd72:	8a3b      	ldrh	r3, [r7, #16]
 800bd74:	2b01      	cmp	r3, #1
 800bd76:	d908      	bls.n	800bd8a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	685a      	ldr	r2, [r3, #4]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bd86:	605a      	str	r2, [r3, #4]
 800bd88:	e007      	b.n	800bd9a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	685a      	ldr	r2, [r3, #4]
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bd98:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bda4:	2b40      	cmp	r3, #64	; 0x40
 800bda6:	d007      	beq.n	800bdb8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bdb6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	68db      	ldr	r3, [r3, #12]
 800bdbc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bdc0:	d97c      	bls.n	800bebc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	685b      	ldr	r3, [r3, #4]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d002      	beq.n	800bdd0 <HAL_SPI_TransmitReceive+0x13e>
 800bdca:	8a7b      	ldrh	r3, [r7, #18]
 800bdcc:	2b01      	cmp	r3, #1
 800bdce:	d169      	bne.n	800bea4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdd4:	881a      	ldrh	r2, [r3, #0]
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bde0:	1c9a      	adds	r2, r3, #2
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdea:	b29b      	uxth	r3, r3
 800bdec:	3b01      	subs	r3, #1
 800bdee:	b29a      	uxth	r2, r3
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bdf4:	e056      	b.n	800bea4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	f003 0302 	and.w	r3, r3, #2
 800be00:	2b02      	cmp	r3, #2
 800be02:	d11b      	bne.n	800be3c <HAL_SPI_TransmitReceive+0x1aa>
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be08:	b29b      	uxth	r3, r3
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d016      	beq.n	800be3c <HAL_SPI_TransmitReceive+0x1aa>
 800be0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be10:	2b01      	cmp	r3, #1
 800be12:	d113      	bne.n	800be3c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be18:	881a      	ldrh	r2, [r3, #0]
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be24:	1c9a      	adds	r2, r3, #2
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be2e:	b29b      	uxth	r3, r3
 800be30:	3b01      	subs	r3, #1
 800be32:	b29a      	uxth	r2, r3
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800be38:	2300      	movs	r3, #0
 800be3a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	689b      	ldr	r3, [r3, #8]
 800be42:	f003 0301 	and.w	r3, r3, #1
 800be46:	2b01      	cmp	r3, #1
 800be48:	d11c      	bne.n	800be84 <HAL_SPI_TransmitReceive+0x1f2>
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800be50:	b29b      	uxth	r3, r3
 800be52:	2b00      	cmp	r3, #0
 800be54:	d016      	beq.n	800be84 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	68da      	ldr	r2, [r3, #12]
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be60:	b292      	uxth	r2, r2
 800be62:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be68:	1c9a      	adds	r2, r3, #2
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800be74:	b29b      	uxth	r3, r3
 800be76:	3b01      	subs	r3, #1
 800be78:	b29a      	uxth	r2, r3
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800be80:	2301      	movs	r3, #1
 800be82:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800be84:	f7f9 f914 	bl	80050b0 <HAL_GetTick>
 800be88:	4602      	mov	r2, r0
 800be8a:	69fb      	ldr	r3, [r7, #28]
 800be8c:	1ad3      	subs	r3, r2, r3
 800be8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be90:	429a      	cmp	r2, r3
 800be92:	d807      	bhi.n	800bea4 <HAL_SPI_TransmitReceive+0x212>
 800be94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be9a:	d003      	beq.n	800bea4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800be9c:	2303      	movs	r3, #3
 800be9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800bea2:	e0fb      	b.n	800c09c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bea8:	b29b      	uxth	r3, r3
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d1a3      	bne.n	800bdf6 <HAL_SPI_TransmitReceive+0x164>
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800beb4:	b29b      	uxth	r3, r3
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d19d      	bne.n	800bdf6 <HAL_SPI_TransmitReceive+0x164>
 800beba:	e0df      	b.n	800c07c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d003      	beq.n	800becc <HAL_SPI_TransmitReceive+0x23a>
 800bec4:	8a7b      	ldrh	r3, [r7, #18]
 800bec6:	2b01      	cmp	r3, #1
 800bec8:	f040 80cb 	bne.w	800c062 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bed0:	b29b      	uxth	r3, r3
 800bed2:	2b01      	cmp	r3, #1
 800bed4:	d912      	bls.n	800befc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beda:	881a      	ldrh	r2, [r3, #0]
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bee6:	1c9a      	adds	r2, r3, #2
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bef0:	b29b      	uxth	r3, r3
 800bef2:	3b02      	subs	r3, #2
 800bef4:	b29a      	uxth	r2, r3
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800befa:	e0b2      	b.n	800c062 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	330c      	adds	r3, #12
 800bf06:	7812      	ldrb	r2, [r2, #0]
 800bf08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf0e:	1c5a      	adds	r2, r3, #1
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf18:	b29b      	uxth	r3, r3
 800bf1a:	3b01      	subs	r3, #1
 800bf1c:	b29a      	uxth	r2, r3
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bf22:	e09e      	b.n	800c062 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	689b      	ldr	r3, [r3, #8]
 800bf2a:	f003 0302 	and.w	r3, r3, #2
 800bf2e:	2b02      	cmp	r3, #2
 800bf30:	d134      	bne.n	800bf9c <HAL_SPI_TransmitReceive+0x30a>
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf36:	b29b      	uxth	r3, r3
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d02f      	beq.n	800bf9c <HAL_SPI_TransmitReceive+0x30a>
 800bf3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf3e:	2b01      	cmp	r3, #1
 800bf40:	d12c      	bne.n	800bf9c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf46:	b29b      	uxth	r3, r3
 800bf48:	2b01      	cmp	r3, #1
 800bf4a:	d912      	bls.n	800bf72 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf50:	881a      	ldrh	r2, [r3, #0]
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf5c:	1c9a      	adds	r2, r3, #2
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf66:	b29b      	uxth	r3, r3
 800bf68:	3b02      	subs	r3, #2
 800bf6a:	b29a      	uxth	r2, r3
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bf70:	e012      	b.n	800bf98 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	330c      	adds	r3, #12
 800bf7c:	7812      	ldrb	r2, [r2, #0]
 800bf7e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf84:	1c5a      	adds	r2, r3, #1
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf8e:	b29b      	uxth	r3, r3
 800bf90:	3b01      	subs	r3, #1
 800bf92:	b29a      	uxth	r2, r3
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	689b      	ldr	r3, [r3, #8]
 800bfa2:	f003 0301 	and.w	r3, r3, #1
 800bfa6:	2b01      	cmp	r3, #1
 800bfa8:	d148      	bne.n	800c03c <HAL_SPI_TransmitReceive+0x3aa>
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d042      	beq.n	800c03c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	2b01      	cmp	r3, #1
 800bfc0:	d923      	bls.n	800c00a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	68da      	ldr	r2, [r3, #12]
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfcc:	b292      	uxth	r2, r2
 800bfce:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfd4:	1c9a      	adds	r2, r3, #2
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfe0:	b29b      	uxth	r3, r3
 800bfe2:	3b02      	subs	r3, #2
 800bfe4:	b29a      	uxth	r2, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bff2:	b29b      	uxth	r3, r3
 800bff4:	2b01      	cmp	r3, #1
 800bff6:	d81f      	bhi.n	800c038 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	685a      	ldr	r2, [r3, #4]
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c006:	605a      	str	r2, [r3, #4]
 800c008:	e016      	b.n	800c038 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	f103 020c 	add.w	r2, r3, #12
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c016:	7812      	ldrb	r2, [r2, #0]
 800c018:	b2d2      	uxtb	r2, r2
 800c01a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c020:	1c5a      	adds	r2, r3, #1
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	3b01      	subs	r3, #1
 800c030:	b29a      	uxth	r2, r3
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c038:	2301      	movs	r3, #1
 800c03a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c03c:	f7f9 f838 	bl	80050b0 <HAL_GetTick>
 800c040:	4602      	mov	r2, r0
 800c042:	69fb      	ldr	r3, [r7, #28]
 800c044:	1ad3      	subs	r3, r2, r3
 800c046:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c048:	429a      	cmp	r2, r3
 800c04a:	d803      	bhi.n	800c054 <HAL_SPI_TransmitReceive+0x3c2>
 800c04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c04e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c052:	d102      	bne.n	800c05a <HAL_SPI_TransmitReceive+0x3c8>
 800c054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c056:	2b00      	cmp	r3, #0
 800c058:	d103      	bne.n	800c062 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800c05a:	2303      	movs	r3, #3
 800c05c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c060:	e01c      	b.n	800c09c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c066:	b29b      	uxth	r3, r3
 800c068:	2b00      	cmp	r3, #0
 800c06a:	f47f af5b 	bne.w	800bf24 <HAL_SPI_TransmitReceive+0x292>
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c074:	b29b      	uxth	r3, r3
 800c076:	2b00      	cmp	r3, #0
 800c078:	f47f af54 	bne.w	800bf24 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c07c:	69fa      	ldr	r2, [r7, #28]
 800c07e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c080:	68f8      	ldr	r0, [r7, #12]
 800c082:	f000 f937 	bl	800c2f4 <SPI_EndRxTxTransaction>
 800c086:	4603      	mov	r3, r0
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d006      	beq.n	800c09a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800c08c:	2301      	movs	r3, #1
 800c08e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2220      	movs	r2, #32
 800c096:	661a      	str	r2, [r3, #96]	; 0x60
 800c098:	e000      	b.n	800c09c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800c09a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	2201      	movs	r2, #1
 800c0a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c0ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	3728      	adds	r7, #40	; 0x28
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bd80      	pop	{r7, pc}

0800c0b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b088      	sub	sp, #32
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	60f8      	str	r0, [r7, #12]
 800c0c0:	60b9      	str	r1, [r7, #8]
 800c0c2:	603b      	str	r3, [r7, #0]
 800c0c4:	4613      	mov	r3, r2
 800c0c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c0c8:	f7f8 fff2 	bl	80050b0 <HAL_GetTick>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0d0:	1a9b      	subs	r3, r3, r2
 800c0d2:	683a      	ldr	r2, [r7, #0]
 800c0d4:	4413      	add	r3, r2
 800c0d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c0d8:	f7f8 ffea 	bl	80050b0 <HAL_GetTick>
 800c0dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c0de:	4b39      	ldr	r3, [pc, #228]	; (800c1c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	015b      	lsls	r3, r3, #5
 800c0e4:	0d1b      	lsrs	r3, r3, #20
 800c0e6:	69fa      	ldr	r2, [r7, #28]
 800c0e8:	fb02 f303 	mul.w	r3, r2, r3
 800c0ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0ee:	e054      	b.n	800c19a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c0f0:	683b      	ldr	r3, [r7, #0]
 800c0f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0f6:	d050      	beq.n	800c19a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c0f8:	f7f8 ffda 	bl	80050b0 <HAL_GetTick>
 800c0fc:	4602      	mov	r2, r0
 800c0fe:	69bb      	ldr	r3, [r7, #24]
 800c100:	1ad3      	subs	r3, r2, r3
 800c102:	69fa      	ldr	r2, [r7, #28]
 800c104:	429a      	cmp	r2, r3
 800c106:	d902      	bls.n	800c10e <SPI_WaitFlagStateUntilTimeout+0x56>
 800c108:	69fb      	ldr	r3, [r7, #28]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d13d      	bne.n	800c18a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	685a      	ldr	r2, [r3, #4]
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c11c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c126:	d111      	bne.n	800c14c <SPI_WaitFlagStateUntilTimeout+0x94>
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	689b      	ldr	r3, [r3, #8]
 800c12c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c130:	d004      	beq.n	800c13c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	689b      	ldr	r3, [r3, #8]
 800c136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c13a:	d107      	bne.n	800c14c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	681a      	ldr	r2, [r3, #0]
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c14a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c150:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c154:	d10f      	bne.n	800c176 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	681a      	ldr	r2, [r3, #0]
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c164:	601a      	str	r2, [r3, #0]
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c174:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	2201      	movs	r2, #1
 800c17a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2200      	movs	r2, #0
 800c182:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c186:	2303      	movs	r3, #3
 800c188:	e017      	b.n	800c1ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d101      	bne.n	800c194 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c190:	2300      	movs	r3, #0
 800c192:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c194:	697b      	ldr	r3, [r7, #20]
 800c196:	3b01      	subs	r3, #1
 800c198:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	689a      	ldr	r2, [r3, #8]
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	4013      	ands	r3, r2
 800c1a4:	68ba      	ldr	r2, [r7, #8]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	bf0c      	ite	eq
 800c1aa:	2301      	moveq	r3, #1
 800c1ac:	2300      	movne	r3, #0
 800c1ae:	b2db      	uxtb	r3, r3
 800c1b0:	461a      	mov	r2, r3
 800c1b2:	79fb      	ldrb	r3, [r7, #7]
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d19b      	bne.n	800c0f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c1b8:	2300      	movs	r3, #0
}
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	3720      	adds	r7, #32
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}
 800c1c2:	bf00      	nop
 800c1c4:	20000228 	.word	0x20000228

0800c1c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b08a      	sub	sp, #40	; 0x28
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	60f8      	str	r0, [r7, #12]
 800c1d0:	60b9      	str	r1, [r7, #8]
 800c1d2:	607a      	str	r2, [r7, #4]
 800c1d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c1da:	f7f8 ff69 	bl	80050b0 <HAL_GetTick>
 800c1de:	4602      	mov	r2, r0
 800c1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1e2:	1a9b      	subs	r3, r3, r2
 800c1e4:	683a      	ldr	r2, [r7, #0]
 800c1e6:	4413      	add	r3, r2
 800c1e8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c1ea:	f7f8 ff61 	bl	80050b0 <HAL_GetTick>
 800c1ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	330c      	adds	r3, #12
 800c1f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c1f8:	4b3d      	ldr	r3, [pc, #244]	; (800c2f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c1fa:	681a      	ldr	r2, [r3, #0]
 800c1fc:	4613      	mov	r3, r2
 800c1fe:	009b      	lsls	r3, r3, #2
 800c200:	4413      	add	r3, r2
 800c202:	00da      	lsls	r2, r3, #3
 800c204:	1ad3      	subs	r3, r2, r3
 800c206:	0d1b      	lsrs	r3, r3, #20
 800c208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c20a:	fb02 f303 	mul.w	r3, r2, r3
 800c20e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c210:	e060      	b.n	800c2d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c218:	d107      	bne.n	800c22a <SPI_WaitFifoStateUntilTimeout+0x62>
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d104      	bne.n	800c22a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c220:	69fb      	ldr	r3, [r7, #28]
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	b2db      	uxtb	r3, r3
 800c226:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c228:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c230:	d050      	beq.n	800c2d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c232:	f7f8 ff3d 	bl	80050b0 <HAL_GetTick>
 800c236:	4602      	mov	r2, r0
 800c238:	6a3b      	ldr	r3, [r7, #32]
 800c23a:	1ad3      	subs	r3, r2, r3
 800c23c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c23e:	429a      	cmp	r2, r3
 800c240:	d902      	bls.n	800c248 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c244:	2b00      	cmp	r3, #0
 800c246:	d13d      	bne.n	800c2c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	685a      	ldr	r2, [r3, #4]
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c256:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	685b      	ldr	r3, [r3, #4]
 800c25c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c260:	d111      	bne.n	800c286 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	689b      	ldr	r3, [r3, #8]
 800c266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c26a:	d004      	beq.n	800c276 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	689b      	ldr	r3, [r3, #8]
 800c270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c274:	d107      	bne.n	800c286 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	681a      	ldr	r2, [r3, #0]
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c284:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c28a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c28e:	d10f      	bne.n	800c2b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	681a      	ldr	r2, [r3, #0]
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c29e:	601a      	str	r2, [r3, #0]
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	681a      	ldr	r2, [r3, #0]
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c2ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	2201      	movs	r2, #1
 800c2b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c2c0:	2303      	movs	r3, #3
 800c2c2:	e010      	b.n	800c2e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c2c4:	69bb      	ldr	r3, [r7, #24]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d101      	bne.n	800c2ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800c2ce:	69bb      	ldr	r3, [r7, #24]
 800c2d0:	3b01      	subs	r3, #1
 800c2d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	689a      	ldr	r2, [r3, #8]
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	4013      	ands	r3, r2
 800c2de:	687a      	ldr	r2, [r7, #4]
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d196      	bne.n	800c212 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c2e4:	2300      	movs	r3, #0
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3728      	adds	r7, #40	; 0x28
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
 800c2ee:	bf00      	nop
 800c2f0:	20000228 	.word	0x20000228

0800c2f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b086      	sub	sp, #24
 800c2f8:	af02      	add	r7, sp, #8
 800c2fa:	60f8      	str	r0, [r7, #12]
 800c2fc:	60b9      	str	r1, [r7, #8]
 800c2fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	9300      	str	r3, [sp, #0]
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	2200      	movs	r2, #0
 800c308:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c30c:	68f8      	ldr	r0, [r7, #12]
 800c30e:	f7ff ff5b 	bl	800c1c8 <SPI_WaitFifoStateUntilTimeout>
 800c312:	4603      	mov	r3, r0
 800c314:	2b00      	cmp	r3, #0
 800c316:	d007      	beq.n	800c328 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c31c:	f043 0220 	orr.w	r2, r3, #32
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c324:	2303      	movs	r3, #3
 800c326:	e027      	b.n	800c378 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	9300      	str	r3, [sp, #0]
 800c32c:	68bb      	ldr	r3, [r7, #8]
 800c32e:	2200      	movs	r2, #0
 800c330:	2180      	movs	r1, #128	; 0x80
 800c332:	68f8      	ldr	r0, [r7, #12]
 800c334:	f7ff fec0 	bl	800c0b8 <SPI_WaitFlagStateUntilTimeout>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d007      	beq.n	800c34e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c342:	f043 0220 	orr.w	r2, r3, #32
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c34a:	2303      	movs	r3, #3
 800c34c:	e014      	b.n	800c378 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	9300      	str	r3, [sp, #0]
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	2200      	movs	r2, #0
 800c356:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c35a:	68f8      	ldr	r0, [r7, #12]
 800c35c:	f7ff ff34 	bl	800c1c8 <SPI_WaitFifoStateUntilTimeout>
 800c360:	4603      	mov	r3, r0
 800c362:	2b00      	cmp	r3, #0
 800c364:	d007      	beq.n	800c376 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c36a:	f043 0220 	orr.w	r2, r3, #32
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c372:	2303      	movs	r3, #3
 800c374:	e000      	b.n	800c378 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c376:	2300      	movs	r3, #0
}
 800c378:	4618      	mov	r0, r3
 800c37a:	3710      	adds	r7, #16
 800c37c:	46bd      	mov	sp, r7
 800c37e:	bd80      	pop	{r7, pc}

0800c380 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b082      	sub	sp, #8
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d101      	bne.n	800c392 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c38e:	2301      	movs	r3, #1
 800c390:	e049      	b.n	800c426 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c398:	b2db      	uxtb	r3, r3
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d106      	bne.n	800c3ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f7f8 fc3e 	bl	8004c28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2202      	movs	r2, #2
 800c3b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681a      	ldr	r2, [r3, #0]
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	3304      	adds	r3, #4
 800c3bc:	4619      	mov	r1, r3
 800c3be:	4610      	mov	r0, r2
 800c3c0:	f000 fb1e 	bl	800ca00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2201      	movs	r2, #1
 800c3c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2201      	movs	r2, #1
 800c3e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	2201      	movs	r2, #1
 800c400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2201      	movs	r2, #1
 800c408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2201      	movs	r2, #1
 800c410:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2201      	movs	r2, #1
 800c418:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2201      	movs	r2, #1
 800c420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c424:	2300      	movs	r3, #0
}
 800c426:	4618      	mov	r0, r3
 800c428:	3708      	adds	r7, #8
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
	...

0800c430 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c430:	b480      	push	{r7}
 800c432:	b085      	sub	sp, #20
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c43e:	b2db      	uxtb	r3, r3
 800c440:	2b01      	cmp	r3, #1
 800c442:	d001      	beq.n	800c448 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c444:	2301      	movs	r3, #1
 800c446:	e047      	b.n	800c4d8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	2202      	movs	r2, #2
 800c44c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	4a23      	ldr	r2, [pc, #140]	; (800c4e4 <HAL_TIM_Base_Start+0xb4>)
 800c456:	4293      	cmp	r3, r2
 800c458:	d01d      	beq.n	800c496 <HAL_TIM_Base_Start+0x66>
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c462:	d018      	beq.n	800c496 <HAL_TIM_Base_Start+0x66>
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	4a1f      	ldr	r2, [pc, #124]	; (800c4e8 <HAL_TIM_Base_Start+0xb8>)
 800c46a:	4293      	cmp	r3, r2
 800c46c:	d013      	beq.n	800c496 <HAL_TIM_Base_Start+0x66>
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	4a1e      	ldr	r2, [pc, #120]	; (800c4ec <HAL_TIM_Base_Start+0xbc>)
 800c474:	4293      	cmp	r3, r2
 800c476:	d00e      	beq.n	800c496 <HAL_TIM_Base_Start+0x66>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	4a1c      	ldr	r2, [pc, #112]	; (800c4f0 <HAL_TIM_Base_Start+0xc0>)
 800c47e:	4293      	cmp	r3, r2
 800c480:	d009      	beq.n	800c496 <HAL_TIM_Base_Start+0x66>
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	4a1b      	ldr	r2, [pc, #108]	; (800c4f4 <HAL_TIM_Base_Start+0xc4>)
 800c488:	4293      	cmp	r3, r2
 800c48a:	d004      	beq.n	800c496 <HAL_TIM_Base_Start+0x66>
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	4a19      	ldr	r2, [pc, #100]	; (800c4f8 <HAL_TIM_Base_Start+0xc8>)
 800c492:	4293      	cmp	r3, r2
 800c494:	d115      	bne.n	800c4c2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	689a      	ldr	r2, [r3, #8]
 800c49c:	4b17      	ldr	r3, [pc, #92]	; (800c4fc <HAL_TIM_Base_Start+0xcc>)
 800c49e:	4013      	ands	r3, r2
 800c4a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	2b06      	cmp	r3, #6
 800c4a6:	d015      	beq.n	800c4d4 <HAL_TIM_Base_Start+0xa4>
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c4ae:	d011      	beq.n	800c4d4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	681a      	ldr	r2, [r3, #0]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f042 0201 	orr.w	r2, r2, #1
 800c4be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4c0:	e008      	b.n	800c4d4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	681a      	ldr	r2, [r3, #0]
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	f042 0201 	orr.w	r2, r2, #1
 800c4d0:	601a      	str	r2, [r3, #0]
 800c4d2:	e000      	b.n	800c4d6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c4d6:	2300      	movs	r3, #0
}
 800c4d8:	4618      	mov	r0, r3
 800c4da:	3714      	adds	r7, #20
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4e2:	4770      	bx	lr
 800c4e4:	40012c00 	.word	0x40012c00
 800c4e8:	40000400 	.word	0x40000400
 800c4ec:	40000800 	.word	0x40000800
 800c4f0:	40000c00 	.word	0x40000c00
 800c4f4:	40013400 	.word	0x40013400
 800c4f8:	40014000 	.word	0x40014000
 800c4fc:	00010007 	.word	0x00010007

0800c500 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c500:	b480      	push	{r7}
 800c502:	b085      	sub	sp, #20
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c50e:	b2db      	uxtb	r3, r3
 800c510:	2b01      	cmp	r3, #1
 800c512:	d001      	beq.n	800c518 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c514:	2301      	movs	r3, #1
 800c516:	e04f      	b.n	800c5b8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2202      	movs	r2, #2
 800c51c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	68da      	ldr	r2, [r3, #12]
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f042 0201 	orr.w	r2, r2, #1
 800c52e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	4a23      	ldr	r2, [pc, #140]	; (800c5c4 <HAL_TIM_Base_Start_IT+0xc4>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d01d      	beq.n	800c576 <HAL_TIM_Base_Start_IT+0x76>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c542:	d018      	beq.n	800c576 <HAL_TIM_Base_Start_IT+0x76>
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a1f      	ldr	r2, [pc, #124]	; (800c5c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d013      	beq.n	800c576 <HAL_TIM_Base_Start_IT+0x76>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	4a1e      	ldr	r2, [pc, #120]	; (800c5cc <HAL_TIM_Base_Start_IT+0xcc>)
 800c554:	4293      	cmp	r3, r2
 800c556:	d00e      	beq.n	800c576 <HAL_TIM_Base_Start_IT+0x76>
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4a1c      	ldr	r2, [pc, #112]	; (800c5d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d009      	beq.n	800c576 <HAL_TIM_Base_Start_IT+0x76>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	4a1b      	ldr	r2, [pc, #108]	; (800c5d4 <HAL_TIM_Base_Start_IT+0xd4>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d004      	beq.n	800c576 <HAL_TIM_Base_Start_IT+0x76>
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	4a19      	ldr	r2, [pc, #100]	; (800c5d8 <HAL_TIM_Base_Start_IT+0xd8>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d115      	bne.n	800c5a2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	689a      	ldr	r2, [r3, #8]
 800c57c:	4b17      	ldr	r3, [pc, #92]	; (800c5dc <HAL_TIM_Base_Start_IT+0xdc>)
 800c57e:	4013      	ands	r3, r2
 800c580:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	2b06      	cmp	r3, #6
 800c586:	d015      	beq.n	800c5b4 <HAL_TIM_Base_Start_IT+0xb4>
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c58e:	d011      	beq.n	800c5b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	681a      	ldr	r2, [r3, #0]
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	f042 0201 	orr.w	r2, r2, #1
 800c59e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5a0:	e008      	b.n	800c5b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	681a      	ldr	r2, [r3, #0]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f042 0201 	orr.w	r2, r2, #1
 800c5b0:	601a      	str	r2, [r3, #0]
 800c5b2:	e000      	b.n	800c5b6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5b4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c5b6:	2300      	movs	r3, #0
}
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	3714      	adds	r7, #20
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c2:	4770      	bx	lr
 800c5c4:	40012c00 	.word	0x40012c00
 800c5c8:	40000400 	.word	0x40000400
 800c5cc:	40000800 	.word	0x40000800
 800c5d0:	40000c00 	.word	0x40000c00
 800c5d4:	40013400 	.word	0x40013400
 800c5d8:	40014000 	.word	0x40014000
 800c5dc:	00010007 	.word	0x00010007

0800c5e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b082      	sub	sp, #8
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	691b      	ldr	r3, [r3, #16]
 800c5ee:	f003 0302 	and.w	r3, r3, #2
 800c5f2:	2b02      	cmp	r3, #2
 800c5f4:	d122      	bne.n	800c63c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	68db      	ldr	r3, [r3, #12]
 800c5fc:	f003 0302 	and.w	r3, r3, #2
 800c600:	2b02      	cmp	r3, #2
 800c602:	d11b      	bne.n	800c63c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	f06f 0202 	mvn.w	r2, #2
 800c60c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2201      	movs	r2, #1
 800c612:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	699b      	ldr	r3, [r3, #24]
 800c61a:	f003 0303 	and.w	r3, r3, #3
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d003      	beq.n	800c62a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f000 f9ce 	bl	800c9c4 <HAL_TIM_IC_CaptureCallback>
 800c628:	e005      	b.n	800c636 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 f9c0 	bl	800c9b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	f000 f9d1 	bl	800c9d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	2200      	movs	r2, #0
 800c63a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	691b      	ldr	r3, [r3, #16]
 800c642:	f003 0304 	and.w	r3, r3, #4
 800c646:	2b04      	cmp	r3, #4
 800c648:	d122      	bne.n	800c690 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	f003 0304 	and.w	r3, r3, #4
 800c654:	2b04      	cmp	r3, #4
 800c656:	d11b      	bne.n	800c690 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	f06f 0204 	mvn.w	r2, #4
 800c660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2202      	movs	r2, #2
 800c666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	699b      	ldr	r3, [r3, #24]
 800c66e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c672:	2b00      	cmp	r3, #0
 800c674:	d003      	beq.n	800c67e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f000 f9a4 	bl	800c9c4 <HAL_TIM_IC_CaptureCallback>
 800c67c:	e005      	b.n	800c68a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f000 f996 	bl	800c9b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c684:	6878      	ldr	r0, [r7, #4]
 800c686:	f000 f9a7 	bl	800c9d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2200      	movs	r2, #0
 800c68e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	691b      	ldr	r3, [r3, #16]
 800c696:	f003 0308 	and.w	r3, r3, #8
 800c69a:	2b08      	cmp	r3, #8
 800c69c:	d122      	bne.n	800c6e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	68db      	ldr	r3, [r3, #12]
 800c6a4:	f003 0308 	and.w	r3, r3, #8
 800c6a8:	2b08      	cmp	r3, #8
 800c6aa:	d11b      	bne.n	800c6e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f06f 0208 	mvn.w	r2, #8
 800c6b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2204      	movs	r2, #4
 800c6ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	69db      	ldr	r3, [r3, #28]
 800c6c2:	f003 0303 	and.w	r3, r3, #3
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d003      	beq.n	800c6d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f000 f97a 	bl	800c9c4 <HAL_TIM_IC_CaptureCallback>
 800c6d0:	e005      	b.n	800c6de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f000 f96c 	bl	800c9b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	f000 f97d 	bl	800c9d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	691b      	ldr	r3, [r3, #16]
 800c6ea:	f003 0310 	and.w	r3, r3, #16
 800c6ee:	2b10      	cmp	r3, #16
 800c6f0:	d122      	bne.n	800c738 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	68db      	ldr	r3, [r3, #12]
 800c6f8:	f003 0310 	and.w	r3, r3, #16
 800c6fc:	2b10      	cmp	r3, #16
 800c6fe:	d11b      	bne.n	800c738 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f06f 0210 	mvn.w	r2, #16
 800c708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2208      	movs	r2, #8
 800c70e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	69db      	ldr	r3, [r3, #28]
 800c716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d003      	beq.n	800c726 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f000 f950 	bl	800c9c4 <HAL_TIM_IC_CaptureCallback>
 800c724:	e005      	b.n	800c732 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f000 f942 	bl	800c9b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f000 f953 	bl	800c9d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2200      	movs	r2, #0
 800c736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	691b      	ldr	r3, [r3, #16]
 800c73e:	f003 0301 	and.w	r3, r3, #1
 800c742:	2b01      	cmp	r3, #1
 800c744:	d10e      	bne.n	800c764 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	68db      	ldr	r3, [r3, #12]
 800c74c:	f003 0301 	and.w	r3, r3, #1
 800c750:	2b01      	cmp	r3, #1
 800c752:	d107      	bne.n	800c764 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	f06f 0201 	mvn.w	r2, #1
 800c75c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f7f7 fa7c 	bl	8003c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	691b      	ldr	r3, [r3, #16]
 800c76a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c76e:	2b80      	cmp	r3, #128	; 0x80
 800c770:	d10e      	bne.n	800c790 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	68db      	ldr	r3, [r3, #12]
 800c778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c77c:	2b80      	cmp	r3, #128	; 0x80
 800c77e:	d107      	bne.n	800c790 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c788:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 fafe 	bl	800cd8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	691b      	ldr	r3, [r3, #16]
 800c796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c79a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c79e:	d10e      	bne.n	800c7be <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	68db      	ldr	r3, [r3, #12]
 800c7a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7aa:	2b80      	cmp	r3, #128	; 0x80
 800c7ac:	d107      	bne.n	800c7be <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c7b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f000 faf1 	bl	800cda0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	691b      	ldr	r3, [r3, #16]
 800c7c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7c8:	2b40      	cmp	r3, #64	; 0x40
 800c7ca:	d10e      	bne.n	800c7ea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	68db      	ldr	r3, [r3, #12]
 800c7d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7d6:	2b40      	cmp	r3, #64	; 0x40
 800c7d8:	d107      	bne.n	800c7ea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c7e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c7e4:	6878      	ldr	r0, [r7, #4]
 800c7e6:	f000 f901 	bl	800c9ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	691b      	ldr	r3, [r3, #16]
 800c7f0:	f003 0320 	and.w	r3, r3, #32
 800c7f4:	2b20      	cmp	r3, #32
 800c7f6:	d10e      	bne.n	800c816 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	68db      	ldr	r3, [r3, #12]
 800c7fe:	f003 0320 	and.w	r3, r3, #32
 800c802:	2b20      	cmp	r3, #32
 800c804:	d107      	bne.n	800c816 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f06f 0220 	mvn.w	r2, #32
 800c80e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f000 fab1 	bl	800cd78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c816:	bf00      	nop
 800c818:	3708      	adds	r7, #8
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}

0800c81e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c81e:	b580      	push	{r7, lr}
 800c820:	b084      	sub	sp, #16
 800c822:	af00      	add	r7, sp, #0
 800c824:	6078      	str	r0, [r7, #4]
 800c826:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c828:	2300      	movs	r3, #0
 800c82a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c832:	2b01      	cmp	r3, #1
 800c834:	d101      	bne.n	800c83a <HAL_TIM_ConfigClockSource+0x1c>
 800c836:	2302      	movs	r3, #2
 800c838:	e0b6      	b.n	800c9a8 <HAL_TIM_ConfigClockSource+0x18a>
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2201      	movs	r2, #1
 800c83e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2202      	movs	r2, #2
 800c846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	689b      	ldr	r3, [r3, #8]
 800c850:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c852:	68bb      	ldr	r3, [r7, #8]
 800c854:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c858:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c85c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c85e:	68bb      	ldr	r3, [r7, #8]
 800c860:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c864:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	68ba      	ldr	r2, [r7, #8]
 800c86c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c876:	d03e      	beq.n	800c8f6 <HAL_TIM_ConfigClockSource+0xd8>
 800c878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c87c:	f200 8087 	bhi.w	800c98e <HAL_TIM_ConfigClockSource+0x170>
 800c880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c884:	f000 8086 	beq.w	800c994 <HAL_TIM_ConfigClockSource+0x176>
 800c888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c88c:	d87f      	bhi.n	800c98e <HAL_TIM_ConfigClockSource+0x170>
 800c88e:	2b70      	cmp	r3, #112	; 0x70
 800c890:	d01a      	beq.n	800c8c8 <HAL_TIM_ConfigClockSource+0xaa>
 800c892:	2b70      	cmp	r3, #112	; 0x70
 800c894:	d87b      	bhi.n	800c98e <HAL_TIM_ConfigClockSource+0x170>
 800c896:	2b60      	cmp	r3, #96	; 0x60
 800c898:	d050      	beq.n	800c93c <HAL_TIM_ConfigClockSource+0x11e>
 800c89a:	2b60      	cmp	r3, #96	; 0x60
 800c89c:	d877      	bhi.n	800c98e <HAL_TIM_ConfigClockSource+0x170>
 800c89e:	2b50      	cmp	r3, #80	; 0x50
 800c8a0:	d03c      	beq.n	800c91c <HAL_TIM_ConfigClockSource+0xfe>
 800c8a2:	2b50      	cmp	r3, #80	; 0x50
 800c8a4:	d873      	bhi.n	800c98e <HAL_TIM_ConfigClockSource+0x170>
 800c8a6:	2b40      	cmp	r3, #64	; 0x40
 800c8a8:	d058      	beq.n	800c95c <HAL_TIM_ConfigClockSource+0x13e>
 800c8aa:	2b40      	cmp	r3, #64	; 0x40
 800c8ac:	d86f      	bhi.n	800c98e <HAL_TIM_ConfigClockSource+0x170>
 800c8ae:	2b30      	cmp	r3, #48	; 0x30
 800c8b0:	d064      	beq.n	800c97c <HAL_TIM_ConfigClockSource+0x15e>
 800c8b2:	2b30      	cmp	r3, #48	; 0x30
 800c8b4:	d86b      	bhi.n	800c98e <HAL_TIM_ConfigClockSource+0x170>
 800c8b6:	2b20      	cmp	r3, #32
 800c8b8:	d060      	beq.n	800c97c <HAL_TIM_ConfigClockSource+0x15e>
 800c8ba:	2b20      	cmp	r3, #32
 800c8bc:	d867      	bhi.n	800c98e <HAL_TIM_ConfigClockSource+0x170>
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d05c      	beq.n	800c97c <HAL_TIM_ConfigClockSource+0x15e>
 800c8c2:	2b10      	cmp	r3, #16
 800c8c4:	d05a      	beq.n	800c97c <HAL_TIM_ConfigClockSource+0x15e>
 800c8c6:	e062      	b.n	800c98e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6818      	ldr	r0, [r3, #0]
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	6899      	ldr	r1, [r3, #8]
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	685a      	ldr	r2, [r3, #4]
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	68db      	ldr	r3, [r3, #12]
 800c8d8:	f000 f9a6 	bl	800cc28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	689b      	ldr	r3, [r3, #8]
 800c8e2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c8e4:	68bb      	ldr	r3, [r7, #8]
 800c8e6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c8ea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	68ba      	ldr	r2, [r7, #8]
 800c8f2:	609a      	str	r2, [r3, #8]
      break;
 800c8f4:	e04f      	b.n	800c996 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	6818      	ldr	r0, [r3, #0]
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	6899      	ldr	r1, [r3, #8]
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	685a      	ldr	r2, [r3, #4]
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	68db      	ldr	r3, [r3, #12]
 800c906:	f000 f98f 	bl	800cc28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	689a      	ldr	r2, [r3, #8]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c918:	609a      	str	r2, [r3, #8]
      break;
 800c91a:	e03c      	b.n	800c996 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6818      	ldr	r0, [r3, #0]
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	6859      	ldr	r1, [r3, #4]
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	68db      	ldr	r3, [r3, #12]
 800c928:	461a      	mov	r2, r3
 800c92a:	f000 f903 	bl	800cb34 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	2150      	movs	r1, #80	; 0x50
 800c934:	4618      	mov	r0, r3
 800c936:	f000 f95c 	bl	800cbf2 <TIM_ITRx_SetConfig>
      break;
 800c93a:	e02c      	b.n	800c996 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	6818      	ldr	r0, [r3, #0]
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	6859      	ldr	r1, [r3, #4]
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	68db      	ldr	r3, [r3, #12]
 800c948:	461a      	mov	r2, r3
 800c94a:	f000 f922 	bl	800cb92 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	2160      	movs	r1, #96	; 0x60
 800c954:	4618      	mov	r0, r3
 800c956:	f000 f94c 	bl	800cbf2 <TIM_ITRx_SetConfig>
      break;
 800c95a:	e01c      	b.n	800c996 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	6818      	ldr	r0, [r3, #0]
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	6859      	ldr	r1, [r3, #4]
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	68db      	ldr	r3, [r3, #12]
 800c968:	461a      	mov	r2, r3
 800c96a:	f000 f8e3 	bl	800cb34 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	2140      	movs	r1, #64	; 0x40
 800c974:	4618      	mov	r0, r3
 800c976:	f000 f93c 	bl	800cbf2 <TIM_ITRx_SetConfig>
      break;
 800c97a:	e00c      	b.n	800c996 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681a      	ldr	r2, [r3, #0]
 800c980:	683b      	ldr	r3, [r7, #0]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	4619      	mov	r1, r3
 800c986:	4610      	mov	r0, r2
 800c988:	f000 f933 	bl	800cbf2 <TIM_ITRx_SetConfig>
      break;
 800c98c:	e003      	b.n	800c996 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c98e:	2301      	movs	r3, #1
 800c990:	73fb      	strb	r3, [r7, #15]
      break;
 800c992:	e000      	b.n	800c996 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c994:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	2201      	movs	r2, #1
 800c99a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c9a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	3710      	adds	r7, #16
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}

0800c9b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	b083      	sub	sp, #12
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c9b8:	bf00      	nop
 800c9ba:	370c      	adds	r7, #12
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr

0800c9c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b083      	sub	sp, #12
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c9cc:	bf00      	nop
 800c9ce:	370c      	adds	r7, #12
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d6:	4770      	bx	lr

0800c9d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c9d8:	b480      	push	{r7}
 800c9da:	b083      	sub	sp, #12
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c9e0:	bf00      	nop
 800c9e2:	370c      	adds	r7, #12
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ea:	4770      	bx	lr

0800c9ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c9ec:	b480      	push	{r7}
 800c9ee:	b083      	sub	sp, #12
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c9f4:	bf00      	nop
 800c9f6:	370c      	adds	r7, #12
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fe:	4770      	bx	lr

0800ca00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ca00:	b480      	push	{r7}
 800ca02:	b085      	sub	sp, #20
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	4a40      	ldr	r2, [pc, #256]	; (800cb14 <TIM_Base_SetConfig+0x114>)
 800ca14:	4293      	cmp	r3, r2
 800ca16:	d013      	beq.n	800ca40 <TIM_Base_SetConfig+0x40>
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca1e:	d00f      	beq.n	800ca40 <TIM_Base_SetConfig+0x40>
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	4a3d      	ldr	r2, [pc, #244]	; (800cb18 <TIM_Base_SetConfig+0x118>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d00b      	beq.n	800ca40 <TIM_Base_SetConfig+0x40>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	4a3c      	ldr	r2, [pc, #240]	; (800cb1c <TIM_Base_SetConfig+0x11c>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d007      	beq.n	800ca40 <TIM_Base_SetConfig+0x40>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	4a3b      	ldr	r2, [pc, #236]	; (800cb20 <TIM_Base_SetConfig+0x120>)
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d003      	beq.n	800ca40 <TIM_Base_SetConfig+0x40>
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	4a3a      	ldr	r2, [pc, #232]	; (800cb24 <TIM_Base_SetConfig+0x124>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d108      	bne.n	800ca52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	685b      	ldr	r3, [r3, #4]
 800ca4c:	68fa      	ldr	r2, [r7, #12]
 800ca4e:	4313      	orrs	r3, r2
 800ca50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	4a2f      	ldr	r2, [pc, #188]	; (800cb14 <TIM_Base_SetConfig+0x114>)
 800ca56:	4293      	cmp	r3, r2
 800ca58:	d01f      	beq.n	800ca9a <TIM_Base_SetConfig+0x9a>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca60:	d01b      	beq.n	800ca9a <TIM_Base_SetConfig+0x9a>
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	4a2c      	ldr	r2, [pc, #176]	; (800cb18 <TIM_Base_SetConfig+0x118>)
 800ca66:	4293      	cmp	r3, r2
 800ca68:	d017      	beq.n	800ca9a <TIM_Base_SetConfig+0x9a>
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	4a2b      	ldr	r2, [pc, #172]	; (800cb1c <TIM_Base_SetConfig+0x11c>)
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d013      	beq.n	800ca9a <TIM_Base_SetConfig+0x9a>
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	4a2a      	ldr	r2, [pc, #168]	; (800cb20 <TIM_Base_SetConfig+0x120>)
 800ca76:	4293      	cmp	r3, r2
 800ca78:	d00f      	beq.n	800ca9a <TIM_Base_SetConfig+0x9a>
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	4a29      	ldr	r2, [pc, #164]	; (800cb24 <TIM_Base_SetConfig+0x124>)
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	d00b      	beq.n	800ca9a <TIM_Base_SetConfig+0x9a>
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	4a28      	ldr	r2, [pc, #160]	; (800cb28 <TIM_Base_SetConfig+0x128>)
 800ca86:	4293      	cmp	r3, r2
 800ca88:	d007      	beq.n	800ca9a <TIM_Base_SetConfig+0x9a>
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	4a27      	ldr	r2, [pc, #156]	; (800cb2c <TIM_Base_SetConfig+0x12c>)
 800ca8e:	4293      	cmp	r3, r2
 800ca90:	d003      	beq.n	800ca9a <TIM_Base_SetConfig+0x9a>
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	4a26      	ldr	r2, [pc, #152]	; (800cb30 <TIM_Base_SetConfig+0x130>)
 800ca96:	4293      	cmp	r3, r2
 800ca98:	d108      	bne.n	800caac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800caa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	68db      	ldr	r3, [r3, #12]
 800caa6:	68fa      	ldr	r2, [r7, #12]
 800caa8:	4313      	orrs	r3, r2
 800caaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	695b      	ldr	r3, [r3, #20]
 800cab6:	4313      	orrs	r3, r2
 800cab8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	68fa      	ldr	r2, [r7, #12]
 800cabe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	689a      	ldr	r2, [r3, #8]
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	681a      	ldr	r2, [r3, #0]
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	4a10      	ldr	r2, [pc, #64]	; (800cb14 <TIM_Base_SetConfig+0x114>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d00f      	beq.n	800caf8 <TIM_Base_SetConfig+0xf8>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	4a12      	ldr	r2, [pc, #72]	; (800cb24 <TIM_Base_SetConfig+0x124>)
 800cadc:	4293      	cmp	r3, r2
 800cade:	d00b      	beq.n	800caf8 <TIM_Base_SetConfig+0xf8>
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	4a11      	ldr	r2, [pc, #68]	; (800cb28 <TIM_Base_SetConfig+0x128>)
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d007      	beq.n	800caf8 <TIM_Base_SetConfig+0xf8>
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	4a10      	ldr	r2, [pc, #64]	; (800cb2c <TIM_Base_SetConfig+0x12c>)
 800caec:	4293      	cmp	r3, r2
 800caee:	d003      	beq.n	800caf8 <TIM_Base_SetConfig+0xf8>
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	4a0f      	ldr	r2, [pc, #60]	; (800cb30 <TIM_Base_SetConfig+0x130>)
 800caf4:	4293      	cmp	r3, r2
 800caf6:	d103      	bne.n	800cb00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	691a      	ldr	r2, [r3, #16]
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2201      	movs	r2, #1
 800cb04:	615a      	str	r2, [r3, #20]
}
 800cb06:	bf00      	nop
 800cb08:	3714      	adds	r7, #20
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb10:	4770      	bx	lr
 800cb12:	bf00      	nop
 800cb14:	40012c00 	.word	0x40012c00
 800cb18:	40000400 	.word	0x40000400
 800cb1c:	40000800 	.word	0x40000800
 800cb20:	40000c00 	.word	0x40000c00
 800cb24:	40013400 	.word	0x40013400
 800cb28:	40014000 	.word	0x40014000
 800cb2c:	40014400 	.word	0x40014400
 800cb30:	40014800 	.word	0x40014800

0800cb34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cb34:	b480      	push	{r7}
 800cb36:	b087      	sub	sp, #28
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	60f8      	str	r0, [r7, #12]
 800cb3c:	60b9      	str	r1, [r7, #8]
 800cb3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	6a1b      	ldr	r3, [r3, #32]
 800cb44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	6a1b      	ldr	r3, [r3, #32]
 800cb4a:	f023 0201 	bic.w	r2, r3, #1
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	699b      	ldr	r3, [r3, #24]
 800cb56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cb5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	011b      	lsls	r3, r3, #4
 800cb64:	693a      	ldr	r2, [r7, #16]
 800cb66:	4313      	orrs	r3, r2
 800cb68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cb6a:	697b      	ldr	r3, [r7, #20]
 800cb6c:	f023 030a 	bic.w	r3, r3, #10
 800cb70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cb72:	697a      	ldr	r2, [r7, #20]
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	4313      	orrs	r3, r2
 800cb78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	693a      	ldr	r2, [r7, #16]
 800cb7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	697a      	ldr	r2, [r7, #20]
 800cb84:	621a      	str	r2, [r3, #32]
}
 800cb86:	bf00      	nop
 800cb88:	371c      	adds	r7, #28
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb90:	4770      	bx	lr

0800cb92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cb92:	b480      	push	{r7}
 800cb94:	b087      	sub	sp, #28
 800cb96:	af00      	add	r7, sp, #0
 800cb98:	60f8      	str	r0, [r7, #12]
 800cb9a:	60b9      	str	r1, [r7, #8]
 800cb9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	6a1b      	ldr	r3, [r3, #32]
 800cba2:	f023 0210 	bic.w	r2, r3, #16
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	699b      	ldr	r3, [r3, #24]
 800cbae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	6a1b      	ldr	r3, [r3, #32]
 800cbb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cbbc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	031b      	lsls	r3, r3, #12
 800cbc2:	697a      	ldr	r2, [r7, #20]
 800cbc4:	4313      	orrs	r3, r2
 800cbc6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cbc8:	693b      	ldr	r3, [r7, #16]
 800cbca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cbce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	011b      	lsls	r3, r3, #4
 800cbd4:	693a      	ldr	r2, [r7, #16]
 800cbd6:	4313      	orrs	r3, r2
 800cbd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	697a      	ldr	r2, [r7, #20]
 800cbde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	693a      	ldr	r2, [r7, #16]
 800cbe4:	621a      	str	r2, [r3, #32]
}
 800cbe6:	bf00      	nop
 800cbe8:	371c      	adds	r7, #28
 800cbea:	46bd      	mov	sp, r7
 800cbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf0:	4770      	bx	lr

0800cbf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cbf2:	b480      	push	{r7}
 800cbf4:	b085      	sub	sp, #20
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	6078      	str	r0, [r7, #4]
 800cbfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	689b      	ldr	r3, [r3, #8]
 800cc00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cc0a:	683a      	ldr	r2, [r7, #0]
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	4313      	orrs	r3, r2
 800cc10:	f043 0307 	orr.w	r3, r3, #7
 800cc14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	68fa      	ldr	r2, [r7, #12]
 800cc1a:	609a      	str	r2, [r3, #8]
}
 800cc1c:	bf00      	nop
 800cc1e:	3714      	adds	r7, #20
 800cc20:	46bd      	mov	sp, r7
 800cc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc26:	4770      	bx	lr

0800cc28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b087      	sub	sp, #28
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	60f8      	str	r0, [r7, #12]
 800cc30:	60b9      	str	r1, [r7, #8]
 800cc32:	607a      	str	r2, [r7, #4]
 800cc34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	689b      	ldr	r3, [r3, #8]
 800cc3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cc42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	021a      	lsls	r2, r3, #8
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	431a      	orrs	r2, r3
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	4313      	orrs	r3, r2
 800cc50:	697a      	ldr	r2, [r7, #20]
 800cc52:	4313      	orrs	r3, r2
 800cc54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	697a      	ldr	r2, [r7, #20]
 800cc5a:	609a      	str	r2, [r3, #8]
}
 800cc5c:	bf00      	nop
 800cc5e:	371c      	adds	r7, #28
 800cc60:	46bd      	mov	sp, r7
 800cc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc66:	4770      	bx	lr

0800cc68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cc68:	b480      	push	{r7}
 800cc6a:	b085      	sub	sp, #20
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
 800cc70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc78:	2b01      	cmp	r3, #1
 800cc7a:	d101      	bne.n	800cc80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cc7c:	2302      	movs	r3, #2
 800cc7e:	e068      	b.n	800cd52 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2201      	movs	r2, #1
 800cc84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	2202      	movs	r2, #2
 800cc8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	685b      	ldr	r3, [r3, #4]
 800cc96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	689b      	ldr	r3, [r3, #8]
 800cc9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4a2e      	ldr	r2, [pc, #184]	; (800cd60 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d004      	beq.n	800ccb4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	4a2d      	ldr	r2, [pc, #180]	; (800cd64 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d108      	bne.n	800ccc6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ccba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	685b      	ldr	r3, [r3, #4]
 800ccc0:	68fa      	ldr	r2, [r7, #12]
 800ccc2:	4313      	orrs	r3, r2
 800ccc4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cccc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ccce:	683b      	ldr	r3, [r7, #0]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	68fa      	ldr	r2, [r7, #12]
 800ccd4:	4313      	orrs	r3, r2
 800ccd6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	68fa      	ldr	r2, [r7, #12]
 800ccde:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	4a1e      	ldr	r2, [pc, #120]	; (800cd60 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d01d      	beq.n	800cd26 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccf2:	d018      	beq.n	800cd26 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	4a1b      	ldr	r2, [pc, #108]	; (800cd68 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	d013      	beq.n	800cd26 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	4a1a      	ldr	r2, [pc, #104]	; (800cd6c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cd04:	4293      	cmp	r3, r2
 800cd06:	d00e      	beq.n	800cd26 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	4a18      	ldr	r2, [pc, #96]	; (800cd70 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d009      	beq.n	800cd26 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	4a13      	ldr	r2, [pc, #76]	; (800cd64 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800cd18:	4293      	cmp	r3, r2
 800cd1a:	d004      	beq.n	800cd26 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	4a14      	ldr	r2, [pc, #80]	; (800cd74 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d10c      	bne.n	800cd40 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	689b      	ldr	r3, [r3, #8]
 800cd32:	68ba      	ldr	r2, [r7, #8]
 800cd34:	4313      	orrs	r3, r2
 800cd36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	68ba      	ldr	r2, [r7, #8]
 800cd3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2201      	movs	r2, #1
 800cd44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cd50:	2300      	movs	r3, #0
}
 800cd52:	4618      	mov	r0, r3
 800cd54:	3714      	adds	r7, #20
 800cd56:	46bd      	mov	sp, r7
 800cd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5c:	4770      	bx	lr
 800cd5e:	bf00      	nop
 800cd60:	40012c00 	.word	0x40012c00
 800cd64:	40013400 	.word	0x40013400
 800cd68:	40000400 	.word	0x40000400
 800cd6c:	40000800 	.word	0x40000800
 800cd70:	40000c00 	.word	0x40000c00
 800cd74:	40014000 	.word	0x40014000

0800cd78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cd78:	b480      	push	{r7}
 800cd7a:	b083      	sub	sp, #12
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cd80:	bf00      	nop
 800cd82:	370c      	adds	r7, #12
 800cd84:	46bd      	mov	sp, r7
 800cd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8a:	4770      	bx	lr

0800cd8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cd8c:	b480      	push	{r7}
 800cd8e:	b083      	sub	sp, #12
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cd94:	bf00      	nop
 800cd96:	370c      	adds	r7, #12
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9e:	4770      	bx	lr

0800cda0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cda0:	b480      	push	{r7}
 800cda2:	b083      	sub	sp, #12
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cda8:	bf00      	nop
 800cdaa:	370c      	adds	r7, #12
 800cdac:	46bd      	mov	sp, r7
 800cdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb2:	4770      	bx	lr

0800cdb4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cdb4:	b084      	sub	sp, #16
 800cdb6:	b580      	push	{r7, lr}
 800cdb8:	b084      	sub	sp, #16
 800cdba:	af00      	add	r7, sp, #0
 800cdbc:	6078      	str	r0, [r7, #4]
 800cdbe:	f107 001c 	add.w	r0, r7, #28
 800cdc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	68db      	ldr	r3, [r3, #12]
 800cdca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f001 faf6 	bl	800e3c4 <USB_CoreReset>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800cddc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d106      	bne.n	800cdf0 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cde6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	639a      	str	r2, [r3, #56]	; 0x38
 800cdee:	e005      	b.n	800cdfc <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdf4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800cdfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3710      	adds	r7, #16
 800ce02:	46bd      	mov	sp, r7
 800ce04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ce08:	b004      	add	sp, #16
 800ce0a:	4770      	bx	lr

0800ce0c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b087      	sub	sp, #28
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	60f8      	str	r0, [r7, #12]
 800ce14:	60b9      	str	r1, [r7, #8]
 800ce16:	4613      	mov	r3, r2
 800ce18:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800ce1a:	79fb      	ldrb	r3, [r7, #7]
 800ce1c:	2b02      	cmp	r3, #2
 800ce1e:	d165      	bne.n	800ceec <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	4a3e      	ldr	r2, [pc, #248]	; (800cf1c <USB_SetTurnaroundTime+0x110>)
 800ce24:	4293      	cmp	r3, r2
 800ce26:	d906      	bls.n	800ce36 <USB_SetTurnaroundTime+0x2a>
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	4a3d      	ldr	r2, [pc, #244]	; (800cf20 <USB_SetTurnaroundTime+0x114>)
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d202      	bcs.n	800ce36 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800ce30:	230f      	movs	r3, #15
 800ce32:	617b      	str	r3, [r7, #20]
 800ce34:	e05c      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	4a39      	ldr	r2, [pc, #228]	; (800cf20 <USB_SetTurnaroundTime+0x114>)
 800ce3a:	4293      	cmp	r3, r2
 800ce3c:	d306      	bcc.n	800ce4c <USB_SetTurnaroundTime+0x40>
 800ce3e:	68bb      	ldr	r3, [r7, #8]
 800ce40:	4a38      	ldr	r2, [pc, #224]	; (800cf24 <USB_SetTurnaroundTime+0x118>)
 800ce42:	4293      	cmp	r3, r2
 800ce44:	d202      	bcs.n	800ce4c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ce46:	230e      	movs	r3, #14
 800ce48:	617b      	str	r3, [r7, #20]
 800ce4a:	e051      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	4a35      	ldr	r2, [pc, #212]	; (800cf24 <USB_SetTurnaroundTime+0x118>)
 800ce50:	4293      	cmp	r3, r2
 800ce52:	d306      	bcc.n	800ce62 <USB_SetTurnaroundTime+0x56>
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	4a34      	ldr	r2, [pc, #208]	; (800cf28 <USB_SetTurnaroundTime+0x11c>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d202      	bcs.n	800ce62 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800ce5c:	230d      	movs	r3, #13
 800ce5e:	617b      	str	r3, [r7, #20]
 800ce60:	e046      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	4a30      	ldr	r2, [pc, #192]	; (800cf28 <USB_SetTurnaroundTime+0x11c>)
 800ce66:	4293      	cmp	r3, r2
 800ce68:	d306      	bcc.n	800ce78 <USB_SetTurnaroundTime+0x6c>
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	4a2f      	ldr	r2, [pc, #188]	; (800cf2c <USB_SetTurnaroundTime+0x120>)
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	d802      	bhi.n	800ce78 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800ce72:	230c      	movs	r3, #12
 800ce74:	617b      	str	r3, [r7, #20]
 800ce76:	e03b      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	4a2c      	ldr	r2, [pc, #176]	; (800cf2c <USB_SetTurnaroundTime+0x120>)
 800ce7c:	4293      	cmp	r3, r2
 800ce7e:	d906      	bls.n	800ce8e <USB_SetTurnaroundTime+0x82>
 800ce80:	68bb      	ldr	r3, [r7, #8]
 800ce82:	4a2b      	ldr	r2, [pc, #172]	; (800cf30 <USB_SetTurnaroundTime+0x124>)
 800ce84:	4293      	cmp	r3, r2
 800ce86:	d802      	bhi.n	800ce8e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ce88:	230b      	movs	r3, #11
 800ce8a:	617b      	str	r3, [r7, #20]
 800ce8c:	e030      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	4a27      	ldr	r2, [pc, #156]	; (800cf30 <USB_SetTurnaroundTime+0x124>)
 800ce92:	4293      	cmp	r3, r2
 800ce94:	d906      	bls.n	800cea4 <USB_SetTurnaroundTime+0x98>
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	4a26      	ldr	r2, [pc, #152]	; (800cf34 <USB_SetTurnaroundTime+0x128>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d802      	bhi.n	800cea4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ce9e:	230a      	movs	r3, #10
 800cea0:	617b      	str	r3, [r7, #20]
 800cea2:	e025      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800cea4:	68bb      	ldr	r3, [r7, #8]
 800cea6:	4a23      	ldr	r2, [pc, #140]	; (800cf34 <USB_SetTurnaroundTime+0x128>)
 800cea8:	4293      	cmp	r3, r2
 800ceaa:	d906      	bls.n	800ceba <USB_SetTurnaroundTime+0xae>
 800ceac:	68bb      	ldr	r3, [r7, #8]
 800ceae:	4a22      	ldr	r2, [pc, #136]	; (800cf38 <USB_SetTurnaroundTime+0x12c>)
 800ceb0:	4293      	cmp	r3, r2
 800ceb2:	d202      	bcs.n	800ceba <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ceb4:	2309      	movs	r3, #9
 800ceb6:	617b      	str	r3, [r7, #20]
 800ceb8:	e01a      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	4a1e      	ldr	r2, [pc, #120]	; (800cf38 <USB_SetTurnaroundTime+0x12c>)
 800cebe:	4293      	cmp	r3, r2
 800cec0:	d306      	bcc.n	800ced0 <USB_SetTurnaroundTime+0xc4>
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	4a1d      	ldr	r2, [pc, #116]	; (800cf3c <USB_SetTurnaroundTime+0x130>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d802      	bhi.n	800ced0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ceca:	2308      	movs	r3, #8
 800cecc:	617b      	str	r3, [r7, #20]
 800cece:	e00f      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ced0:	68bb      	ldr	r3, [r7, #8]
 800ced2:	4a1a      	ldr	r2, [pc, #104]	; (800cf3c <USB_SetTurnaroundTime+0x130>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d906      	bls.n	800cee6 <USB_SetTurnaroundTime+0xda>
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	4a19      	ldr	r2, [pc, #100]	; (800cf40 <USB_SetTurnaroundTime+0x134>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d202      	bcs.n	800cee6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800cee0:	2307      	movs	r3, #7
 800cee2:	617b      	str	r3, [r7, #20]
 800cee4:	e004      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800cee6:	2306      	movs	r3, #6
 800cee8:	617b      	str	r3, [r7, #20]
 800ceea:	e001      	b.n	800cef0 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ceec:	2309      	movs	r3, #9
 800ceee:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	68db      	ldr	r3, [r3, #12]
 800cef4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	68da      	ldr	r2, [r3, #12]
 800cf00:	697b      	ldr	r3, [r7, #20]
 800cf02:	029b      	lsls	r3, r3, #10
 800cf04:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800cf08:	431a      	orrs	r2, r3
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800cf0e:	2300      	movs	r3, #0
}
 800cf10:	4618      	mov	r0, r3
 800cf12:	371c      	adds	r7, #28
 800cf14:	46bd      	mov	sp, r7
 800cf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1a:	4770      	bx	lr
 800cf1c:	00d8acbf 	.word	0x00d8acbf
 800cf20:	00e4e1c0 	.word	0x00e4e1c0
 800cf24:	00f42400 	.word	0x00f42400
 800cf28:	01067380 	.word	0x01067380
 800cf2c:	011a499f 	.word	0x011a499f
 800cf30:	01312cff 	.word	0x01312cff
 800cf34:	014ca43f 	.word	0x014ca43f
 800cf38:	016e3600 	.word	0x016e3600
 800cf3c:	01a6ab1f 	.word	0x01a6ab1f
 800cf40:	01e84800 	.word	0x01e84800

0800cf44 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b083      	sub	sp, #12
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	689b      	ldr	r3, [r3, #8]
 800cf50:	f043 0201 	orr.w	r2, r3, #1
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cf58:	2300      	movs	r3, #0
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	370c      	adds	r7, #12
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf64:	4770      	bx	lr

0800cf66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800cf66:	b480      	push	{r7}
 800cf68:	b083      	sub	sp, #12
 800cf6a:	af00      	add	r7, sp, #0
 800cf6c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	689b      	ldr	r3, [r3, #8]
 800cf72:	f023 0201 	bic.w	r2, r3, #1
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cf7a:	2300      	movs	r3, #0
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	370c      	adds	r7, #12
 800cf80:	46bd      	mov	sp, r7
 800cf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf86:	4770      	bx	lr

0800cf88 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b084      	sub	sp, #16
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	460b      	mov	r3, r1
 800cf92:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800cf94:	2300      	movs	r3, #0
 800cf96:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	68db      	ldr	r3, [r3, #12]
 800cf9c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cfa4:	78fb      	ldrb	r3, [r7, #3]
 800cfa6:	2b01      	cmp	r3, #1
 800cfa8:	d115      	bne.n	800cfd6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	68db      	ldr	r3, [r3, #12]
 800cfae:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cfb6:	2001      	movs	r0, #1
 800cfb8:	f7f8 f886 	bl	80050c8 <HAL_Delay>
      ms++;
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f001 f985 	bl	800e2d2 <USB_GetMode>
 800cfc8:	4603      	mov	r3, r0
 800cfca:	2b01      	cmp	r3, #1
 800cfcc:	d01e      	beq.n	800d00c <USB_SetCurrentMode+0x84>
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	2b31      	cmp	r3, #49	; 0x31
 800cfd2:	d9f0      	bls.n	800cfb6 <USB_SetCurrentMode+0x2e>
 800cfd4:	e01a      	b.n	800d00c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800cfd6:	78fb      	ldrb	r3, [r7, #3]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d115      	bne.n	800d008 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	68db      	ldr	r3, [r3, #12]
 800cfe0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cfe8:	2001      	movs	r0, #1
 800cfea:	f7f8 f86d 	bl	80050c8 <HAL_Delay>
      ms++;
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	3301      	adds	r3, #1
 800cff2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f001 f96c 	bl	800e2d2 <USB_GetMode>
 800cffa:	4603      	mov	r3, r0
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d005      	beq.n	800d00c <USB_SetCurrentMode+0x84>
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	2b31      	cmp	r3, #49	; 0x31
 800d004:	d9f0      	bls.n	800cfe8 <USB_SetCurrentMode+0x60>
 800d006:	e001      	b.n	800d00c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800d008:	2301      	movs	r3, #1
 800d00a:	e005      	b.n	800d018 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	2b32      	cmp	r3, #50	; 0x32
 800d010:	d101      	bne.n	800d016 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800d012:	2301      	movs	r3, #1
 800d014:	e000      	b.n	800d018 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800d016:	2300      	movs	r3, #0
}
 800d018:	4618      	mov	r0, r3
 800d01a:	3710      	adds	r7, #16
 800d01c:	46bd      	mov	sp, r7
 800d01e:	bd80      	pop	{r7, pc}

0800d020 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d020:	b084      	sub	sp, #16
 800d022:	b580      	push	{r7, lr}
 800d024:	b086      	sub	sp, #24
 800d026:	af00      	add	r7, sp, #0
 800d028:	6078      	str	r0, [r7, #4]
 800d02a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800d02e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d032:	2300      	movs	r3, #0
 800d034:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800d03a:	2300      	movs	r3, #0
 800d03c:	613b      	str	r3, [r7, #16]
 800d03e:	e009      	b.n	800d054 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d040:	687a      	ldr	r2, [r7, #4]
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	3340      	adds	r3, #64	; 0x40
 800d046:	009b      	lsls	r3, r3, #2
 800d048:	4413      	add	r3, r2
 800d04a:	2200      	movs	r2, #0
 800d04c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	3301      	adds	r3, #1
 800d052:	613b      	str	r3, [r7, #16]
 800d054:	693b      	ldr	r3, [r7, #16]
 800d056:	2b0e      	cmp	r3, #14
 800d058:	d9f2      	bls.n	800d040 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d05a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d11c      	bne.n	800d09a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d066:	685b      	ldr	r3, [r3, #4]
 800d068:	68fa      	ldr	r2, [r7, #12]
 800d06a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d06e:	f043 0302 	orr.w	r3, r3, #2
 800d072:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d078:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	601a      	str	r2, [r3, #0]
 800d098:	e005      	b.n	800d0a6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d09e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d0ac:	461a      	mov	r2, r3
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0b8:	4619      	mov	r1, r3
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	680b      	ldr	r3, [r1, #0]
 800d0c4:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d0c6:	2103      	movs	r1, #3
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f000 f959 	bl	800d380 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d0ce:	2110      	movs	r1, #16
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f000 f8f1 	bl	800d2b8 <USB_FlushTxFifo>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d001      	beq.n	800d0e0 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800d0dc:	2301      	movs	r3, #1
 800d0de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f000 f91d 	bl	800d320 <USB_FlushRxFifo>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d001      	beq.n	800d0f0 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0f6:	461a      	mov	r2, r3
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d102:	461a      	mov	r2, r3
 800d104:	2300      	movs	r3, #0
 800d106:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d10e:	461a      	mov	r2, r3
 800d110:	2300      	movs	r3, #0
 800d112:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d114:	2300      	movs	r3, #0
 800d116:	613b      	str	r3, [r7, #16]
 800d118:	e043      	b.n	800d1a2 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d11a:	693b      	ldr	r3, [r7, #16]
 800d11c:	015a      	lsls	r2, r3, #5
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	4413      	add	r3, r2
 800d122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d12c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d130:	d118      	bne.n	800d164 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800d132:	693b      	ldr	r3, [r7, #16]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d10a      	bne.n	800d14e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	015a      	lsls	r2, r3, #5
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	4413      	add	r3, r2
 800d140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d144:	461a      	mov	r2, r3
 800d146:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d14a:	6013      	str	r3, [r2, #0]
 800d14c:	e013      	b.n	800d176 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d14e:	693b      	ldr	r3, [r7, #16]
 800d150:	015a      	lsls	r2, r3, #5
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	4413      	add	r3, r2
 800d156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d15a:	461a      	mov	r2, r3
 800d15c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d160:	6013      	str	r3, [r2, #0]
 800d162:	e008      	b.n	800d176 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	015a      	lsls	r2, r3, #5
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	4413      	add	r3, r2
 800d16c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d170:	461a      	mov	r2, r3
 800d172:	2300      	movs	r3, #0
 800d174:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d176:	693b      	ldr	r3, [r7, #16]
 800d178:	015a      	lsls	r2, r3, #5
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	4413      	add	r3, r2
 800d17e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d182:	461a      	mov	r2, r3
 800d184:	2300      	movs	r3, #0
 800d186:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d188:	693b      	ldr	r3, [r7, #16]
 800d18a:	015a      	lsls	r2, r3, #5
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	4413      	add	r3, r2
 800d190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d194:	461a      	mov	r2, r3
 800d196:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d19a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d19c:	693b      	ldr	r3, [r7, #16]
 800d19e:	3301      	adds	r3, #1
 800d1a0:	613b      	str	r3, [r7, #16]
 800d1a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a4:	693a      	ldr	r2, [r7, #16]
 800d1a6:	429a      	cmp	r2, r3
 800d1a8:	d3b7      	bcc.n	800d11a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	613b      	str	r3, [r7, #16]
 800d1ae:	e043      	b.n	800d238 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d1b0:	693b      	ldr	r3, [r7, #16]
 800d1b2:	015a      	lsls	r2, r3, #5
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	4413      	add	r3, r2
 800d1b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d1c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d1c6:	d118      	bne.n	800d1fa <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800d1c8:	693b      	ldr	r3, [r7, #16]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d10a      	bne.n	800d1e4 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d1ce:	693b      	ldr	r3, [r7, #16]
 800d1d0:	015a      	lsls	r2, r3, #5
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	4413      	add	r3, r2
 800d1d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1da:	461a      	mov	r2, r3
 800d1dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d1e0:	6013      	str	r3, [r2, #0]
 800d1e2:	e013      	b.n	800d20c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	015a      	lsls	r2, r3, #5
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	4413      	add	r3, r2
 800d1ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d1f6:	6013      	str	r3, [r2, #0]
 800d1f8:	e008      	b.n	800d20c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	015a      	lsls	r2, r3, #5
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	4413      	add	r3, r2
 800d202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d206:	461a      	mov	r2, r3
 800d208:	2300      	movs	r3, #0
 800d20a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d20c:	693b      	ldr	r3, [r7, #16]
 800d20e:	015a      	lsls	r2, r3, #5
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	4413      	add	r3, r2
 800d214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d218:	461a      	mov	r2, r3
 800d21a:	2300      	movs	r3, #0
 800d21c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	015a      	lsls	r2, r3, #5
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	4413      	add	r3, r2
 800d226:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d22a:	461a      	mov	r2, r3
 800d22c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d230:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	3301      	adds	r3, #1
 800d236:	613b      	str	r3, [r7, #16]
 800d238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d23a:	693a      	ldr	r2, [r7, #16]
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d3b7      	bcc.n	800d1b0 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d246:	691b      	ldr	r3, [r3, #16]
 800d248:	68fa      	ldr	r2, [r7, #12]
 800d24a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d24e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d252:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2200      	movs	r2, #0
 800d258:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800d260:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	699b      	ldr	r3, [r3, #24]
 800d266:	f043 0210 	orr.w	r2, r3, #16
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	699a      	ldr	r2, [r3, #24]
 800d272:	4b10      	ldr	r3, [pc, #64]	; (800d2b4 <USB_DevInit+0x294>)
 800d274:	4313      	orrs	r3, r2
 800d276:	687a      	ldr	r2, [r7, #4]
 800d278:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d27a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d005      	beq.n	800d28c <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	699b      	ldr	r3, [r3, #24]
 800d284:	f043 0208 	orr.w	r2, r3, #8
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d28c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d28e:	2b01      	cmp	r3, #1
 800d290:	d107      	bne.n	800d2a2 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	699b      	ldr	r3, [r3, #24]
 800d296:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d29a:	f043 0304 	orr.w	r3, r3, #4
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d2a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	3718      	adds	r7, #24
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d2ae:	b004      	add	sp, #16
 800d2b0:	4770      	bx	lr
 800d2b2:	bf00      	nop
 800d2b4:	803c3800 	.word	0x803c3800

0800d2b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d2b8:	b480      	push	{r7}
 800d2ba:	b085      	sub	sp, #20
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
 800d2c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	3301      	adds	r3, #1
 800d2ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	4a13      	ldr	r2, [pc, #76]	; (800d31c <USB_FlushTxFifo+0x64>)
 800d2d0:	4293      	cmp	r3, r2
 800d2d2:	d901      	bls.n	800d2d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d2d4:	2303      	movs	r3, #3
 800d2d6:	e01b      	b.n	800d310 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	691b      	ldr	r3, [r3, #16]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	daf2      	bge.n	800d2c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	019b      	lsls	r3, r3, #6
 800d2e8:	f043 0220 	orr.w	r2, r3, #32
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	3301      	adds	r3, #1
 800d2f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	4a08      	ldr	r2, [pc, #32]	; (800d31c <USB_FlushTxFifo+0x64>)
 800d2fa:	4293      	cmp	r3, r2
 800d2fc:	d901      	bls.n	800d302 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d2fe:	2303      	movs	r3, #3
 800d300:	e006      	b.n	800d310 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	691b      	ldr	r3, [r3, #16]
 800d306:	f003 0320 	and.w	r3, r3, #32
 800d30a:	2b20      	cmp	r3, #32
 800d30c:	d0f0      	beq.n	800d2f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d30e:	2300      	movs	r3, #0
}
 800d310:	4618      	mov	r0, r3
 800d312:	3714      	adds	r7, #20
 800d314:	46bd      	mov	sp, r7
 800d316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31a:	4770      	bx	lr
 800d31c:	00030d40 	.word	0x00030d40

0800d320 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d320:	b480      	push	{r7}
 800d322:	b085      	sub	sp, #20
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d328:	2300      	movs	r3, #0
 800d32a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	3301      	adds	r3, #1
 800d330:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	4a11      	ldr	r2, [pc, #68]	; (800d37c <USB_FlushRxFifo+0x5c>)
 800d336:	4293      	cmp	r3, r2
 800d338:	d901      	bls.n	800d33e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d33a:	2303      	movs	r3, #3
 800d33c:	e018      	b.n	800d370 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	691b      	ldr	r3, [r3, #16]
 800d342:	2b00      	cmp	r3, #0
 800d344:	daf2      	bge.n	800d32c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d346:	2300      	movs	r3, #0
 800d348:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2210      	movs	r2, #16
 800d34e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	3301      	adds	r3, #1
 800d354:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	4a08      	ldr	r2, [pc, #32]	; (800d37c <USB_FlushRxFifo+0x5c>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d901      	bls.n	800d362 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d35e:	2303      	movs	r3, #3
 800d360:	e006      	b.n	800d370 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	691b      	ldr	r3, [r3, #16]
 800d366:	f003 0310 	and.w	r3, r3, #16
 800d36a:	2b10      	cmp	r3, #16
 800d36c:	d0f0      	beq.n	800d350 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d36e:	2300      	movs	r3, #0
}
 800d370:	4618      	mov	r0, r3
 800d372:	3714      	adds	r7, #20
 800d374:	46bd      	mov	sp, r7
 800d376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37a:	4770      	bx	lr
 800d37c:	00030d40 	.word	0x00030d40

0800d380 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d380:	b480      	push	{r7}
 800d382:	b085      	sub	sp, #20
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
 800d388:	460b      	mov	r3, r1
 800d38a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d396:	681a      	ldr	r2, [r3, #0]
 800d398:	78fb      	ldrb	r3, [r7, #3]
 800d39a:	68f9      	ldr	r1, [r7, #12]
 800d39c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d3a0:	4313      	orrs	r3, r2
 800d3a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d3a4:	2300      	movs	r3, #0
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3714      	adds	r7, #20
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b0:	4770      	bx	lr

0800d3b2 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800d3b2:	b480      	push	{r7}
 800d3b4:	b087      	sub	sp, #28
 800d3b6:	af00      	add	r7, sp, #0
 800d3b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d3be:	693b      	ldr	r3, [r7, #16]
 800d3c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3c4:	689b      	ldr	r3, [r3, #8]
 800d3c6:	f003 0306 	and.w	r3, r3, #6
 800d3ca:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	2b02      	cmp	r3, #2
 800d3d0:	d002      	beq.n	800d3d8 <USB_GetDevSpeed+0x26>
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	2b06      	cmp	r3, #6
 800d3d6:	d102      	bne.n	800d3de <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800d3d8:	2302      	movs	r3, #2
 800d3da:	75fb      	strb	r3, [r7, #23]
 800d3dc:	e001      	b.n	800d3e2 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800d3de:	230f      	movs	r3, #15
 800d3e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800d3e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	371c      	adds	r7, #28
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ee:	4770      	bx	lr

0800d3f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d3f0:	b480      	push	{r7}
 800d3f2:	b085      	sub	sp, #20
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	785b      	ldrb	r3, [r3, #1]
 800d408:	2b01      	cmp	r3, #1
 800d40a:	d13a      	bne.n	800d482 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d412:	69da      	ldr	r2, [r3, #28]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	f003 030f 	and.w	r3, r3, #15
 800d41c:	2101      	movs	r1, #1
 800d41e:	fa01 f303 	lsl.w	r3, r1, r3
 800d422:	b29b      	uxth	r3, r3
 800d424:	68f9      	ldr	r1, [r7, #12]
 800d426:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d42a:	4313      	orrs	r3, r2
 800d42c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d42e:	68bb      	ldr	r3, [r7, #8]
 800d430:	015a      	lsls	r2, r3, #5
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	4413      	add	r3, r2
 800d436:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d440:	2b00      	cmp	r3, #0
 800d442:	d155      	bne.n	800d4f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	015a      	lsls	r2, r3, #5
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	4413      	add	r3, r2
 800d44c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d450:	681a      	ldr	r2, [r3, #0]
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	68db      	ldr	r3, [r3, #12]
 800d456:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	791b      	ldrb	r3, [r3, #4]
 800d45e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d460:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d462:	68bb      	ldr	r3, [r7, #8]
 800d464:	059b      	lsls	r3, r3, #22
 800d466:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d468:	4313      	orrs	r3, r2
 800d46a:	68ba      	ldr	r2, [r7, #8]
 800d46c:	0151      	lsls	r1, r2, #5
 800d46e:	68fa      	ldr	r2, [r7, #12]
 800d470:	440a      	add	r2, r1
 800d472:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d47a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d47e:	6013      	str	r3, [r2, #0]
 800d480:	e036      	b.n	800d4f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d488:	69da      	ldr	r2, [r3, #28]
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	781b      	ldrb	r3, [r3, #0]
 800d48e:	f003 030f 	and.w	r3, r3, #15
 800d492:	2101      	movs	r1, #1
 800d494:	fa01 f303 	lsl.w	r3, r1, r3
 800d498:	041b      	lsls	r3, r3, #16
 800d49a:	68f9      	ldr	r1, [r7, #12]
 800d49c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d4a0:	4313      	orrs	r3, r2
 800d4a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	015a      	lsls	r2, r3, #5
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	4413      	add	r3, r2
 800d4ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d11a      	bne.n	800d4f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	015a      	lsls	r2, r3, #5
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	4413      	add	r3, r2
 800d4c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4c6:	681a      	ldr	r2, [r3, #0]
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	68db      	ldr	r3, [r3, #12]
 800d4cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	791b      	ldrb	r3, [r3, #4]
 800d4d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d4d6:	430b      	orrs	r3, r1
 800d4d8:	4313      	orrs	r3, r2
 800d4da:	68ba      	ldr	r2, [r7, #8]
 800d4dc:	0151      	lsls	r1, r2, #5
 800d4de:	68fa      	ldr	r2, [r7, #12]
 800d4e0:	440a      	add	r2, r1
 800d4e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d4ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d4ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800d4f0:	2300      	movs	r3, #0
}
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	3714      	adds	r7, #20
 800d4f6:	46bd      	mov	sp, r7
 800d4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fc:	4770      	bx	lr
	...

0800d500 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d500:	b480      	push	{r7}
 800d502:	b085      	sub	sp, #20
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
 800d508:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	785b      	ldrb	r3, [r3, #1]
 800d518:	2b01      	cmp	r3, #1
 800d51a:	d161      	bne.n	800d5e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d51c:	68bb      	ldr	r3, [r7, #8]
 800d51e:	015a      	lsls	r2, r3, #5
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	4413      	add	r3, r2
 800d524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d52e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d532:	d11f      	bne.n	800d574 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	015a      	lsls	r2, r3, #5
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	4413      	add	r3, r2
 800d53c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	68ba      	ldr	r2, [r7, #8]
 800d544:	0151      	lsls	r1, r2, #5
 800d546:	68fa      	ldr	r2, [r7, #12]
 800d548:	440a      	add	r2, r1
 800d54a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d54e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d552:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	015a      	lsls	r2, r3, #5
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	4413      	add	r3, r2
 800d55c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	68ba      	ldr	r2, [r7, #8]
 800d564:	0151      	lsls	r1, r2, #5
 800d566:	68fa      	ldr	r2, [r7, #12]
 800d568:	440a      	add	r2, r1
 800d56a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d56e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d572:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d57a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d57c:	683b      	ldr	r3, [r7, #0]
 800d57e:	781b      	ldrb	r3, [r3, #0]
 800d580:	f003 030f 	and.w	r3, r3, #15
 800d584:	2101      	movs	r1, #1
 800d586:	fa01 f303 	lsl.w	r3, r1, r3
 800d58a:	b29b      	uxth	r3, r3
 800d58c:	43db      	mvns	r3, r3
 800d58e:	68f9      	ldr	r1, [r7, #12]
 800d590:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d594:	4013      	ands	r3, r2
 800d596:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d59e:	69da      	ldr	r2, [r3, #28]
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	781b      	ldrb	r3, [r3, #0]
 800d5a4:	f003 030f 	and.w	r3, r3, #15
 800d5a8:	2101      	movs	r1, #1
 800d5aa:	fa01 f303 	lsl.w	r3, r1, r3
 800d5ae:	b29b      	uxth	r3, r3
 800d5b0:	43db      	mvns	r3, r3
 800d5b2:	68f9      	ldr	r1, [r7, #12]
 800d5b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d5b8:	4013      	ands	r3, r2
 800d5ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d5bc:	68bb      	ldr	r3, [r7, #8]
 800d5be:	015a      	lsls	r2, r3, #5
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	4413      	add	r3, r2
 800d5c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5c8:	681a      	ldr	r2, [r3, #0]
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	0159      	lsls	r1, r3, #5
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	440b      	add	r3, r1
 800d5d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5d6:	4619      	mov	r1, r3
 800d5d8:	4b35      	ldr	r3, [pc, #212]	; (800d6b0 <USB_DeactivateEndpoint+0x1b0>)
 800d5da:	4013      	ands	r3, r2
 800d5dc:	600b      	str	r3, [r1, #0]
 800d5de:	e060      	b.n	800d6a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d5e0:	68bb      	ldr	r3, [r7, #8]
 800d5e2:	015a      	lsls	r2, r3, #5
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	4413      	add	r3, r2
 800d5e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d5f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d5f6:	d11f      	bne.n	800d638 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d5f8:	68bb      	ldr	r3, [r7, #8]
 800d5fa:	015a      	lsls	r2, r3, #5
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	4413      	add	r3, r2
 800d600:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	68ba      	ldr	r2, [r7, #8]
 800d608:	0151      	lsls	r1, r2, #5
 800d60a:	68fa      	ldr	r2, [r7, #12]
 800d60c:	440a      	add	r2, r1
 800d60e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d612:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d616:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d618:	68bb      	ldr	r3, [r7, #8]
 800d61a:	015a      	lsls	r2, r3, #5
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	4413      	add	r3, r2
 800d620:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	68ba      	ldr	r2, [r7, #8]
 800d628:	0151      	lsls	r1, r2, #5
 800d62a:	68fa      	ldr	r2, [r7, #12]
 800d62c:	440a      	add	r2, r1
 800d62e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d632:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d636:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d63e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	781b      	ldrb	r3, [r3, #0]
 800d644:	f003 030f 	and.w	r3, r3, #15
 800d648:	2101      	movs	r1, #1
 800d64a:	fa01 f303 	lsl.w	r3, r1, r3
 800d64e:	041b      	lsls	r3, r3, #16
 800d650:	43db      	mvns	r3, r3
 800d652:	68f9      	ldr	r1, [r7, #12]
 800d654:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d658:	4013      	ands	r3, r2
 800d65a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d662:	69da      	ldr	r2, [r3, #28]
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	f003 030f 	and.w	r3, r3, #15
 800d66c:	2101      	movs	r1, #1
 800d66e:	fa01 f303 	lsl.w	r3, r1, r3
 800d672:	041b      	lsls	r3, r3, #16
 800d674:	43db      	mvns	r3, r3
 800d676:	68f9      	ldr	r1, [r7, #12]
 800d678:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d67c:	4013      	ands	r3, r2
 800d67e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	015a      	lsls	r2, r3, #5
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	4413      	add	r3, r2
 800d688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d68c:	681a      	ldr	r2, [r3, #0]
 800d68e:	68bb      	ldr	r3, [r7, #8]
 800d690:	0159      	lsls	r1, r3, #5
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	440b      	add	r3, r1
 800d696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d69a:	4619      	mov	r1, r3
 800d69c:	4b05      	ldr	r3, [pc, #20]	; (800d6b4 <USB_DeactivateEndpoint+0x1b4>)
 800d69e:	4013      	ands	r3, r2
 800d6a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d6a2:	2300      	movs	r3, #0
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	3714      	adds	r7, #20
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ae:	4770      	bx	lr
 800d6b0:	ec337800 	.word	0xec337800
 800d6b4:	eff37800 	.word	0xeff37800

0800d6b8 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b086      	sub	sp, #24
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d6c6:	683b      	ldr	r3, [r7, #0]
 800d6c8:	781b      	ldrb	r3, [r3, #0]
 800d6ca:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	785b      	ldrb	r3, [r3, #1]
 800d6d0:	2b01      	cmp	r3, #1
 800d6d2:	f040 810a 	bne.w	800d8ea <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	699b      	ldr	r3, [r3, #24]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d132      	bne.n	800d744 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d6de:	693b      	ldr	r3, [r7, #16]
 800d6e0:	015a      	lsls	r2, r3, #5
 800d6e2:	697b      	ldr	r3, [r7, #20]
 800d6e4:	4413      	add	r3, r2
 800d6e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6ea:	691b      	ldr	r3, [r3, #16]
 800d6ec:	693a      	ldr	r2, [r7, #16]
 800d6ee:	0151      	lsls	r1, r2, #5
 800d6f0:	697a      	ldr	r2, [r7, #20]
 800d6f2:	440a      	add	r2, r1
 800d6f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d6f8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d6fc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d700:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d702:	693b      	ldr	r3, [r7, #16]
 800d704:	015a      	lsls	r2, r3, #5
 800d706:	697b      	ldr	r3, [r7, #20]
 800d708:	4413      	add	r3, r2
 800d70a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d70e:	691b      	ldr	r3, [r3, #16]
 800d710:	693a      	ldr	r2, [r7, #16]
 800d712:	0151      	lsls	r1, r2, #5
 800d714:	697a      	ldr	r2, [r7, #20]
 800d716:	440a      	add	r2, r1
 800d718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d71c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d720:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d722:	693b      	ldr	r3, [r7, #16]
 800d724:	015a      	lsls	r2, r3, #5
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	4413      	add	r3, r2
 800d72a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d72e:	691b      	ldr	r3, [r3, #16]
 800d730:	693a      	ldr	r2, [r7, #16]
 800d732:	0151      	lsls	r1, r2, #5
 800d734:	697a      	ldr	r2, [r7, #20]
 800d736:	440a      	add	r2, r1
 800d738:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d73c:	0cdb      	lsrs	r3, r3, #19
 800d73e:	04db      	lsls	r3, r3, #19
 800d740:	6113      	str	r3, [r2, #16]
 800d742:	e074      	b.n	800d82e <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d744:	693b      	ldr	r3, [r7, #16]
 800d746:	015a      	lsls	r2, r3, #5
 800d748:	697b      	ldr	r3, [r7, #20]
 800d74a:	4413      	add	r3, r2
 800d74c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d750:	691b      	ldr	r3, [r3, #16]
 800d752:	693a      	ldr	r2, [r7, #16]
 800d754:	0151      	lsls	r1, r2, #5
 800d756:	697a      	ldr	r2, [r7, #20]
 800d758:	440a      	add	r2, r1
 800d75a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d75e:	0cdb      	lsrs	r3, r3, #19
 800d760:	04db      	lsls	r3, r3, #19
 800d762:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d764:	693b      	ldr	r3, [r7, #16]
 800d766:	015a      	lsls	r2, r3, #5
 800d768:	697b      	ldr	r3, [r7, #20]
 800d76a:	4413      	add	r3, r2
 800d76c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d770:	691b      	ldr	r3, [r3, #16]
 800d772:	693a      	ldr	r2, [r7, #16]
 800d774:	0151      	lsls	r1, r2, #5
 800d776:	697a      	ldr	r2, [r7, #20]
 800d778:	440a      	add	r2, r1
 800d77a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d77e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d782:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d786:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d788:	693b      	ldr	r3, [r7, #16]
 800d78a:	015a      	lsls	r2, r3, #5
 800d78c:	697b      	ldr	r3, [r7, #20]
 800d78e:	4413      	add	r3, r2
 800d790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d794:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	6999      	ldr	r1, [r3, #24]
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	68db      	ldr	r3, [r3, #12]
 800d79e:	440b      	add	r3, r1
 800d7a0:	1e59      	subs	r1, r3, #1
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	68db      	ldr	r3, [r3, #12]
 800d7a6:	fbb1 f3f3 	udiv	r3, r1, r3
 800d7aa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d7ac:	4b9e      	ldr	r3, [pc, #632]	; (800da28 <USB_EPStartXfer+0x370>)
 800d7ae:	400b      	ands	r3, r1
 800d7b0:	6939      	ldr	r1, [r7, #16]
 800d7b2:	0148      	lsls	r0, r1, #5
 800d7b4:	6979      	ldr	r1, [r7, #20]
 800d7b6:	4401      	add	r1, r0
 800d7b8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d7bc:	4313      	orrs	r3, r2
 800d7be:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	015a      	lsls	r2, r3, #5
 800d7c4:	697b      	ldr	r3, [r7, #20]
 800d7c6:	4413      	add	r3, r2
 800d7c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7cc:	691a      	ldr	r2, [r3, #16]
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	699b      	ldr	r3, [r3, #24]
 800d7d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d7d6:	6939      	ldr	r1, [r7, #16]
 800d7d8:	0148      	lsls	r0, r1, #5
 800d7da:	6979      	ldr	r1, [r7, #20]
 800d7dc:	4401      	add	r1, r0
 800d7de:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	791b      	ldrb	r3, [r3, #4]
 800d7ea:	2b01      	cmp	r3, #1
 800d7ec:	d11f      	bne.n	800d82e <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d7ee:	693b      	ldr	r3, [r7, #16]
 800d7f0:	015a      	lsls	r2, r3, #5
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	4413      	add	r3, r2
 800d7f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7fa:	691b      	ldr	r3, [r3, #16]
 800d7fc:	693a      	ldr	r2, [r7, #16]
 800d7fe:	0151      	lsls	r1, r2, #5
 800d800:	697a      	ldr	r2, [r7, #20]
 800d802:	440a      	add	r2, r1
 800d804:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d808:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800d80c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800d80e:	693b      	ldr	r3, [r7, #16]
 800d810:	015a      	lsls	r2, r3, #5
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	4413      	add	r3, r2
 800d816:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d81a:	691b      	ldr	r3, [r3, #16]
 800d81c:	693a      	ldr	r2, [r7, #16]
 800d81e:	0151      	lsls	r1, r2, #5
 800d820:	697a      	ldr	r2, [r7, #20]
 800d822:	440a      	add	r2, r1
 800d824:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d828:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d82c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d82e:	693b      	ldr	r3, [r7, #16]
 800d830:	015a      	lsls	r2, r3, #5
 800d832:	697b      	ldr	r3, [r7, #20]
 800d834:	4413      	add	r3, r2
 800d836:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	693a      	ldr	r2, [r7, #16]
 800d83e:	0151      	lsls	r1, r2, #5
 800d840:	697a      	ldr	r2, [r7, #20]
 800d842:	440a      	add	r2, r1
 800d844:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d848:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d84c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	791b      	ldrb	r3, [r3, #4]
 800d852:	2b01      	cmp	r3, #1
 800d854:	d015      	beq.n	800d882 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	699b      	ldr	r3, [r3, #24]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	f000 8106 	beq.w	800da6c <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d866:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	781b      	ldrb	r3, [r3, #0]
 800d86c:	f003 030f 	and.w	r3, r3, #15
 800d870:	2101      	movs	r1, #1
 800d872:	fa01 f303 	lsl.w	r3, r1, r3
 800d876:	6979      	ldr	r1, [r7, #20]
 800d878:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d87c:	4313      	orrs	r3, r2
 800d87e:	634b      	str	r3, [r1, #52]	; 0x34
 800d880:	e0f4      	b.n	800da6c <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d882:	697b      	ldr	r3, [r7, #20]
 800d884:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d888:	689b      	ldr	r3, [r3, #8]
 800d88a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d110      	bne.n	800d8b4 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d892:	693b      	ldr	r3, [r7, #16]
 800d894:	015a      	lsls	r2, r3, #5
 800d896:	697b      	ldr	r3, [r7, #20]
 800d898:	4413      	add	r3, r2
 800d89a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	693a      	ldr	r2, [r7, #16]
 800d8a2:	0151      	lsls	r1, r2, #5
 800d8a4:	697a      	ldr	r2, [r7, #20]
 800d8a6:	440a      	add	r2, r1
 800d8a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d8ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d8b0:	6013      	str	r3, [r2, #0]
 800d8b2:	e00f      	b.n	800d8d4 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d8b4:	693b      	ldr	r3, [r7, #16]
 800d8b6:	015a      	lsls	r2, r3, #5
 800d8b8:	697b      	ldr	r3, [r7, #20]
 800d8ba:	4413      	add	r3, r2
 800d8bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	693a      	ldr	r2, [r7, #16]
 800d8c4:	0151      	lsls	r1, r2, #5
 800d8c6:	697a      	ldr	r2, [r7, #20]
 800d8c8:	440a      	add	r2, r1
 800d8ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d8ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d8d2:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	6919      	ldr	r1, [r3, #16]
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	781a      	ldrb	r2, [r3, #0]
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	699b      	ldr	r3, [r3, #24]
 800d8e0:	b29b      	uxth	r3, r3
 800d8e2:	6878      	ldr	r0, [r7, #4]
 800d8e4:	f000 fa94 	bl	800de10 <USB_WritePacket>
 800d8e8:	e0c0      	b.n	800da6c <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d8ea:	693b      	ldr	r3, [r7, #16]
 800d8ec:	015a      	lsls	r2, r3, #5
 800d8ee:	697b      	ldr	r3, [r7, #20]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8f6:	691b      	ldr	r3, [r3, #16]
 800d8f8:	693a      	ldr	r2, [r7, #16]
 800d8fa:	0151      	lsls	r1, r2, #5
 800d8fc:	697a      	ldr	r2, [r7, #20]
 800d8fe:	440a      	add	r2, r1
 800d900:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d904:	0cdb      	lsrs	r3, r3, #19
 800d906:	04db      	lsls	r3, r3, #19
 800d908:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d90a:	693b      	ldr	r3, [r7, #16]
 800d90c:	015a      	lsls	r2, r3, #5
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	4413      	add	r3, r2
 800d912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d916:	691b      	ldr	r3, [r3, #16]
 800d918:	693a      	ldr	r2, [r7, #16]
 800d91a:	0151      	lsls	r1, r2, #5
 800d91c:	697a      	ldr	r2, [r7, #20]
 800d91e:	440a      	add	r2, r1
 800d920:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d924:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d928:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d92c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800d92e:	683b      	ldr	r3, [r7, #0]
 800d930:	699b      	ldr	r3, [r3, #24]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d123      	bne.n	800d97e <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	015a      	lsls	r2, r3, #5
 800d93a:	697b      	ldr	r3, [r7, #20]
 800d93c:	4413      	add	r3, r2
 800d93e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d942:	691a      	ldr	r2, [r3, #16]
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	68db      	ldr	r3, [r3, #12]
 800d948:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d94c:	6939      	ldr	r1, [r7, #16]
 800d94e:	0148      	lsls	r0, r1, #5
 800d950:	6979      	ldr	r1, [r7, #20]
 800d952:	4401      	add	r1, r0
 800d954:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d958:	4313      	orrs	r3, r2
 800d95a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	015a      	lsls	r2, r3, #5
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	4413      	add	r3, r2
 800d964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d968:	691b      	ldr	r3, [r3, #16]
 800d96a:	693a      	ldr	r2, [r7, #16]
 800d96c:	0151      	lsls	r1, r2, #5
 800d96e:	697a      	ldr	r2, [r7, #20]
 800d970:	440a      	add	r2, r1
 800d972:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d976:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d97a:	6113      	str	r3, [r2, #16]
 800d97c:	e037      	b.n	800d9ee <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	699a      	ldr	r2, [r3, #24]
 800d982:	683b      	ldr	r3, [r7, #0]
 800d984:	68db      	ldr	r3, [r3, #12]
 800d986:	4413      	add	r3, r2
 800d988:	1e5a      	subs	r2, r3, #1
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	68db      	ldr	r3, [r3, #12]
 800d98e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d992:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	68db      	ldr	r3, [r3, #12]
 800d998:	89fa      	ldrh	r2, [r7, #14]
 800d99a:	fb03 f202 	mul.w	r2, r3, r2
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	015a      	lsls	r2, r3, #5
 800d9a6:	697b      	ldr	r3, [r7, #20]
 800d9a8:	4413      	add	r3, r2
 800d9aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9ae:	691a      	ldr	r2, [r3, #16]
 800d9b0:	89fb      	ldrh	r3, [r7, #14]
 800d9b2:	04d9      	lsls	r1, r3, #19
 800d9b4:	4b1c      	ldr	r3, [pc, #112]	; (800da28 <USB_EPStartXfer+0x370>)
 800d9b6:	400b      	ands	r3, r1
 800d9b8:	6939      	ldr	r1, [r7, #16]
 800d9ba:	0148      	lsls	r0, r1, #5
 800d9bc:	6979      	ldr	r1, [r7, #20]
 800d9be:	4401      	add	r1, r0
 800d9c0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d9c4:	4313      	orrs	r3, r2
 800d9c6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d9c8:	693b      	ldr	r3, [r7, #16]
 800d9ca:	015a      	lsls	r2, r3, #5
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	4413      	add	r3, r2
 800d9d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9d4:	691a      	ldr	r2, [r3, #16]
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	69db      	ldr	r3, [r3, #28]
 800d9da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d9de:	6939      	ldr	r1, [r7, #16]
 800d9e0:	0148      	lsls	r0, r1, #5
 800d9e2:	6979      	ldr	r1, [r7, #20]
 800d9e4:	4401      	add	r1, r0
 800d9e6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d9ea:	4313      	orrs	r3, r2
 800d9ec:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	791b      	ldrb	r3, [r3, #4]
 800d9f2:	2b01      	cmp	r3, #1
 800d9f4:	d12a      	bne.n	800da4c <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d9f6:	697b      	ldr	r3, [r7, #20]
 800d9f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d9fc:	689b      	ldr	r3, [r3, #8]
 800d9fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da02:	2b00      	cmp	r3, #0
 800da04:	d112      	bne.n	800da2c <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800da06:	693b      	ldr	r3, [r7, #16]
 800da08:	015a      	lsls	r2, r3, #5
 800da0a:	697b      	ldr	r3, [r7, #20]
 800da0c:	4413      	add	r3, r2
 800da0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	693a      	ldr	r2, [r7, #16]
 800da16:	0151      	lsls	r1, r2, #5
 800da18:	697a      	ldr	r2, [r7, #20]
 800da1a:	440a      	add	r2, r1
 800da1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da20:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800da24:	6013      	str	r3, [r2, #0]
 800da26:	e011      	b.n	800da4c <USB_EPStartXfer+0x394>
 800da28:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800da2c:	693b      	ldr	r3, [r7, #16]
 800da2e:	015a      	lsls	r2, r3, #5
 800da30:	697b      	ldr	r3, [r7, #20]
 800da32:	4413      	add	r3, r2
 800da34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	693a      	ldr	r2, [r7, #16]
 800da3c:	0151      	lsls	r1, r2, #5
 800da3e:	697a      	ldr	r2, [r7, #20]
 800da40:	440a      	add	r2, r1
 800da42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800da4a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800da4c:	693b      	ldr	r3, [r7, #16]
 800da4e:	015a      	lsls	r2, r3, #5
 800da50:	697b      	ldr	r3, [r7, #20]
 800da52:	4413      	add	r3, r2
 800da54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	693a      	ldr	r2, [r7, #16]
 800da5c:	0151      	lsls	r1, r2, #5
 800da5e:	697a      	ldr	r2, [r7, #20]
 800da60:	440a      	add	r2, r1
 800da62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da66:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800da6a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da6c:	2300      	movs	r3, #0
}
 800da6e:	4618      	mov	r0, r3
 800da70:	3718      	adds	r7, #24
 800da72:	46bd      	mov	sp, r7
 800da74:	bd80      	pop	{r7, pc}
 800da76:	bf00      	nop

0800da78 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800da78:	b480      	push	{r7}
 800da7a:	b085      	sub	sp, #20
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]
 800da80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	781b      	ldrb	r3, [r3, #0]
 800da8a:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800da8c:	683b      	ldr	r3, [r7, #0]
 800da8e:	785b      	ldrb	r3, [r3, #1]
 800da90:	2b01      	cmp	r3, #1
 800da92:	f040 80ab 	bne.w	800dbec <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	699b      	ldr	r3, [r3, #24]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d132      	bne.n	800db04 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	015a      	lsls	r2, r3, #5
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	4413      	add	r3, r2
 800daa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800daaa:	691b      	ldr	r3, [r3, #16]
 800daac:	68ba      	ldr	r2, [r7, #8]
 800daae:	0151      	lsls	r1, r2, #5
 800dab0:	68fa      	ldr	r2, [r7, #12]
 800dab2:	440a      	add	r2, r1
 800dab4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dab8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800dabc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800dac0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	015a      	lsls	r2, r3, #5
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	4413      	add	r3, r2
 800daca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dace:	691b      	ldr	r3, [r3, #16]
 800dad0:	68ba      	ldr	r2, [r7, #8]
 800dad2:	0151      	lsls	r1, r2, #5
 800dad4:	68fa      	ldr	r2, [r7, #12]
 800dad6:	440a      	add	r2, r1
 800dad8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dadc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dae0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800dae2:	68bb      	ldr	r3, [r7, #8]
 800dae4:	015a      	lsls	r2, r3, #5
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	4413      	add	r3, r2
 800daea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800daee:	691b      	ldr	r3, [r3, #16]
 800daf0:	68ba      	ldr	r2, [r7, #8]
 800daf2:	0151      	lsls	r1, r2, #5
 800daf4:	68fa      	ldr	r2, [r7, #12]
 800daf6:	440a      	add	r2, r1
 800daf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dafc:	0cdb      	lsrs	r3, r3, #19
 800dafe:	04db      	lsls	r3, r3, #19
 800db00:	6113      	str	r3, [r2, #16]
 800db02:	e04e      	b.n	800dba2 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	015a      	lsls	r2, r3, #5
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	4413      	add	r3, r2
 800db0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db10:	691b      	ldr	r3, [r3, #16]
 800db12:	68ba      	ldr	r2, [r7, #8]
 800db14:	0151      	lsls	r1, r2, #5
 800db16:	68fa      	ldr	r2, [r7, #12]
 800db18:	440a      	add	r2, r1
 800db1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800db1e:	0cdb      	lsrs	r3, r3, #19
 800db20:	04db      	lsls	r3, r3, #19
 800db22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800db24:	68bb      	ldr	r3, [r7, #8]
 800db26:	015a      	lsls	r2, r3, #5
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	4413      	add	r3, r2
 800db2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db30:	691b      	ldr	r3, [r3, #16]
 800db32:	68ba      	ldr	r2, [r7, #8]
 800db34:	0151      	lsls	r1, r2, #5
 800db36:	68fa      	ldr	r2, [r7, #12]
 800db38:	440a      	add	r2, r1
 800db3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800db3e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800db42:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800db46:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	699a      	ldr	r2, [r3, #24]
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	68db      	ldr	r3, [r3, #12]
 800db50:	429a      	cmp	r2, r3
 800db52:	d903      	bls.n	800db5c <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	68da      	ldr	r2, [r3, #12]
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	015a      	lsls	r2, r3, #5
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	4413      	add	r3, r2
 800db64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db68:	691b      	ldr	r3, [r3, #16]
 800db6a:	68ba      	ldr	r2, [r7, #8]
 800db6c:	0151      	lsls	r1, r2, #5
 800db6e:	68fa      	ldr	r2, [r7, #12]
 800db70:	440a      	add	r2, r1
 800db72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800db76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800db7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	015a      	lsls	r2, r3, #5
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	4413      	add	r3, r2
 800db84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800db88:	691a      	ldr	r2, [r3, #16]
 800db8a:	683b      	ldr	r3, [r7, #0]
 800db8c:	699b      	ldr	r3, [r3, #24]
 800db8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800db92:	68b9      	ldr	r1, [r7, #8]
 800db94:	0148      	lsls	r0, r1, #5
 800db96:	68f9      	ldr	r1, [r7, #12]
 800db98:	4401      	add	r1, r0
 800db9a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800db9e:	4313      	orrs	r3, r2
 800dba0:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800dba2:	68bb      	ldr	r3, [r7, #8]
 800dba4:	015a      	lsls	r2, r3, #5
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	4413      	add	r3, r2
 800dbaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	68ba      	ldr	r2, [r7, #8]
 800dbb2:	0151      	lsls	r1, r2, #5
 800dbb4:	68fa      	ldr	r2, [r7, #12]
 800dbb6:	440a      	add	r2, r1
 800dbb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dbbc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800dbc0:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	699b      	ldr	r3, [r3, #24]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d071      	beq.n	800dcae <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dbd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	781b      	ldrb	r3, [r3, #0]
 800dbd6:	f003 030f 	and.w	r3, r3, #15
 800dbda:	2101      	movs	r1, #1
 800dbdc:	fa01 f303 	lsl.w	r3, r1, r3
 800dbe0:	68f9      	ldr	r1, [r7, #12]
 800dbe2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dbe6:	4313      	orrs	r3, r2
 800dbe8:	634b      	str	r3, [r1, #52]	; 0x34
 800dbea:	e060      	b.n	800dcae <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800dbec:	68bb      	ldr	r3, [r7, #8]
 800dbee:	015a      	lsls	r2, r3, #5
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	4413      	add	r3, r2
 800dbf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbf8:	691b      	ldr	r3, [r3, #16]
 800dbfa:	68ba      	ldr	r2, [r7, #8]
 800dbfc:	0151      	lsls	r1, r2, #5
 800dbfe:	68fa      	ldr	r2, [r7, #12]
 800dc00:	440a      	add	r2, r1
 800dc02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc06:	0cdb      	lsrs	r3, r3, #19
 800dc08:	04db      	lsls	r3, r3, #19
 800dc0a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	015a      	lsls	r2, r3, #5
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	4413      	add	r3, r2
 800dc14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc18:	691b      	ldr	r3, [r3, #16]
 800dc1a:	68ba      	ldr	r2, [r7, #8]
 800dc1c:	0151      	lsls	r1, r2, #5
 800dc1e:	68fa      	ldr	r2, [r7, #12]
 800dc20:	440a      	add	r2, r1
 800dc22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc26:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800dc2a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800dc2e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	699b      	ldr	r3, [r3, #24]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d003      	beq.n	800dc40 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	68da      	ldr	r2, [r3, #12]
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	68da      	ldr	r2, [r3, #12]
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800dc48:	68bb      	ldr	r3, [r7, #8]
 800dc4a:	015a      	lsls	r2, r3, #5
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	4413      	add	r3, r2
 800dc50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc54:	691b      	ldr	r3, [r3, #16]
 800dc56:	68ba      	ldr	r2, [r7, #8]
 800dc58:	0151      	lsls	r1, r2, #5
 800dc5a:	68fa      	ldr	r2, [r7, #12]
 800dc5c:	440a      	add	r2, r1
 800dc5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dc66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800dc68:	68bb      	ldr	r3, [r7, #8]
 800dc6a:	015a      	lsls	r2, r3, #5
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	4413      	add	r3, r2
 800dc70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc74:	691a      	ldr	r2, [r3, #16]
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	69db      	ldr	r3, [r3, #28]
 800dc7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dc7e:	68b9      	ldr	r1, [r7, #8]
 800dc80:	0148      	lsls	r0, r1, #5
 800dc82:	68f9      	ldr	r1, [r7, #12]
 800dc84:	4401      	add	r1, r0
 800dc86:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800dc8a:	4313      	orrs	r3, r2
 800dc8c:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800dc8e:	68bb      	ldr	r3, [r7, #8]
 800dc90:	015a      	lsls	r2, r3, #5
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	4413      	add	r3, r2
 800dc96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	68ba      	ldr	r2, [r7, #8]
 800dc9e:	0151      	lsls	r1, r2, #5
 800dca0:	68fa      	ldr	r2, [r7, #12]
 800dca2:	440a      	add	r2, r1
 800dca4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dca8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800dcac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dcae:	2300      	movs	r3, #0
}
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	3714      	adds	r7, #20
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcba:	4770      	bx	lr

0800dcbc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dcbc:	b480      	push	{r7}
 800dcbe:	b087      	sub	sp, #28
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	6078      	str	r0, [r7, #4]
 800dcc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800dcca:	2300      	movs	r3, #0
 800dccc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	785b      	ldrb	r3, [r3, #1]
 800dcd6:	2b01      	cmp	r3, #1
 800dcd8:	d14a      	bne.n	800dd70 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	015a      	lsls	r2, r3, #5
 800dce0:	693b      	ldr	r3, [r7, #16]
 800dce2:	4413      	add	r3, r2
 800dce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dcee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dcf2:	f040 8086 	bne.w	800de02 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	781b      	ldrb	r3, [r3, #0]
 800dcfa:	015a      	lsls	r2, r3, #5
 800dcfc:	693b      	ldr	r3, [r7, #16]
 800dcfe:	4413      	add	r3, r2
 800dd00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	683a      	ldr	r2, [r7, #0]
 800dd08:	7812      	ldrb	r2, [r2, #0]
 800dd0a:	0151      	lsls	r1, r2, #5
 800dd0c:	693a      	ldr	r2, [r7, #16]
 800dd0e:	440a      	add	r2, r1
 800dd10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dd14:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dd18:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	781b      	ldrb	r3, [r3, #0]
 800dd1e:	015a      	lsls	r2, r3, #5
 800dd20:	693b      	ldr	r3, [r7, #16]
 800dd22:	4413      	add	r3, r2
 800dd24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	683a      	ldr	r2, [r7, #0]
 800dd2c:	7812      	ldrb	r2, [r2, #0]
 800dd2e:	0151      	lsls	r1, r2, #5
 800dd30:	693a      	ldr	r2, [r7, #16]
 800dd32:	440a      	add	r2, r1
 800dd34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dd38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dd3c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	3301      	adds	r3, #1
 800dd42:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	f242 7210 	movw	r2, #10000	; 0x2710
 800dd4a:	4293      	cmp	r3, r2
 800dd4c:	d902      	bls.n	800dd54 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800dd4e:	2301      	movs	r3, #1
 800dd50:	75fb      	strb	r3, [r7, #23]
          break;
 800dd52:	e056      	b.n	800de02 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	015a      	lsls	r2, r3, #5
 800dd5a:	693b      	ldr	r3, [r7, #16]
 800dd5c:	4413      	add	r3, r2
 800dd5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dd68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dd6c:	d0e7      	beq.n	800dd3e <USB_EPStopXfer+0x82>
 800dd6e:	e048      	b.n	800de02 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	781b      	ldrb	r3, [r3, #0]
 800dd74:	015a      	lsls	r2, r3, #5
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	4413      	add	r3, r2
 800dd7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dd84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dd88:	d13b      	bne.n	800de02 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	781b      	ldrb	r3, [r3, #0]
 800dd8e:	015a      	lsls	r2, r3, #5
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	4413      	add	r3, r2
 800dd94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	683a      	ldr	r2, [r7, #0]
 800dd9c:	7812      	ldrb	r2, [r2, #0]
 800dd9e:	0151      	lsls	r1, r2, #5
 800dda0:	693a      	ldr	r2, [r7, #16]
 800dda2:	440a      	add	r2, r1
 800dda4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dda8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ddac:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	781b      	ldrb	r3, [r3, #0]
 800ddb2:	015a      	lsls	r2, r3, #5
 800ddb4:	693b      	ldr	r3, [r7, #16]
 800ddb6:	4413      	add	r3, r2
 800ddb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	683a      	ldr	r2, [r7, #0]
 800ddc0:	7812      	ldrb	r2, [r2, #0]
 800ddc2:	0151      	lsls	r1, r2, #5
 800ddc4:	693a      	ldr	r2, [r7, #16]
 800ddc6:	440a      	add	r2, r1
 800ddc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ddcc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ddd0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	3301      	adds	r3, #1
 800ddd6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	f242 7210 	movw	r2, #10000	; 0x2710
 800ddde:	4293      	cmp	r3, r2
 800dde0:	d902      	bls.n	800dde8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800dde2:	2301      	movs	r3, #1
 800dde4:	75fb      	strb	r3, [r7, #23]
          break;
 800dde6:	e00c      	b.n	800de02 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	015a      	lsls	r2, r3, #5
 800ddee:	693b      	ldr	r3, [r7, #16]
 800ddf0:	4413      	add	r3, r2
 800ddf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ddfc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800de00:	d0e7      	beq.n	800ddd2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800de02:	7dfb      	ldrb	r3, [r7, #23]
}
 800de04:	4618      	mov	r0, r3
 800de06:	371c      	adds	r7, #28
 800de08:	46bd      	mov	sp, r7
 800de0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0e:	4770      	bx	lr

0800de10 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800de10:	b480      	push	{r7}
 800de12:	b089      	sub	sp, #36	; 0x24
 800de14:	af00      	add	r7, sp, #0
 800de16:	60f8      	str	r0, [r7, #12]
 800de18:	60b9      	str	r1, [r7, #8]
 800de1a:	4611      	mov	r1, r2
 800de1c:	461a      	mov	r2, r3
 800de1e:	460b      	mov	r3, r1
 800de20:	71fb      	strb	r3, [r7, #7]
 800de22:	4613      	mov	r3, r2
 800de24:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800de2e:	88bb      	ldrh	r3, [r7, #4]
 800de30:	3303      	adds	r3, #3
 800de32:	089b      	lsrs	r3, r3, #2
 800de34:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800de36:	2300      	movs	r3, #0
 800de38:	61bb      	str	r3, [r7, #24]
 800de3a:	e018      	b.n	800de6e <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800de3c:	79fb      	ldrb	r3, [r7, #7]
 800de3e:	031a      	lsls	r2, r3, #12
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	4413      	add	r3, r2
 800de44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de48:	461a      	mov	r2, r3
 800de4a:	69fb      	ldr	r3, [r7, #28]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	6013      	str	r3, [r2, #0]
    pSrc++;
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	3301      	adds	r3, #1
 800de54:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800de56:	69fb      	ldr	r3, [r7, #28]
 800de58:	3301      	adds	r3, #1
 800de5a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800de5c:	69fb      	ldr	r3, [r7, #28]
 800de5e:	3301      	adds	r3, #1
 800de60:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800de62:	69fb      	ldr	r3, [r7, #28]
 800de64:	3301      	adds	r3, #1
 800de66:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800de68:	69bb      	ldr	r3, [r7, #24]
 800de6a:	3301      	adds	r3, #1
 800de6c:	61bb      	str	r3, [r7, #24]
 800de6e:	69ba      	ldr	r2, [r7, #24]
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	429a      	cmp	r2, r3
 800de74:	d3e2      	bcc.n	800de3c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800de76:	2300      	movs	r3, #0
}
 800de78:	4618      	mov	r0, r3
 800de7a:	3724      	adds	r7, #36	; 0x24
 800de7c:	46bd      	mov	sp, r7
 800de7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de82:	4770      	bx	lr

0800de84 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800de84:	b480      	push	{r7}
 800de86:	b08b      	sub	sp, #44	; 0x2c
 800de88:	af00      	add	r7, sp, #0
 800de8a:	60f8      	str	r0, [r7, #12]
 800de8c:	60b9      	str	r1, [r7, #8]
 800de8e:	4613      	mov	r3, r2
 800de90:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800de9a:	88fb      	ldrh	r3, [r7, #6]
 800de9c:	089b      	lsrs	r3, r3, #2
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800dea2:	88fb      	ldrh	r3, [r7, #6]
 800dea4:	f003 0303 	and.w	r3, r3, #3
 800dea8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800deaa:	2300      	movs	r3, #0
 800deac:	623b      	str	r3, [r7, #32]
 800deae:	e014      	b.n	800deda <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800deb0:	69bb      	ldr	r3, [r7, #24]
 800deb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800deb6:	681a      	ldr	r2, [r3, #0]
 800deb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deba:	601a      	str	r2, [r3, #0]
    pDest++;
 800debc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800debe:	3301      	adds	r3, #1
 800dec0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800dec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec4:	3301      	adds	r3, #1
 800dec6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800dec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deca:	3301      	adds	r3, #1
 800decc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800dece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded0:	3301      	adds	r3, #1
 800ded2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800ded4:	6a3b      	ldr	r3, [r7, #32]
 800ded6:	3301      	adds	r3, #1
 800ded8:	623b      	str	r3, [r7, #32]
 800deda:	6a3a      	ldr	r2, [r7, #32]
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	429a      	cmp	r2, r3
 800dee0:	d3e6      	bcc.n	800deb0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800dee2:	8bfb      	ldrh	r3, [r7, #30]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d01e      	beq.n	800df26 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800dee8:	2300      	movs	r3, #0
 800deea:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800deec:	69bb      	ldr	r3, [r7, #24]
 800deee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800def2:	461a      	mov	r2, r3
 800def4:	f107 0310 	add.w	r3, r7, #16
 800def8:	6812      	ldr	r2, [r2, #0]
 800defa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800defc:	693a      	ldr	r2, [r7, #16]
 800defe:	6a3b      	ldr	r3, [r7, #32]
 800df00:	b2db      	uxtb	r3, r3
 800df02:	00db      	lsls	r3, r3, #3
 800df04:	fa22 f303 	lsr.w	r3, r2, r3
 800df08:	b2da      	uxtb	r2, r3
 800df0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df0c:	701a      	strb	r2, [r3, #0]
      i++;
 800df0e:	6a3b      	ldr	r3, [r7, #32]
 800df10:	3301      	adds	r3, #1
 800df12:	623b      	str	r3, [r7, #32]
      pDest++;
 800df14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df16:	3301      	adds	r3, #1
 800df18:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800df1a:	8bfb      	ldrh	r3, [r7, #30]
 800df1c:	3b01      	subs	r3, #1
 800df1e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800df20:	8bfb      	ldrh	r3, [r7, #30]
 800df22:	2b00      	cmp	r3, #0
 800df24:	d1ea      	bne.n	800defc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800df26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800df28:	4618      	mov	r0, r3
 800df2a:	372c      	adds	r7, #44	; 0x2c
 800df2c:	46bd      	mov	sp, r7
 800df2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df32:	4770      	bx	lr

0800df34 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800df34:	b480      	push	{r7}
 800df36:	b085      	sub	sp, #20
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
 800df3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	781b      	ldrb	r3, [r3, #0]
 800df46:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800df48:	683b      	ldr	r3, [r7, #0]
 800df4a:	785b      	ldrb	r3, [r3, #1]
 800df4c:	2b01      	cmp	r3, #1
 800df4e:	d12c      	bne.n	800dfaa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	015a      	lsls	r2, r3, #5
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	4413      	add	r3, r2
 800df58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	2b00      	cmp	r3, #0
 800df60:	db12      	blt.n	800df88 <USB_EPSetStall+0x54>
 800df62:	68bb      	ldr	r3, [r7, #8]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d00f      	beq.n	800df88 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800df68:	68bb      	ldr	r3, [r7, #8]
 800df6a:	015a      	lsls	r2, r3, #5
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	4413      	add	r3, r2
 800df70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	68ba      	ldr	r2, [r7, #8]
 800df78:	0151      	lsls	r1, r2, #5
 800df7a:	68fa      	ldr	r2, [r7, #12]
 800df7c:	440a      	add	r2, r1
 800df7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df82:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800df86:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800df88:	68bb      	ldr	r3, [r7, #8]
 800df8a:	015a      	lsls	r2, r3, #5
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	4413      	add	r3, r2
 800df90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	68ba      	ldr	r2, [r7, #8]
 800df98:	0151      	lsls	r1, r2, #5
 800df9a:	68fa      	ldr	r2, [r7, #12]
 800df9c:	440a      	add	r2, r1
 800df9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dfa2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800dfa6:	6013      	str	r3, [r2, #0]
 800dfa8:	e02b      	b.n	800e002 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dfaa:	68bb      	ldr	r3, [r7, #8]
 800dfac:	015a      	lsls	r2, r3, #5
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	4413      	add	r3, r2
 800dfb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	db12      	blt.n	800dfe2 <USB_EPSetStall+0xae>
 800dfbc:	68bb      	ldr	r3, [r7, #8]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d00f      	beq.n	800dfe2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800dfc2:	68bb      	ldr	r3, [r7, #8]
 800dfc4:	015a      	lsls	r2, r3, #5
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	4413      	add	r3, r2
 800dfca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	68ba      	ldr	r2, [r7, #8]
 800dfd2:	0151      	lsls	r1, r2, #5
 800dfd4:	68fa      	ldr	r2, [r7, #12]
 800dfd6:	440a      	add	r2, r1
 800dfd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dfdc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800dfe0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800dfe2:	68bb      	ldr	r3, [r7, #8]
 800dfe4:	015a      	lsls	r2, r3, #5
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	4413      	add	r3, r2
 800dfea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	68ba      	ldr	r2, [r7, #8]
 800dff2:	0151      	lsls	r1, r2, #5
 800dff4:	68fa      	ldr	r2, [r7, #12]
 800dff6:	440a      	add	r2, r1
 800dff8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dffc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e000:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e002:	2300      	movs	r3, #0
}
 800e004:	4618      	mov	r0, r3
 800e006:	3714      	adds	r7, #20
 800e008:	46bd      	mov	sp, r7
 800e00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00e:	4770      	bx	lr

0800e010 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e010:	b480      	push	{r7}
 800e012:	b085      	sub	sp, #20
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	781b      	ldrb	r3, [r3, #0]
 800e022:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e024:	683b      	ldr	r3, [r7, #0]
 800e026:	785b      	ldrb	r3, [r3, #1]
 800e028:	2b01      	cmp	r3, #1
 800e02a:	d128      	bne.n	800e07e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800e02c:	68bb      	ldr	r3, [r7, #8]
 800e02e:	015a      	lsls	r2, r3, #5
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	4413      	add	r3, r2
 800e034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	68ba      	ldr	r2, [r7, #8]
 800e03c:	0151      	lsls	r1, r2, #5
 800e03e:	68fa      	ldr	r2, [r7, #12]
 800e040:	440a      	add	r2, r1
 800e042:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e046:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e04a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	791b      	ldrb	r3, [r3, #4]
 800e050:	2b03      	cmp	r3, #3
 800e052:	d003      	beq.n	800e05c <USB_EPClearStall+0x4c>
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	791b      	ldrb	r3, [r3, #4]
 800e058:	2b02      	cmp	r3, #2
 800e05a:	d138      	bne.n	800e0ce <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e05c:	68bb      	ldr	r3, [r7, #8]
 800e05e:	015a      	lsls	r2, r3, #5
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	4413      	add	r3, r2
 800e064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	68ba      	ldr	r2, [r7, #8]
 800e06c:	0151      	lsls	r1, r2, #5
 800e06e:	68fa      	ldr	r2, [r7, #12]
 800e070:	440a      	add	r2, r1
 800e072:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e076:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e07a:	6013      	str	r3, [r2, #0]
 800e07c:	e027      	b.n	800e0ce <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800e07e:	68bb      	ldr	r3, [r7, #8]
 800e080:	015a      	lsls	r2, r3, #5
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	4413      	add	r3, r2
 800e086:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	68ba      	ldr	r2, [r7, #8]
 800e08e:	0151      	lsls	r1, r2, #5
 800e090:	68fa      	ldr	r2, [r7, #12]
 800e092:	440a      	add	r2, r1
 800e094:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e098:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e09c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	791b      	ldrb	r3, [r3, #4]
 800e0a2:	2b03      	cmp	r3, #3
 800e0a4:	d003      	beq.n	800e0ae <USB_EPClearStall+0x9e>
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	791b      	ldrb	r3, [r3, #4]
 800e0aa:	2b02      	cmp	r3, #2
 800e0ac:	d10f      	bne.n	800e0ce <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e0ae:	68bb      	ldr	r3, [r7, #8]
 800e0b0:	015a      	lsls	r2, r3, #5
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	4413      	add	r3, r2
 800e0b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	68ba      	ldr	r2, [r7, #8]
 800e0be:	0151      	lsls	r1, r2, #5
 800e0c0:	68fa      	ldr	r2, [r7, #12]
 800e0c2:	440a      	add	r2, r1
 800e0c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e0c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e0cc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800e0ce:	2300      	movs	r3, #0
}
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	3714      	adds	r7, #20
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0da:	4770      	bx	lr

0800e0dc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b085      	sub	sp, #20
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	460b      	mov	r3, r1
 800e0e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	68fa      	ldr	r2, [r7, #12]
 800e0f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e0fa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800e0fe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e106:	681a      	ldr	r2, [r3, #0]
 800e108:	78fb      	ldrb	r3, [r7, #3]
 800e10a:	011b      	lsls	r3, r3, #4
 800e10c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800e110:	68f9      	ldr	r1, [r7, #12]
 800e112:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e116:	4313      	orrs	r3, r2
 800e118:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800e11a:	2300      	movs	r3, #0
}
 800e11c:	4618      	mov	r0, r3
 800e11e:	3714      	adds	r7, #20
 800e120:	46bd      	mov	sp, r7
 800e122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e126:	4770      	bx	lr

0800e128 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e128:	b480      	push	{r7}
 800e12a:	b085      	sub	sp, #20
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	68fa      	ldr	r2, [r7, #12]
 800e13e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e142:	f023 0303 	bic.w	r3, r3, #3
 800e146:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e14e:	685b      	ldr	r3, [r3, #4]
 800e150:	68fa      	ldr	r2, [r7, #12]
 800e152:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e156:	f023 0302 	bic.w	r3, r3, #2
 800e15a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e15c:	2300      	movs	r3, #0
}
 800e15e:	4618      	mov	r0, r3
 800e160:	3714      	adds	r7, #20
 800e162:	46bd      	mov	sp, r7
 800e164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e168:	4770      	bx	lr

0800e16a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e16a:	b480      	push	{r7}
 800e16c:	b085      	sub	sp, #20
 800e16e:	af00      	add	r7, sp, #0
 800e170:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	68fa      	ldr	r2, [r7, #12]
 800e180:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e184:	f023 0303 	bic.w	r3, r3, #3
 800e188:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e190:	685b      	ldr	r3, [r3, #4]
 800e192:	68fa      	ldr	r2, [r7, #12]
 800e194:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e198:	f043 0302 	orr.w	r3, r3, #2
 800e19c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e19e:	2300      	movs	r3, #0
}
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	3714      	adds	r7, #20
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1aa:	4770      	bx	lr

0800e1ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800e1ac:	b480      	push	{r7}
 800e1ae:	b085      	sub	sp, #20
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	695b      	ldr	r3, [r3, #20]
 800e1b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	699b      	ldr	r3, [r3, #24]
 800e1be:	68fa      	ldr	r2, [r7, #12]
 800e1c0:	4013      	ands	r3, r2
 800e1c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3714      	adds	r7, #20
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr

0800e1d2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e1d2:	b480      	push	{r7}
 800e1d4:	b085      	sub	sp, #20
 800e1d6:	af00      	add	r7, sp, #0
 800e1d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1e4:	699b      	ldr	r3, [r3, #24]
 800e1e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1ee:	69db      	ldr	r3, [r3, #28]
 800e1f0:	68ba      	ldr	r2, [r7, #8]
 800e1f2:	4013      	ands	r3, r2
 800e1f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800e1f6:	68bb      	ldr	r3, [r7, #8]
 800e1f8:	0c1b      	lsrs	r3, r3, #16
}
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	3714      	adds	r7, #20
 800e1fe:	46bd      	mov	sp, r7
 800e200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e204:	4770      	bx	lr

0800e206 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e206:	b480      	push	{r7}
 800e208:	b085      	sub	sp, #20
 800e20a:	af00      	add	r7, sp, #0
 800e20c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e218:	699b      	ldr	r3, [r3, #24]
 800e21a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e222:	69db      	ldr	r3, [r3, #28]
 800e224:	68ba      	ldr	r2, [r7, #8]
 800e226:	4013      	ands	r3, r2
 800e228:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800e22a:	68bb      	ldr	r3, [r7, #8]
 800e22c:	b29b      	uxth	r3, r3
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3714      	adds	r7, #20
 800e232:	46bd      	mov	sp, r7
 800e234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e238:	4770      	bx	lr

0800e23a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e23a:	b480      	push	{r7}
 800e23c:	b085      	sub	sp, #20
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
 800e242:	460b      	mov	r3, r1
 800e244:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e24a:	78fb      	ldrb	r3, [r7, #3]
 800e24c:	015a      	lsls	r2, r3, #5
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	4413      	add	r3, r2
 800e252:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e256:	689b      	ldr	r3, [r3, #8]
 800e258:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e260:	695b      	ldr	r3, [r3, #20]
 800e262:	68ba      	ldr	r2, [r7, #8]
 800e264:	4013      	ands	r3, r2
 800e266:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e268:	68bb      	ldr	r3, [r7, #8]
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	3714      	adds	r7, #20
 800e26e:	46bd      	mov	sp, r7
 800e270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e274:	4770      	bx	lr

0800e276 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e276:	b480      	push	{r7}
 800e278:	b087      	sub	sp, #28
 800e27a:	af00      	add	r7, sp, #0
 800e27c:	6078      	str	r0, [r7, #4]
 800e27e:	460b      	mov	r3, r1
 800e280:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800e286:	697b      	ldr	r3, [r7, #20]
 800e288:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e28c:	691b      	ldr	r3, [r3, #16]
 800e28e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800e290:	697b      	ldr	r3, [r7, #20]
 800e292:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e298:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e29a:	78fb      	ldrb	r3, [r7, #3]
 800e29c:	f003 030f 	and.w	r3, r3, #15
 800e2a0:	68fa      	ldr	r2, [r7, #12]
 800e2a2:	fa22 f303 	lsr.w	r3, r2, r3
 800e2a6:	01db      	lsls	r3, r3, #7
 800e2a8:	b2db      	uxtb	r3, r3
 800e2aa:	693a      	ldr	r2, [r7, #16]
 800e2ac:	4313      	orrs	r3, r2
 800e2ae:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e2b0:	78fb      	ldrb	r3, [r7, #3]
 800e2b2:	015a      	lsls	r2, r3, #5
 800e2b4:	697b      	ldr	r3, [r7, #20]
 800e2b6:	4413      	add	r3, r2
 800e2b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e2bc:	689b      	ldr	r3, [r3, #8]
 800e2be:	693a      	ldr	r2, [r7, #16]
 800e2c0:	4013      	ands	r3, r2
 800e2c2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e2c4:	68bb      	ldr	r3, [r7, #8]
}
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	371c      	adds	r7, #28
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d0:	4770      	bx	lr

0800e2d2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800e2d2:	b480      	push	{r7}
 800e2d4:	b083      	sub	sp, #12
 800e2d6:	af00      	add	r7, sp, #0
 800e2d8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	695b      	ldr	r3, [r3, #20]
 800e2de:	f003 0301 	and.w	r3, r3, #1
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	370c      	adds	r7, #12
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ec:	4770      	bx	lr

0800e2ee <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800e2ee:	b480      	push	{r7}
 800e2f0:	b085      	sub	sp, #20
 800e2f2:	af00      	add	r7, sp, #0
 800e2f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	68fa      	ldr	r2, [r7, #12]
 800e304:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e308:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800e30c:	f023 0307 	bic.w	r3, r3, #7
 800e310:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e318:	685b      	ldr	r3, [r3, #4]
 800e31a:	68fa      	ldr	r2, [r7, #12]
 800e31c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e324:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e326:	2300      	movs	r3, #0
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3714      	adds	r7, #20
 800e32c:	46bd      	mov	sp, r7
 800e32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e332:	4770      	bx	lr

0800e334 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800e334:	b480      	push	{r7}
 800e336:	b085      	sub	sp, #20
 800e338:	af00      	add	r7, sp, #0
 800e33a:	6078      	str	r0, [r7, #4]
 800e33c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	333c      	adds	r3, #60	; 0x3c
 800e346:	3304      	adds	r3, #4
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e34c:	68bb      	ldr	r3, [r7, #8]
 800e34e:	4a1c      	ldr	r2, [pc, #112]	; (800e3c0 <USB_EP0_OutStart+0x8c>)
 800e350:	4293      	cmp	r3, r2
 800e352:	d90a      	bls.n	800e36a <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e360:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e364:	d101      	bne.n	800e36a <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800e366:	2300      	movs	r3, #0
 800e368:	e024      	b.n	800e3b4 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e370:	461a      	mov	r2, r3
 800e372:	2300      	movs	r3, #0
 800e374:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e37c:	691b      	ldr	r3, [r3, #16]
 800e37e:	68fa      	ldr	r2, [r7, #12]
 800e380:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e384:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e388:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e390:	691b      	ldr	r3, [r3, #16]
 800e392:	68fa      	ldr	r2, [r7, #12]
 800e394:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e398:	f043 0318 	orr.w	r3, r3, #24
 800e39c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e3a4:	691b      	ldr	r3, [r3, #16]
 800e3a6:	68fa      	ldr	r2, [r7, #12]
 800e3a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e3ac:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800e3b0:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800e3b2:	2300      	movs	r3, #0
}
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	3714      	adds	r7, #20
 800e3b8:	46bd      	mov	sp, r7
 800e3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3be:	4770      	bx	lr
 800e3c0:	4f54300a 	.word	0x4f54300a

0800e3c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e3c4:	b480      	push	{r7}
 800e3c6:	b085      	sub	sp, #20
 800e3c8:	af00      	add	r7, sp, #0
 800e3ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	4a13      	ldr	r2, [pc, #76]	; (800e428 <USB_CoreReset+0x64>)
 800e3da:	4293      	cmp	r3, r2
 800e3dc:	d901      	bls.n	800e3e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e3de:	2303      	movs	r3, #3
 800e3e0:	e01b      	b.n	800e41a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	691b      	ldr	r3, [r3, #16]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	daf2      	bge.n	800e3d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	691b      	ldr	r3, [r3, #16]
 800e3f2:	f043 0201 	orr.w	r2, r3, #1
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	3301      	adds	r3, #1
 800e3fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	4a09      	ldr	r2, [pc, #36]	; (800e428 <USB_CoreReset+0x64>)
 800e404:	4293      	cmp	r3, r2
 800e406:	d901      	bls.n	800e40c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800e408:	2303      	movs	r3, #3
 800e40a:	e006      	b.n	800e41a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	691b      	ldr	r3, [r3, #16]
 800e410:	f003 0301 	and.w	r3, r3, #1
 800e414:	2b01      	cmp	r3, #1
 800e416:	d0f0      	beq.n	800e3fa <USB_CoreReset+0x36>

  return HAL_OK;
 800e418:	2300      	movs	r3, #0
}
 800e41a:	4618      	mov	r0, r3
 800e41c:	3714      	adds	r7, #20
 800e41e:	46bd      	mov	sp, r7
 800e420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e424:	4770      	bx	lr
 800e426:	bf00      	nop
 800e428:	00030d40 	.word	0x00030d40

0800e42c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e42c:	b580      	push	{r7, lr}
 800e42e:	b084      	sub	sp, #16
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
 800e434:	460b      	mov	r3, r1
 800e436:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e438:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e43c:	f005 f89a 	bl	8013574 <USBD_static_malloc>
 800e440:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d105      	bne.n	800e454 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	2200      	movs	r2, #0
 800e44c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800e450:	2302      	movs	r3, #2
 800e452:	e066      	b.n	800e522 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	68fa      	ldr	r2, [r7, #12]
 800e458:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	7c1b      	ldrb	r3, [r3, #16]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d119      	bne.n	800e498 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e464:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e468:	2202      	movs	r2, #2
 800e46a:	2181      	movs	r1, #129	; 0x81
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f004 fe6d 	bl	801314c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2201      	movs	r2, #1
 800e476:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e478:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e47c:	2202      	movs	r2, #2
 800e47e:	2101      	movs	r1, #1
 800e480:	6878      	ldr	r0, [r7, #4]
 800e482:	f004 fe63 	bl	801314c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2201      	movs	r2, #1
 800e48a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	2210      	movs	r2, #16
 800e492:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800e496:	e016      	b.n	800e4c6 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e498:	2340      	movs	r3, #64	; 0x40
 800e49a:	2202      	movs	r2, #2
 800e49c:	2181      	movs	r1, #129	; 0x81
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f004 fe54 	bl	801314c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	2201      	movs	r2, #1
 800e4a8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e4aa:	2340      	movs	r3, #64	; 0x40
 800e4ac:	2202      	movs	r2, #2
 800e4ae:	2101      	movs	r1, #1
 800e4b0:	6878      	ldr	r0, [r7, #4]
 800e4b2:	f004 fe4b 	bl	801314c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	2201      	movs	r2, #1
 800e4ba:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	2210      	movs	r2, #16
 800e4c2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e4c6:	2308      	movs	r3, #8
 800e4c8:	2203      	movs	r2, #3
 800e4ca:	2182      	movs	r1, #130	; 0x82
 800e4cc:	6878      	ldr	r0, [r7, #4]
 800e4ce:	f004 fe3d 	bl	801314c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	2201      	movs	r2, #1
 800e4d6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	7c1b      	ldrb	r3, [r3, #16]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d109      	bne.n	800e510 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e502:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e506:	2101      	movs	r1, #1
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f004 ff99 	bl	8013440 <USBD_LL_PrepareReceive>
 800e50e:	e007      	b.n	800e520 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e516:	2340      	movs	r3, #64	; 0x40
 800e518:	2101      	movs	r1, #1
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	f004 ff90 	bl	8013440 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e520:	2300      	movs	r3, #0
}
 800e522:	4618      	mov	r0, r3
 800e524:	3710      	adds	r7, #16
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}

0800e52a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e52a:	b580      	push	{r7, lr}
 800e52c:	b082      	sub	sp, #8
 800e52e:	af00      	add	r7, sp, #0
 800e530:	6078      	str	r0, [r7, #4]
 800e532:	460b      	mov	r3, r1
 800e534:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e536:	2181      	movs	r1, #129	; 0x81
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f004 fe45 	bl	80131c8 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2200      	movs	r2, #0
 800e542:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e544:	2101      	movs	r1, #1
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f004 fe3e 	bl	80131c8 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2200      	movs	r2, #0
 800e550:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e554:	2182      	movs	r1, #130	; 0x82
 800e556:	6878      	ldr	r0, [r7, #4]
 800e558:	f004 fe36 	bl	80131c8 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	2200      	movs	r2, #0
 800e560:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	2200      	movs	r2, #0
 800e568:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e572:	2b00      	cmp	r3, #0
 800e574:	d00e      	beq.n	800e594 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e57c:	685b      	ldr	r3, [r3, #4]
 800e57e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e586:	4618      	mov	r0, r3
 800e588:	f005 f802 	bl	8013590 <USBD_static_free>
    pdev->pClassData = NULL;
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	2200      	movs	r2, #0
 800e590:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e594:	2300      	movs	r3, #0
}
 800e596:	4618      	mov	r0, r3
 800e598:	3708      	adds	r7, #8
 800e59a:	46bd      	mov	sp, r7
 800e59c:	bd80      	pop	{r7, pc}
	...

0800e5a0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b086      	sub	sp, #24
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
 800e5a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e5b0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e5be:	693b      	ldr	r3, [r7, #16]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d101      	bne.n	800e5c8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e5c4:	2303      	movs	r3, #3
 800e5c6:	e0af      	b.n	800e728 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	781b      	ldrb	r3, [r3, #0]
 800e5cc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d03f      	beq.n	800e654 <USBD_CDC_Setup+0xb4>
 800e5d4:	2b20      	cmp	r3, #32
 800e5d6:	f040 809f 	bne.w	800e718 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e5da:	683b      	ldr	r3, [r7, #0]
 800e5dc:	88db      	ldrh	r3, [r3, #6]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d02e      	beq.n	800e640 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e5e2:	683b      	ldr	r3, [r7, #0]
 800e5e4:	781b      	ldrb	r3, [r3, #0]
 800e5e6:	b25b      	sxtb	r3, r3
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	da16      	bge.n	800e61a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e5f2:	689b      	ldr	r3, [r3, #8]
 800e5f4:	683a      	ldr	r2, [r7, #0]
 800e5f6:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e5f8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e5fa:	683a      	ldr	r2, [r7, #0]
 800e5fc:	88d2      	ldrh	r2, [r2, #6]
 800e5fe:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e600:	683b      	ldr	r3, [r7, #0]
 800e602:	88db      	ldrh	r3, [r3, #6]
 800e604:	2b07      	cmp	r3, #7
 800e606:	bf28      	it	cs
 800e608:	2307      	movcs	r3, #7
 800e60a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e60c:	693b      	ldr	r3, [r7, #16]
 800e60e:	89fa      	ldrh	r2, [r7, #14]
 800e610:	4619      	mov	r1, r3
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f001 fb43 	bl	800fc9e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e618:	e085      	b.n	800e726 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e61a:	683b      	ldr	r3, [r7, #0]
 800e61c:	785a      	ldrb	r2, [r3, #1]
 800e61e:	693b      	ldr	r3, [r7, #16]
 800e620:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e624:	683b      	ldr	r3, [r7, #0]
 800e626:	88db      	ldrh	r3, [r3, #6]
 800e628:	b2da      	uxtb	r2, r3
 800e62a:	693b      	ldr	r3, [r7, #16]
 800e62c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e630:	6939      	ldr	r1, [r7, #16]
 800e632:	683b      	ldr	r3, [r7, #0]
 800e634:	88db      	ldrh	r3, [r3, #6]
 800e636:	461a      	mov	r2, r3
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f001 fb5c 	bl	800fcf6 <USBD_CtlPrepareRx>
      break;
 800e63e:	e072      	b.n	800e726 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e646:	689b      	ldr	r3, [r3, #8]
 800e648:	683a      	ldr	r2, [r7, #0]
 800e64a:	7850      	ldrb	r0, [r2, #1]
 800e64c:	2200      	movs	r2, #0
 800e64e:	6839      	ldr	r1, [r7, #0]
 800e650:	4798      	blx	r3
      break;
 800e652:	e068      	b.n	800e726 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e654:	683b      	ldr	r3, [r7, #0]
 800e656:	785b      	ldrb	r3, [r3, #1]
 800e658:	2b0b      	cmp	r3, #11
 800e65a:	d852      	bhi.n	800e702 <USBD_CDC_Setup+0x162>
 800e65c:	a201      	add	r2, pc, #4	; (adr r2, 800e664 <USBD_CDC_Setup+0xc4>)
 800e65e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e662:	bf00      	nop
 800e664:	0800e695 	.word	0x0800e695
 800e668:	0800e711 	.word	0x0800e711
 800e66c:	0800e703 	.word	0x0800e703
 800e670:	0800e703 	.word	0x0800e703
 800e674:	0800e703 	.word	0x0800e703
 800e678:	0800e703 	.word	0x0800e703
 800e67c:	0800e703 	.word	0x0800e703
 800e680:	0800e703 	.word	0x0800e703
 800e684:	0800e703 	.word	0x0800e703
 800e688:	0800e703 	.word	0x0800e703
 800e68c:	0800e6bf 	.word	0x0800e6bf
 800e690:	0800e6e9 	.word	0x0800e6e9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e69a:	b2db      	uxtb	r3, r3
 800e69c:	2b03      	cmp	r3, #3
 800e69e:	d107      	bne.n	800e6b0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e6a0:	f107 030a 	add.w	r3, r7, #10
 800e6a4:	2202      	movs	r2, #2
 800e6a6:	4619      	mov	r1, r3
 800e6a8:	6878      	ldr	r0, [r7, #4]
 800e6aa:	f001 faf8 	bl	800fc9e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e6ae:	e032      	b.n	800e716 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e6b0:	6839      	ldr	r1, [r7, #0]
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f001 fa82 	bl	800fbbc <USBD_CtlError>
            ret = USBD_FAIL;
 800e6b8:	2303      	movs	r3, #3
 800e6ba:	75fb      	strb	r3, [r7, #23]
          break;
 800e6bc:	e02b      	b.n	800e716 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6c4:	b2db      	uxtb	r3, r3
 800e6c6:	2b03      	cmp	r3, #3
 800e6c8:	d107      	bne.n	800e6da <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e6ca:	f107 030d 	add.w	r3, r7, #13
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	4619      	mov	r1, r3
 800e6d2:	6878      	ldr	r0, [r7, #4]
 800e6d4:	f001 fae3 	bl	800fc9e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e6d8:	e01d      	b.n	800e716 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e6da:	6839      	ldr	r1, [r7, #0]
 800e6dc:	6878      	ldr	r0, [r7, #4]
 800e6de:	f001 fa6d 	bl	800fbbc <USBD_CtlError>
            ret = USBD_FAIL;
 800e6e2:	2303      	movs	r3, #3
 800e6e4:	75fb      	strb	r3, [r7, #23]
          break;
 800e6e6:	e016      	b.n	800e716 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6ee:	b2db      	uxtb	r3, r3
 800e6f0:	2b03      	cmp	r3, #3
 800e6f2:	d00f      	beq.n	800e714 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e6f4:	6839      	ldr	r1, [r7, #0]
 800e6f6:	6878      	ldr	r0, [r7, #4]
 800e6f8:	f001 fa60 	bl	800fbbc <USBD_CtlError>
            ret = USBD_FAIL;
 800e6fc:	2303      	movs	r3, #3
 800e6fe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e700:	e008      	b.n	800e714 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e702:	6839      	ldr	r1, [r7, #0]
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	f001 fa59 	bl	800fbbc <USBD_CtlError>
          ret = USBD_FAIL;
 800e70a:	2303      	movs	r3, #3
 800e70c:	75fb      	strb	r3, [r7, #23]
          break;
 800e70e:	e002      	b.n	800e716 <USBD_CDC_Setup+0x176>
          break;
 800e710:	bf00      	nop
 800e712:	e008      	b.n	800e726 <USBD_CDC_Setup+0x186>
          break;
 800e714:	bf00      	nop
      }
      break;
 800e716:	e006      	b.n	800e726 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e718:	6839      	ldr	r1, [r7, #0]
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	f001 fa4e 	bl	800fbbc <USBD_CtlError>
      ret = USBD_FAIL;
 800e720:	2303      	movs	r3, #3
 800e722:	75fb      	strb	r3, [r7, #23]
      break;
 800e724:	bf00      	nop
  }

  return (uint8_t)ret;
 800e726:	7dfb      	ldrb	r3, [r7, #23]
}
 800e728:	4618      	mov	r0, r3
 800e72a:	3718      	adds	r7, #24
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}

0800e730 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b084      	sub	sp, #16
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
 800e738:	460b      	mov	r3, r1
 800e73a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e742:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d101      	bne.n	800e752 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e74e:	2303      	movs	r3, #3
 800e750:	e04f      	b.n	800e7f2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e758:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e75a:	78fa      	ldrb	r2, [r7, #3]
 800e75c:	6879      	ldr	r1, [r7, #4]
 800e75e:	4613      	mov	r3, r2
 800e760:	009b      	lsls	r3, r3, #2
 800e762:	4413      	add	r3, r2
 800e764:	009b      	lsls	r3, r3, #2
 800e766:	440b      	add	r3, r1
 800e768:	3318      	adds	r3, #24
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d029      	beq.n	800e7c4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e770:	78fa      	ldrb	r2, [r7, #3]
 800e772:	6879      	ldr	r1, [r7, #4]
 800e774:	4613      	mov	r3, r2
 800e776:	009b      	lsls	r3, r3, #2
 800e778:	4413      	add	r3, r2
 800e77a:	009b      	lsls	r3, r3, #2
 800e77c:	440b      	add	r3, r1
 800e77e:	3318      	adds	r3, #24
 800e780:	681a      	ldr	r2, [r3, #0]
 800e782:	78f9      	ldrb	r1, [r7, #3]
 800e784:	68f8      	ldr	r0, [r7, #12]
 800e786:	460b      	mov	r3, r1
 800e788:	00db      	lsls	r3, r3, #3
 800e78a:	440b      	add	r3, r1
 800e78c:	009b      	lsls	r3, r3, #2
 800e78e:	4403      	add	r3, r0
 800e790:	3348      	adds	r3, #72	; 0x48
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	fbb2 f1f3 	udiv	r1, r2, r3
 800e798:	fb01 f303 	mul.w	r3, r1, r3
 800e79c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d110      	bne.n	800e7c4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e7a2:	78fa      	ldrb	r2, [r7, #3]
 800e7a4:	6879      	ldr	r1, [r7, #4]
 800e7a6:	4613      	mov	r3, r2
 800e7a8:	009b      	lsls	r3, r3, #2
 800e7aa:	4413      	add	r3, r2
 800e7ac:	009b      	lsls	r3, r3, #2
 800e7ae:	440b      	add	r3, r1
 800e7b0:	3318      	adds	r3, #24
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e7b6:	78f9      	ldrb	r1, [r7, #3]
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	2200      	movs	r2, #0
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f004 fe07 	bl	80133d0 <USBD_LL_Transmit>
 800e7c2:	e015      	b.n	800e7f0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e7c4:	68bb      	ldr	r3, [r7, #8]
 800e7c6:	2200      	movs	r2, #0
 800e7c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e7d2:	691b      	ldr	r3, [r3, #16]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d00b      	beq.n	800e7f0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e7de:	691b      	ldr	r3, [r3, #16]
 800e7e0:	68ba      	ldr	r2, [r7, #8]
 800e7e2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800e7e6:	68ba      	ldr	r2, [r7, #8]
 800e7e8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800e7ec:	78fa      	ldrb	r2, [r7, #3]
 800e7ee:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e7f0:	2300      	movs	r3, #0
}
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	3710      	adds	r7, #16
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	bd80      	pop	{r7, pc}

0800e7fa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e7fa:	b580      	push	{r7, lr}
 800e7fc:	b084      	sub	sp, #16
 800e7fe:	af00      	add	r7, sp, #0
 800e800:	6078      	str	r0, [r7, #4]
 800e802:	460b      	mov	r3, r1
 800e804:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e80c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e814:	2b00      	cmp	r3, #0
 800e816:	d101      	bne.n	800e81c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e818:	2303      	movs	r3, #3
 800e81a:	e015      	b.n	800e848 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e81c:	78fb      	ldrb	r3, [r7, #3]
 800e81e:	4619      	mov	r1, r3
 800e820:	6878      	ldr	r0, [r7, #4]
 800e822:	f004 fe45 	bl	80134b0 <USBD_LL_GetRxDataSize>
 800e826:	4602      	mov	r2, r0
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e834:	68db      	ldr	r3, [r3, #12]
 800e836:	68fa      	ldr	r2, [r7, #12]
 800e838:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e83c:	68fa      	ldr	r2, [r7, #12]
 800e83e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e842:	4611      	mov	r1, r2
 800e844:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e846:	2300      	movs	r3, #0
}
 800e848:	4618      	mov	r0, r3
 800e84a:	3710      	adds	r7, #16
 800e84c:	46bd      	mov	sp, r7
 800e84e:	bd80      	pop	{r7, pc}

0800e850 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b084      	sub	sp, #16
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e85e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d101      	bne.n	800e86a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e866:	2303      	movs	r3, #3
 800e868:	e01b      	b.n	800e8a2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e870:	2b00      	cmp	r3, #0
 800e872:	d015      	beq.n	800e8a0 <USBD_CDC_EP0_RxReady+0x50>
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e87a:	2bff      	cmp	r3, #255	; 0xff
 800e87c:	d010      	beq.n	800e8a0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e884:	689b      	ldr	r3, [r3, #8]
 800e886:	68fa      	ldr	r2, [r7, #12]
 800e888:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800e88c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e88e:	68fa      	ldr	r2, [r7, #12]
 800e890:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e894:	b292      	uxth	r2, r2
 800e896:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	22ff      	movs	r2, #255	; 0xff
 800e89c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800e8a0:	2300      	movs	r3, #0
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3710      	adds	r7, #16
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bd80      	pop	{r7, pc}
	...

0800e8ac <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	b083      	sub	sp, #12
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2243      	movs	r2, #67	; 0x43
 800e8b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e8ba:	4b03      	ldr	r3, [pc, #12]	; (800e8c8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e8bc:	4618      	mov	r0, r3
 800e8be:	370c      	adds	r7, #12
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c6:	4770      	bx	lr
 800e8c8:	200002bc 	.word	0x200002bc

0800e8cc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e8cc:	b480      	push	{r7}
 800e8ce:	b083      	sub	sp, #12
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	2243      	movs	r2, #67	; 0x43
 800e8d8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e8da:	4b03      	ldr	r3, [pc, #12]	; (800e8e8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e8dc:	4618      	mov	r0, r3
 800e8de:	370c      	adds	r7, #12
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e6:	4770      	bx	lr
 800e8e8:	20000278 	.word	0x20000278

0800e8ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e8ec:	b480      	push	{r7}
 800e8ee:	b083      	sub	sp, #12
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	2243      	movs	r2, #67	; 0x43
 800e8f8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e8fa:	4b03      	ldr	r3, [pc, #12]	; (800e908 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	370c      	adds	r7, #12
 800e900:	46bd      	mov	sp, r7
 800e902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e906:	4770      	bx	lr
 800e908:	20000300 	.word	0x20000300

0800e90c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e90c:	b480      	push	{r7}
 800e90e:	b083      	sub	sp, #12
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	220a      	movs	r2, #10
 800e918:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e91a:	4b03      	ldr	r3, [pc, #12]	; (800e928 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	370c      	adds	r7, #12
 800e920:	46bd      	mov	sp, r7
 800e922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e926:	4770      	bx	lr
 800e928:	20000234 	.word	0x20000234

0800e92c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e92c:	b480      	push	{r7}
 800e92e:	b083      	sub	sp, #12
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
 800e934:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d101      	bne.n	800e940 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e93c:	2303      	movs	r3, #3
 800e93e:	e004      	b.n	800e94a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	683a      	ldr	r2, [r7, #0]
 800e944:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800e948:	2300      	movs	r3, #0
}
 800e94a:	4618      	mov	r0, r3
 800e94c:	370c      	adds	r7, #12
 800e94e:	46bd      	mov	sp, r7
 800e950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e954:	4770      	bx	lr

0800e956 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e956:	b480      	push	{r7}
 800e958:	b087      	sub	sp, #28
 800e95a:	af00      	add	r7, sp, #0
 800e95c:	60f8      	str	r0, [r7, #12]
 800e95e:	60b9      	str	r1, [r7, #8]
 800e960:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e968:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e96a:	697b      	ldr	r3, [r7, #20]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d101      	bne.n	800e974 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e970:	2303      	movs	r3, #3
 800e972:	e008      	b.n	800e986 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e974:	697b      	ldr	r3, [r7, #20]
 800e976:	68ba      	ldr	r2, [r7, #8]
 800e978:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e97c:	697b      	ldr	r3, [r7, #20]
 800e97e:	687a      	ldr	r2, [r7, #4]
 800e980:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800e984:	2300      	movs	r3, #0
}
 800e986:	4618      	mov	r0, r3
 800e988:	371c      	adds	r7, #28
 800e98a:	46bd      	mov	sp, r7
 800e98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e990:	4770      	bx	lr

0800e992 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e992:	b480      	push	{r7}
 800e994:	b085      	sub	sp, #20
 800e996:	af00      	add	r7, sp, #0
 800e998:	6078      	str	r0, [r7, #4]
 800e99a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9a2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d101      	bne.n	800e9ae <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e9aa:	2303      	movs	r3, #3
 800e9ac:	e004      	b.n	800e9b8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	683a      	ldr	r2, [r7, #0]
 800e9b2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800e9b6:	2300      	movs	r3, #0
}
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	3714      	adds	r7, #20
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c2:	4770      	bx	lr

0800e9c4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b084      	sub	sp, #16
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9d2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e9d4:	2301      	movs	r3, #1
 800e9d6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d101      	bne.n	800e9e6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e9e2:	2303      	movs	r3, #3
 800e9e4:	e01a      	b.n	800ea1c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e9e6:	68bb      	ldr	r3, [r7, #8]
 800e9e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d114      	bne.n	800ea1a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e9f0:	68bb      	ldr	r3, [r7, #8]
 800e9f2:	2201      	movs	r2, #1
 800e9f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e9f8:	68bb      	ldr	r3, [r7, #8]
 800e9fa:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800ea02:	68bb      	ldr	r3, [r7, #8]
 800ea04:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ea0e:	2181      	movs	r1, #129	; 0x81
 800ea10:	6878      	ldr	r0, [r7, #4]
 800ea12:	f004 fcdd 	bl	80133d0 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ea16:	2300      	movs	r3, #0
 800ea18:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ea1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	3710      	adds	r7, #16
 800ea20:	46bd      	mov	sp, r7
 800ea22:	bd80      	pop	{r7, pc}

0800ea24 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b084      	sub	sp, #16
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ea32:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d101      	bne.n	800ea42 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ea3e:	2303      	movs	r3, #3
 800ea40:	e016      	b.n	800ea70 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	7c1b      	ldrb	r3, [r3, #16]
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d109      	bne.n	800ea5e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ea50:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ea54:	2101      	movs	r1, #1
 800ea56:	6878      	ldr	r0, [r7, #4]
 800ea58:	f004 fcf2 	bl	8013440 <USBD_LL_PrepareReceive>
 800ea5c:	e007      	b.n	800ea6e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ea64:	2340      	movs	r3, #64	; 0x40
 800ea66:	2101      	movs	r1, #1
 800ea68:	6878      	ldr	r0, [r7, #4]
 800ea6a:	f004 fce9 	bl	8013440 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ea6e:	2300      	movs	r3, #0
}
 800ea70:	4618      	mov	r0, r3
 800ea72:	3710      	adds	r7, #16
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}

0800ea78 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b086      	sub	sp, #24
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	60f8      	str	r0, [r7, #12]
 800ea80:	60b9      	str	r1, [r7, #8]
 800ea82:	4613      	mov	r3, r2
 800ea84:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d101      	bne.n	800ea90 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ea8c:	2303      	movs	r3, #3
 800ea8e:	e01f      	b.n	800ead0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	2200      	movs	r2, #0
 800ea94:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d003      	beq.n	800eab6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	68ba      	ldr	r2, [r7, #8]
 800eab2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	2201      	movs	r2, #1
 800eaba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	79fa      	ldrb	r2, [r7, #7]
 800eac2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800eac4:	68f8      	ldr	r0, [r7, #12]
 800eac6:	f004 fac5 	bl	8013054 <USBD_LL_Init>
 800eaca:	4603      	mov	r3, r0
 800eacc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800eace:	7dfb      	ldrb	r3, [r7, #23]
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	3718      	adds	r7, #24
 800ead4:	46bd      	mov	sp, r7
 800ead6:	bd80      	pop	{r7, pc}

0800ead8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ead8:	b580      	push	{r7, lr}
 800eada:	b084      	sub	sp, #16
 800eadc:	af00      	add	r7, sp, #0
 800eade:	6078      	str	r0, [r7, #4]
 800eae0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800eae2:	2300      	movs	r3, #0
 800eae4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800eae6:	683b      	ldr	r3, [r7, #0]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d101      	bne.n	800eaf0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800eaec:	2303      	movs	r3, #3
 800eaee:	e016      	b.n	800eb1e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	683a      	ldr	r2, [r7, #0]
 800eaf4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eafe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d00b      	beq.n	800eb1c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb0c:	f107 020e 	add.w	r2, r7, #14
 800eb10:	4610      	mov	r0, r2
 800eb12:	4798      	blx	r3
 800eb14:	4602      	mov	r2, r0
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800eb1c:	2300      	movs	r3, #0
}
 800eb1e:	4618      	mov	r0, r3
 800eb20:	3710      	adds	r7, #16
 800eb22:	46bd      	mov	sp, r7
 800eb24:	bd80      	pop	{r7, pc}

0800eb26 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800eb26:	b580      	push	{r7, lr}
 800eb28:	b082      	sub	sp, #8
 800eb2a:	af00      	add	r7, sp, #0
 800eb2c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f004 fada 	bl	80130e8 <USBD_LL_Start>
 800eb34:	4603      	mov	r3, r0
}
 800eb36:	4618      	mov	r0, r3
 800eb38:	3708      	adds	r7, #8
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	bd80      	pop	{r7, pc}

0800eb3e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800eb3e:	b480      	push	{r7}
 800eb40:	b083      	sub	sp, #12
 800eb42:	af00      	add	r7, sp, #0
 800eb44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800eb46:	2300      	movs	r3, #0
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	370c      	adds	r7, #12
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb52:	4770      	bx	lr

0800eb54 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b084      	sub	sp, #16
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]
 800eb5c:	460b      	mov	r3, r1
 800eb5e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800eb60:	2303      	movs	r3, #3
 800eb62:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d009      	beq.n	800eb82 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	78fa      	ldrb	r2, [r7, #3]
 800eb78:	4611      	mov	r1, r2
 800eb7a:	6878      	ldr	r0, [r7, #4]
 800eb7c:	4798      	blx	r3
 800eb7e:	4603      	mov	r3, r0
 800eb80:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800eb82:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	3710      	adds	r7, #16
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	bd80      	pop	{r7, pc}

0800eb8c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b082      	sub	sp, #8
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
 800eb94:	460b      	mov	r3, r1
 800eb96:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d007      	beq.n	800ebb2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eba8:	685b      	ldr	r3, [r3, #4]
 800ebaa:	78fa      	ldrb	r2, [r7, #3]
 800ebac:	4611      	mov	r1, r2
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	4798      	blx	r3
  }

  return USBD_OK;
 800ebb2:	2300      	movs	r3, #0
}
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	3708      	adds	r7, #8
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	bd80      	pop	{r7, pc}

0800ebbc <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b084      	sub	sp, #16
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	6078      	str	r0, [r7, #4]
 800ebc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ebcc:	6839      	ldr	r1, [r7, #0]
 800ebce:	4618      	mov	r0, r3
 800ebd0:	f000 ffba 	bl	800fb48 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	2201      	movs	r2, #1
 800ebd8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800ebe2:	461a      	mov	r2, r3
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ebf0:	f003 031f 	and.w	r3, r3, #31
 800ebf4:	2b02      	cmp	r3, #2
 800ebf6:	d01a      	beq.n	800ec2e <USBD_LL_SetupStage+0x72>
 800ebf8:	2b02      	cmp	r3, #2
 800ebfa:	d822      	bhi.n	800ec42 <USBD_LL_SetupStage+0x86>
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d002      	beq.n	800ec06 <USBD_LL_SetupStage+0x4a>
 800ec00:	2b01      	cmp	r3, #1
 800ec02:	d00a      	beq.n	800ec1a <USBD_LL_SetupStage+0x5e>
 800ec04:	e01d      	b.n	800ec42 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ec0c:	4619      	mov	r1, r3
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f000 fa62 	bl	800f0d8 <USBD_StdDevReq>
 800ec14:	4603      	mov	r3, r0
 800ec16:	73fb      	strb	r3, [r7, #15]
      break;
 800ec18:	e020      	b.n	800ec5c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ec20:	4619      	mov	r1, r3
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f000 fac6 	bl	800f1b4 <USBD_StdItfReq>
 800ec28:	4603      	mov	r3, r0
 800ec2a:	73fb      	strb	r3, [r7, #15]
      break;
 800ec2c:	e016      	b.n	800ec5c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ec34:	4619      	mov	r1, r3
 800ec36:	6878      	ldr	r0, [r7, #4]
 800ec38:	f000 fb05 	bl	800f246 <USBD_StdEPReq>
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	73fb      	strb	r3, [r7, #15]
      break;
 800ec40:	e00c      	b.n	800ec5c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ec48:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ec4c:	b2db      	uxtb	r3, r3
 800ec4e:	4619      	mov	r1, r3
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f004 faef 	bl	8013234 <USBD_LL_StallEP>
 800ec56:	4603      	mov	r3, r0
 800ec58:	73fb      	strb	r3, [r7, #15]
      break;
 800ec5a:	bf00      	nop
  }

  return ret;
 800ec5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3710      	adds	r7, #16
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}

0800ec66 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ec66:	b580      	push	{r7, lr}
 800ec68:	b086      	sub	sp, #24
 800ec6a:	af00      	add	r7, sp, #0
 800ec6c:	60f8      	str	r0, [r7, #12]
 800ec6e:	460b      	mov	r3, r1
 800ec70:	607a      	str	r2, [r7, #4]
 800ec72:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ec74:	7afb      	ldrb	r3, [r7, #11]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d138      	bne.n	800ecec <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ec80:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ec88:	2b03      	cmp	r3, #3
 800ec8a:	d14a      	bne.n	800ed22 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ec8c:	693b      	ldr	r3, [r7, #16]
 800ec8e:	689a      	ldr	r2, [r3, #8]
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	68db      	ldr	r3, [r3, #12]
 800ec94:	429a      	cmp	r2, r3
 800ec96:	d913      	bls.n	800ecc0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ec98:	693b      	ldr	r3, [r7, #16]
 800ec9a:	689a      	ldr	r2, [r3, #8]
 800ec9c:	693b      	ldr	r3, [r7, #16]
 800ec9e:	68db      	ldr	r3, [r3, #12]
 800eca0:	1ad2      	subs	r2, r2, r3
 800eca2:	693b      	ldr	r3, [r7, #16]
 800eca4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800eca6:	693b      	ldr	r3, [r7, #16]
 800eca8:	68da      	ldr	r2, [r3, #12]
 800ecaa:	693b      	ldr	r3, [r7, #16]
 800ecac:	689b      	ldr	r3, [r3, #8]
 800ecae:	4293      	cmp	r3, r2
 800ecb0:	bf28      	it	cs
 800ecb2:	4613      	movcs	r3, r2
 800ecb4:	461a      	mov	r2, r3
 800ecb6:	6879      	ldr	r1, [r7, #4]
 800ecb8:	68f8      	ldr	r0, [r7, #12]
 800ecba:	f001 f839 	bl	800fd30 <USBD_CtlContinueRx>
 800ecbe:	e030      	b.n	800ed22 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ecc6:	b2db      	uxtb	r3, r3
 800ecc8:	2b03      	cmp	r3, #3
 800ecca:	d10b      	bne.n	800ece4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecd2:	691b      	ldr	r3, [r3, #16]
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d005      	beq.n	800ece4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecde:	691b      	ldr	r3, [r3, #16]
 800ece0:	68f8      	ldr	r0, [r7, #12]
 800ece2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ece4:	68f8      	ldr	r0, [r7, #12]
 800ece6:	f001 f834 	bl	800fd52 <USBD_CtlSendStatus>
 800ecea:	e01a      	b.n	800ed22 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ecf2:	b2db      	uxtb	r3, r3
 800ecf4:	2b03      	cmp	r3, #3
 800ecf6:	d114      	bne.n	800ed22 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecfe:	699b      	ldr	r3, [r3, #24]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d00e      	beq.n	800ed22 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed0a:	699b      	ldr	r3, [r3, #24]
 800ed0c:	7afa      	ldrb	r2, [r7, #11]
 800ed0e:	4611      	mov	r1, r2
 800ed10:	68f8      	ldr	r0, [r7, #12]
 800ed12:	4798      	blx	r3
 800ed14:	4603      	mov	r3, r0
 800ed16:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ed18:	7dfb      	ldrb	r3, [r7, #23]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d001      	beq.n	800ed22 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ed1e:	7dfb      	ldrb	r3, [r7, #23]
 800ed20:	e000      	b.n	800ed24 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ed22:	2300      	movs	r3, #0
}
 800ed24:	4618      	mov	r0, r3
 800ed26:	3718      	adds	r7, #24
 800ed28:	46bd      	mov	sp, r7
 800ed2a:	bd80      	pop	{r7, pc}

0800ed2c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b086      	sub	sp, #24
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	60f8      	str	r0, [r7, #12]
 800ed34:	460b      	mov	r3, r1
 800ed36:	607a      	str	r2, [r7, #4]
 800ed38:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ed3a:	7afb      	ldrb	r3, [r7, #11]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d16b      	bne.n	800ee18 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	3314      	adds	r3, #20
 800ed44:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ed4c:	2b02      	cmp	r3, #2
 800ed4e:	d156      	bne.n	800edfe <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ed50:	693b      	ldr	r3, [r7, #16]
 800ed52:	689a      	ldr	r2, [r3, #8]
 800ed54:	693b      	ldr	r3, [r7, #16]
 800ed56:	68db      	ldr	r3, [r3, #12]
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	d914      	bls.n	800ed86 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ed5c:	693b      	ldr	r3, [r7, #16]
 800ed5e:	689a      	ldr	r2, [r3, #8]
 800ed60:	693b      	ldr	r3, [r7, #16]
 800ed62:	68db      	ldr	r3, [r3, #12]
 800ed64:	1ad2      	subs	r2, r2, r3
 800ed66:	693b      	ldr	r3, [r7, #16]
 800ed68:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ed6a:	693b      	ldr	r3, [r7, #16]
 800ed6c:	689b      	ldr	r3, [r3, #8]
 800ed6e:	461a      	mov	r2, r3
 800ed70:	6879      	ldr	r1, [r7, #4]
 800ed72:	68f8      	ldr	r0, [r7, #12]
 800ed74:	f000 ffae 	bl	800fcd4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed78:	2300      	movs	r3, #0
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	2100      	movs	r1, #0
 800ed7e:	68f8      	ldr	r0, [r7, #12]
 800ed80:	f004 fb5e 	bl	8013440 <USBD_LL_PrepareReceive>
 800ed84:	e03b      	b.n	800edfe <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	68da      	ldr	r2, [r3, #12]
 800ed8a:	693b      	ldr	r3, [r7, #16]
 800ed8c:	689b      	ldr	r3, [r3, #8]
 800ed8e:	429a      	cmp	r2, r3
 800ed90:	d11c      	bne.n	800edcc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ed92:	693b      	ldr	r3, [r7, #16]
 800ed94:	685a      	ldr	r2, [r3, #4]
 800ed96:	693b      	ldr	r3, [r7, #16]
 800ed98:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ed9a:	429a      	cmp	r2, r3
 800ed9c:	d316      	bcc.n	800edcc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ed9e:	693b      	ldr	r3, [r7, #16]
 800eda0:	685a      	ldr	r2, [r3, #4]
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800eda8:	429a      	cmp	r2, r3
 800edaa:	d20f      	bcs.n	800edcc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800edac:	2200      	movs	r2, #0
 800edae:	2100      	movs	r1, #0
 800edb0:	68f8      	ldr	r0, [r7, #12]
 800edb2:	f000 ff8f 	bl	800fcd4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	2200      	movs	r2, #0
 800edba:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800edbe:	2300      	movs	r3, #0
 800edc0:	2200      	movs	r2, #0
 800edc2:	2100      	movs	r1, #0
 800edc4:	68f8      	ldr	r0, [r7, #12]
 800edc6:	f004 fb3b 	bl	8013440 <USBD_LL_PrepareReceive>
 800edca:	e018      	b.n	800edfe <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800edd2:	b2db      	uxtb	r3, r3
 800edd4:	2b03      	cmp	r3, #3
 800edd6:	d10b      	bne.n	800edf0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edde:	68db      	ldr	r3, [r3, #12]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d005      	beq.n	800edf0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edea:	68db      	ldr	r3, [r3, #12]
 800edec:	68f8      	ldr	r0, [r7, #12]
 800edee:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800edf0:	2180      	movs	r1, #128	; 0x80
 800edf2:	68f8      	ldr	r0, [r7, #12]
 800edf4:	f004 fa1e 	bl	8013234 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800edf8:	68f8      	ldr	r0, [r7, #12]
 800edfa:	f000 ffbd 	bl	800fd78 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ee04:	2b01      	cmp	r3, #1
 800ee06:	d122      	bne.n	800ee4e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ee08:	68f8      	ldr	r0, [r7, #12]
 800ee0a:	f7ff fe98 	bl	800eb3e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	2200      	movs	r2, #0
 800ee12:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ee16:	e01a      	b.n	800ee4e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee1e:	b2db      	uxtb	r3, r3
 800ee20:	2b03      	cmp	r3, #3
 800ee22:	d114      	bne.n	800ee4e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee2a:	695b      	ldr	r3, [r3, #20]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d00e      	beq.n	800ee4e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee36:	695b      	ldr	r3, [r3, #20]
 800ee38:	7afa      	ldrb	r2, [r7, #11]
 800ee3a:	4611      	mov	r1, r2
 800ee3c:	68f8      	ldr	r0, [r7, #12]
 800ee3e:	4798      	blx	r3
 800ee40:	4603      	mov	r3, r0
 800ee42:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ee44:	7dfb      	ldrb	r3, [r7, #23]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d001      	beq.n	800ee4e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ee4a:	7dfb      	ldrb	r3, [r7, #23]
 800ee4c:	e000      	b.n	800ee50 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ee4e:	2300      	movs	r3, #0
}
 800ee50:	4618      	mov	r0, r3
 800ee52:	3718      	adds	r7, #24
 800ee54:	46bd      	mov	sp, r7
 800ee56:	bd80      	pop	{r7, pc}

0800ee58 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b082      	sub	sp, #8
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2201      	movs	r2, #1
 800ee64:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	2200      	movs	r2, #0
 800ee6c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	2200      	movs	r2, #0
 800ee74:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	2200      	movs	r2, #0
 800ee7a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d101      	bne.n	800ee8c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800ee88:	2303      	movs	r3, #3
 800ee8a:	e02f      	b.n	800eeec <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d00f      	beq.n	800eeb6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee9c:	685b      	ldr	r3, [r3, #4]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d009      	beq.n	800eeb6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eea8:	685b      	ldr	r3, [r3, #4]
 800eeaa:	687a      	ldr	r2, [r7, #4]
 800eeac:	6852      	ldr	r2, [r2, #4]
 800eeae:	b2d2      	uxtb	r2, r2
 800eeb0:	4611      	mov	r1, r2
 800eeb2:	6878      	ldr	r0, [r7, #4]
 800eeb4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eeb6:	2340      	movs	r3, #64	; 0x40
 800eeb8:	2200      	movs	r2, #0
 800eeba:	2100      	movs	r1, #0
 800eebc:	6878      	ldr	r0, [r7, #4]
 800eebe:	f004 f945 	bl	801314c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	2201      	movs	r2, #1
 800eec6:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	2240      	movs	r2, #64	; 0x40
 800eece:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800eed2:	2340      	movs	r3, #64	; 0x40
 800eed4:	2200      	movs	r2, #0
 800eed6:	2180      	movs	r1, #128	; 0x80
 800eed8:	6878      	ldr	r0, [r7, #4]
 800eeda:	f004 f937 	bl	801314c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	2201      	movs	r2, #1
 800eee2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	2240      	movs	r2, #64	; 0x40
 800eee8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800eeea:	2300      	movs	r3, #0
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3708      	adds	r7, #8
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}

0800eef4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800eef4:	b480      	push	{r7}
 800eef6:	b083      	sub	sp, #12
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	6078      	str	r0, [r7, #4]
 800eefc:	460b      	mov	r3, r1
 800eefe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	78fa      	ldrb	r2, [r7, #3]
 800ef04:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ef06:	2300      	movs	r3, #0
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	370c      	adds	r7, #12
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr

0800ef14 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b083      	sub	sp, #12
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef22:	b2da      	uxtb	r2, r3
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	2204      	movs	r2, #4
 800ef2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ef32:	2300      	movs	r3, #0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	370c      	adds	r7, #12
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3e:	4770      	bx	lr

0800ef40 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ef40:	b480      	push	{r7}
 800ef42:	b083      	sub	sp, #12
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef4e:	b2db      	uxtb	r3, r3
 800ef50:	2b04      	cmp	r3, #4
 800ef52:	d106      	bne.n	800ef62 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800ef5a:	b2da      	uxtb	r2, r3
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ef62:	2300      	movs	r3, #0
}
 800ef64:	4618      	mov	r0, r3
 800ef66:	370c      	adds	r7, #12
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef6e:	4770      	bx	lr

0800ef70 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	b082      	sub	sp, #8
 800ef74:	af00      	add	r7, sp, #0
 800ef76:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d101      	bne.n	800ef86 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ef82:	2303      	movs	r3, #3
 800ef84:	e012      	b.n	800efac <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef8c:	b2db      	uxtb	r3, r3
 800ef8e:	2b03      	cmp	r3, #3
 800ef90:	d10b      	bne.n	800efaa <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef98:	69db      	ldr	r3, [r3, #28]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d005      	beq.n	800efaa <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efa4:	69db      	ldr	r3, [r3, #28]
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800efaa:	2300      	movs	r3, #0
}
 800efac:	4618      	mov	r0, r3
 800efae:	3708      	adds	r7, #8
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}

0800efb4 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b082      	sub	sp, #8
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]
 800efbc:	460b      	mov	r3, r1
 800efbe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d101      	bne.n	800efce <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800efca:	2303      	movs	r3, #3
 800efcc:	e014      	b.n	800eff8 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800efd4:	b2db      	uxtb	r3, r3
 800efd6:	2b03      	cmp	r3, #3
 800efd8:	d10d      	bne.n	800eff6 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efe0:	6a1b      	ldr	r3, [r3, #32]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d007      	beq.n	800eff6 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efec:	6a1b      	ldr	r3, [r3, #32]
 800efee:	78fa      	ldrb	r2, [r7, #3]
 800eff0:	4611      	mov	r1, r2
 800eff2:	6878      	ldr	r0, [r7, #4]
 800eff4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eff6:	2300      	movs	r3, #0
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3708      	adds	r7, #8
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}

0800f000 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b082      	sub	sp, #8
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
 800f008:	460b      	mov	r3, r1
 800f00a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f012:	2b00      	cmp	r3, #0
 800f014:	d101      	bne.n	800f01a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800f016:	2303      	movs	r3, #3
 800f018:	e014      	b.n	800f044 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f020:	b2db      	uxtb	r3, r3
 800f022:	2b03      	cmp	r3, #3
 800f024:	d10d      	bne.n	800f042 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f02c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d007      	beq.n	800f042 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f03a:	78fa      	ldrb	r2, [r7, #3]
 800f03c:	4611      	mov	r1, r2
 800f03e:	6878      	ldr	r0, [r7, #4]
 800f040:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f042:	2300      	movs	r3, #0
}
 800f044:	4618      	mov	r0, r3
 800f046:	3708      	adds	r7, #8
 800f048:	46bd      	mov	sp, r7
 800f04a:	bd80      	pop	{r7, pc}

0800f04c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f04c:	b480      	push	{r7}
 800f04e:	b083      	sub	sp, #12
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f054:	2300      	movs	r3, #0
}
 800f056:	4618      	mov	r0, r3
 800f058:	370c      	adds	r7, #12
 800f05a:	46bd      	mov	sp, r7
 800f05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f060:	4770      	bx	lr

0800f062 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f062:	b580      	push	{r7, lr}
 800f064:	b082      	sub	sp, #8
 800f066:	af00      	add	r7, sp, #0
 800f068:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	2201      	movs	r2, #1
 800f06e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d009      	beq.n	800f090 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f082:	685b      	ldr	r3, [r3, #4]
 800f084:	687a      	ldr	r2, [r7, #4]
 800f086:	6852      	ldr	r2, [r2, #4]
 800f088:	b2d2      	uxtb	r2, r2
 800f08a:	4611      	mov	r1, r2
 800f08c:	6878      	ldr	r0, [r7, #4]
 800f08e:	4798      	blx	r3
  }

  return USBD_OK;
 800f090:	2300      	movs	r3, #0
}
 800f092:	4618      	mov	r0, r3
 800f094:	3708      	adds	r7, #8
 800f096:	46bd      	mov	sp, r7
 800f098:	bd80      	pop	{r7, pc}

0800f09a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f09a:	b480      	push	{r7}
 800f09c:	b087      	sub	sp, #28
 800f09e:	af00      	add	r7, sp, #0
 800f0a0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f0a6:	697b      	ldr	r3, [r7, #20]
 800f0a8:	781b      	ldrb	r3, [r3, #0]
 800f0aa:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f0ac:	697b      	ldr	r3, [r7, #20]
 800f0ae:	3301      	adds	r3, #1
 800f0b0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f0b2:	697b      	ldr	r3, [r7, #20]
 800f0b4:	781b      	ldrb	r3, [r3, #0]
 800f0b6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f0b8:	8a3b      	ldrh	r3, [r7, #16]
 800f0ba:	021b      	lsls	r3, r3, #8
 800f0bc:	b21a      	sxth	r2, r3
 800f0be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f0c2:	4313      	orrs	r3, r2
 800f0c4:	b21b      	sxth	r3, r3
 800f0c6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f0c8:	89fb      	ldrh	r3, [r7, #14]
}
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	371c      	adds	r7, #28
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d4:	4770      	bx	lr
	...

0800f0d8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b084      	sub	sp, #16
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	6078      	str	r0, [r7, #4]
 800f0e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	781b      	ldrb	r3, [r3, #0]
 800f0ea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f0ee:	2b40      	cmp	r3, #64	; 0x40
 800f0f0:	d005      	beq.n	800f0fe <USBD_StdDevReq+0x26>
 800f0f2:	2b40      	cmp	r3, #64	; 0x40
 800f0f4:	d853      	bhi.n	800f19e <USBD_StdDevReq+0xc6>
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d00b      	beq.n	800f112 <USBD_StdDevReq+0x3a>
 800f0fa:	2b20      	cmp	r3, #32
 800f0fc:	d14f      	bne.n	800f19e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f104:	689b      	ldr	r3, [r3, #8]
 800f106:	6839      	ldr	r1, [r7, #0]
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	4798      	blx	r3
 800f10c:	4603      	mov	r3, r0
 800f10e:	73fb      	strb	r3, [r7, #15]
      break;
 800f110:	e04a      	b.n	800f1a8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	785b      	ldrb	r3, [r3, #1]
 800f116:	2b09      	cmp	r3, #9
 800f118:	d83b      	bhi.n	800f192 <USBD_StdDevReq+0xba>
 800f11a:	a201      	add	r2, pc, #4	; (adr r2, 800f120 <USBD_StdDevReq+0x48>)
 800f11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f120:	0800f175 	.word	0x0800f175
 800f124:	0800f189 	.word	0x0800f189
 800f128:	0800f193 	.word	0x0800f193
 800f12c:	0800f17f 	.word	0x0800f17f
 800f130:	0800f193 	.word	0x0800f193
 800f134:	0800f153 	.word	0x0800f153
 800f138:	0800f149 	.word	0x0800f149
 800f13c:	0800f193 	.word	0x0800f193
 800f140:	0800f16b 	.word	0x0800f16b
 800f144:	0800f15d 	.word	0x0800f15d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f148:	6839      	ldr	r1, [r7, #0]
 800f14a:	6878      	ldr	r0, [r7, #4]
 800f14c:	f000 f9de 	bl	800f50c <USBD_GetDescriptor>
          break;
 800f150:	e024      	b.n	800f19c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f152:	6839      	ldr	r1, [r7, #0]
 800f154:	6878      	ldr	r0, [r7, #4]
 800f156:	f000 fb6d 	bl	800f834 <USBD_SetAddress>
          break;
 800f15a:	e01f      	b.n	800f19c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f15c:	6839      	ldr	r1, [r7, #0]
 800f15e:	6878      	ldr	r0, [r7, #4]
 800f160:	f000 fbac 	bl	800f8bc <USBD_SetConfig>
 800f164:	4603      	mov	r3, r0
 800f166:	73fb      	strb	r3, [r7, #15]
          break;
 800f168:	e018      	b.n	800f19c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f16a:	6839      	ldr	r1, [r7, #0]
 800f16c:	6878      	ldr	r0, [r7, #4]
 800f16e:	f000 fc4b 	bl	800fa08 <USBD_GetConfig>
          break;
 800f172:	e013      	b.n	800f19c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f174:	6839      	ldr	r1, [r7, #0]
 800f176:	6878      	ldr	r0, [r7, #4]
 800f178:	f000 fc7c 	bl	800fa74 <USBD_GetStatus>
          break;
 800f17c:	e00e      	b.n	800f19c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f17e:	6839      	ldr	r1, [r7, #0]
 800f180:	6878      	ldr	r0, [r7, #4]
 800f182:	f000 fcab 	bl	800fadc <USBD_SetFeature>
          break;
 800f186:	e009      	b.n	800f19c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f188:	6839      	ldr	r1, [r7, #0]
 800f18a:	6878      	ldr	r0, [r7, #4]
 800f18c:	f000 fcba 	bl	800fb04 <USBD_ClrFeature>
          break;
 800f190:	e004      	b.n	800f19c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f192:	6839      	ldr	r1, [r7, #0]
 800f194:	6878      	ldr	r0, [r7, #4]
 800f196:	f000 fd11 	bl	800fbbc <USBD_CtlError>
          break;
 800f19a:	bf00      	nop
      }
      break;
 800f19c:	e004      	b.n	800f1a8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f19e:	6839      	ldr	r1, [r7, #0]
 800f1a0:	6878      	ldr	r0, [r7, #4]
 800f1a2:	f000 fd0b 	bl	800fbbc <USBD_CtlError>
      break;
 800f1a6:	bf00      	nop
  }

  return ret;
 800f1a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	3710      	adds	r7, #16
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	bd80      	pop	{r7, pc}
 800f1b2:	bf00      	nop

0800f1b4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b084      	sub	sp, #16
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	6078      	str	r0, [r7, #4]
 800f1bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f1be:	2300      	movs	r3, #0
 800f1c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	781b      	ldrb	r3, [r3, #0]
 800f1c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f1ca:	2b40      	cmp	r3, #64	; 0x40
 800f1cc:	d005      	beq.n	800f1da <USBD_StdItfReq+0x26>
 800f1ce:	2b40      	cmp	r3, #64	; 0x40
 800f1d0:	d82f      	bhi.n	800f232 <USBD_StdItfReq+0x7e>
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d001      	beq.n	800f1da <USBD_StdItfReq+0x26>
 800f1d6:	2b20      	cmp	r3, #32
 800f1d8:	d12b      	bne.n	800f232 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1e0:	b2db      	uxtb	r3, r3
 800f1e2:	3b01      	subs	r3, #1
 800f1e4:	2b02      	cmp	r3, #2
 800f1e6:	d81d      	bhi.n	800f224 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f1e8:	683b      	ldr	r3, [r7, #0]
 800f1ea:	889b      	ldrh	r3, [r3, #4]
 800f1ec:	b2db      	uxtb	r3, r3
 800f1ee:	2b01      	cmp	r3, #1
 800f1f0:	d813      	bhi.n	800f21a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1f8:	689b      	ldr	r3, [r3, #8]
 800f1fa:	6839      	ldr	r1, [r7, #0]
 800f1fc:	6878      	ldr	r0, [r7, #4]
 800f1fe:	4798      	blx	r3
 800f200:	4603      	mov	r3, r0
 800f202:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f204:	683b      	ldr	r3, [r7, #0]
 800f206:	88db      	ldrh	r3, [r3, #6]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d110      	bne.n	800f22e <USBD_StdItfReq+0x7a>
 800f20c:	7bfb      	ldrb	r3, [r7, #15]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d10d      	bne.n	800f22e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f212:	6878      	ldr	r0, [r7, #4]
 800f214:	f000 fd9d 	bl	800fd52 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f218:	e009      	b.n	800f22e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f21a:	6839      	ldr	r1, [r7, #0]
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f000 fccd 	bl	800fbbc <USBD_CtlError>
          break;
 800f222:	e004      	b.n	800f22e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f224:	6839      	ldr	r1, [r7, #0]
 800f226:	6878      	ldr	r0, [r7, #4]
 800f228:	f000 fcc8 	bl	800fbbc <USBD_CtlError>
          break;
 800f22c:	e000      	b.n	800f230 <USBD_StdItfReq+0x7c>
          break;
 800f22e:	bf00      	nop
      }
      break;
 800f230:	e004      	b.n	800f23c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f232:	6839      	ldr	r1, [r7, #0]
 800f234:	6878      	ldr	r0, [r7, #4]
 800f236:	f000 fcc1 	bl	800fbbc <USBD_CtlError>
      break;
 800f23a:	bf00      	nop
  }

  return ret;
 800f23c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f23e:	4618      	mov	r0, r3
 800f240:	3710      	adds	r7, #16
 800f242:	46bd      	mov	sp, r7
 800f244:	bd80      	pop	{r7, pc}

0800f246 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f246:	b580      	push	{r7, lr}
 800f248:	b084      	sub	sp, #16
 800f24a:	af00      	add	r7, sp, #0
 800f24c:	6078      	str	r0, [r7, #4]
 800f24e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f250:	2300      	movs	r3, #0
 800f252:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	889b      	ldrh	r3, [r3, #4]
 800f258:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	781b      	ldrb	r3, [r3, #0]
 800f25e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f262:	2b40      	cmp	r3, #64	; 0x40
 800f264:	d007      	beq.n	800f276 <USBD_StdEPReq+0x30>
 800f266:	2b40      	cmp	r3, #64	; 0x40
 800f268:	f200 8145 	bhi.w	800f4f6 <USBD_StdEPReq+0x2b0>
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d00c      	beq.n	800f28a <USBD_StdEPReq+0x44>
 800f270:	2b20      	cmp	r3, #32
 800f272:	f040 8140 	bne.w	800f4f6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f27c:	689b      	ldr	r3, [r3, #8]
 800f27e:	6839      	ldr	r1, [r7, #0]
 800f280:	6878      	ldr	r0, [r7, #4]
 800f282:	4798      	blx	r3
 800f284:	4603      	mov	r3, r0
 800f286:	73fb      	strb	r3, [r7, #15]
      break;
 800f288:	e13a      	b.n	800f500 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	785b      	ldrb	r3, [r3, #1]
 800f28e:	2b03      	cmp	r3, #3
 800f290:	d007      	beq.n	800f2a2 <USBD_StdEPReq+0x5c>
 800f292:	2b03      	cmp	r3, #3
 800f294:	f300 8129 	bgt.w	800f4ea <USBD_StdEPReq+0x2a4>
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d07f      	beq.n	800f39c <USBD_StdEPReq+0x156>
 800f29c:	2b01      	cmp	r3, #1
 800f29e:	d03c      	beq.n	800f31a <USBD_StdEPReq+0xd4>
 800f2a0:	e123      	b.n	800f4ea <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f2a8:	b2db      	uxtb	r3, r3
 800f2aa:	2b02      	cmp	r3, #2
 800f2ac:	d002      	beq.n	800f2b4 <USBD_StdEPReq+0x6e>
 800f2ae:	2b03      	cmp	r3, #3
 800f2b0:	d016      	beq.n	800f2e0 <USBD_StdEPReq+0x9a>
 800f2b2:	e02c      	b.n	800f30e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f2b4:	7bbb      	ldrb	r3, [r7, #14]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d00d      	beq.n	800f2d6 <USBD_StdEPReq+0x90>
 800f2ba:	7bbb      	ldrb	r3, [r7, #14]
 800f2bc:	2b80      	cmp	r3, #128	; 0x80
 800f2be:	d00a      	beq.n	800f2d6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f2c0:	7bbb      	ldrb	r3, [r7, #14]
 800f2c2:	4619      	mov	r1, r3
 800f2c4:	6878      	ldr	r0, [r7, #4]
 800f2c6:	f003 ffb5 	bl	8013234 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f2ca:	2180      	movs	r1, #128	; 0x80
 800f2cc:	6878      	ldr	r0, [r7, #4]
 800f2ce:	f003 ffb1 	bl	8013234 <USBD_LL_StallEP>
 800f2d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f2d4:	e020      	b.n	800f318 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f2d6:	6839      	ldr	r1, [r7, #0]
 800f2d8:	6878      	ldr	r0, [r7, #4]
 800f2da:	f000 fc6f 	bl	800fbbc <USBD_CtlError>
              break;
 800f2de:	e01b      	b.n	800f318 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f2e0:	683b      	ldr	r3, [r7, #0]
 800f2e2:	885b      	ldrh	r3, [r3, #2]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d10e      	bne.n	800f306 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f2e8:	7bbb      	ldrb	r3, [r7, #14]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d00b      	beq.n	800f306 <USBD_StdEPReq+0xc0>
 800f2ee:	7bbb      	ldrb	r3, [r7, #14]
 800f2f0:	2b80      	cmp	r3, #128	; 0x80
 800f2f2:	d008      	beq.n	800f306 <USBD_StdEPReq+0xc0>
 800f2f4:	683b      	ldr	r3, [r7, #0]
 800f2f6:	88db      	ldrh	r3, [r3, #6]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d104      	bne.n	800f306 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f2fc:	7bbb      	ldrb	r3, [r7, #14]
 800f2fe:	4619      	mov	r1, r3
 800f300:	6878      	ldr	r0, [r7, #4]
 800f302:	f003 ff97 	bl	8013234 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f306:	6878      	ldr	r0, [r7, #4]
 800f308:	f000 fd23 	bl	800fd52 <USBD_CtlSendStatus>

              break;
 800f30c:	e004      	b.n	800f318 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f30e:	6839      	ldr	r1, [r7, #0]
 800f310:	6878      	ldr	r0, [r7, #4]
 800f312:	f000 fc53 	bl	800fbbc <USBD_CtlError>
              break;
 800f316:	bf00      	nop
          }
          break;
 800f318:	e0ec      	b.n	800f4f4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f320:	b2db      	uxtb	r3, r3
 800f322:	2b02      	cmp	r3, #2
 800f324:	d002      	beq.n	800f32c <USBD_StdEPReq+0xe6>
 800f326:	2b03      	cmp	r3, #3
 800f328:	d016      	beq.n	800f358 <USBD_StdEPReq+0x112>
 800f32a:	e030      	b.n	800f38e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f32c:	7bbb      	ldrb	r3, [r7, #14]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d00d      	beq.n	800f34e <USBD_StdEPReq+0x108>
 800f332:	7bbb      	ldrb	r3, [r7, #14]
 800f334:	2b80      	cmp	r3, #128	; 0x80
 800f336:	d00a      	beq.n	800f34e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f338:	7bbb      	ldrb	r3, [r7, #14]
 800f33a:	4619      	mov	r1, r3
 800f33c:	6878      	ldr	r0, [r7, #4]
 800f33e:	f003 ff79 	bl	8013234 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f342:	2180      	movs	r1, #128	; 0x80
 800f344:	6878      	ldr	r0, [r7, #4]
 800f346:	f003 ff75 	bl	8013234 <USBD_LL_StallEP>
 800f34a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f34c:	e025      	b.n	800f39a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f34e:	6839      	ldr	r1, [r7, #0]
 800f350:	6878      	ldr	r0, [r7, #4]
 800f352:	f000 fc33 	bl	800fbbc <USBD_CtlError>
              break;
 800f356:	e020      	b.n	800f39a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	885b      	ldrh	r3, [r3, #2]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d11b      	bne.n	800f398 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f360:	7bbb      	ldrb	r3, [r7, #14]
 800f362:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f366:	2b00      	cmp	r3, #0
 800f368:	d004      	beq.n	800f374 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f36a:	7bbb      	ldrb	r3, [r7, #14]
 800f36c:	4619      	mov	r1, r3
 800f36e:	6878      	ldr	r0, [r7, #4]
 800f370:	f003 ff96 	bl	80132a0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f000 fcec 	bl	800fd52 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f380:	689b      	ldr	r3, [r3, #8]
 800f382:	6839      	ldr	r1, [r7, #0]
 800f384:	6878      	ldr	r0, [r7, #4]
 800f386:	4798      	blx	r3
 800f388:	4603      	mov	r3, r0
 800f38a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f38c:	e004      	b.n	800f398 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f38e:	6839      	ldr	r1, [r7, #0]
 800f390:	6878      	ldr	r0, [r7, #4]
 800f392:	f000 fc13 	bl	800fbbc <USBD_CtlError>
              break;
 800f396:	e000      	b.n	800f39a <USBD_StdEPReq+0x154>
              break;
 800f398:	bf00      	nop
          }
          break;
 800f39a:	e0ab      	b.n	800f4f4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f3a2:	b2db      	uxtb	r3, r3
 800f3a4:	2b02      	cmp	r3, #2
 800f3a6:	d002      	beq.n	800f3ae <USBD_StdEPReq+0x168>
 800f3a8:	2b03      	cmp	r3, #3
 800f3aa:	d032      	beq.n	800f412 <USBD_StdEPReq+0x1cc>
 800f3ac:	e097      	b.n	800f4de <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f3ae:	7bbb      	ldrb	r3, [r7, #14]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d007      	beq.n	800f3c4 <USBD_StdEPReq+0x17e>
 800f3b4:	7bbb      	ldrb	r3, [r7, #14]
 800f3b6:	2b80      	cmp	r3, #128	; 0x80
 800f3b8:	d004      	beq.n	800f3c4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f3ba:	6839      	ldr	r1, [r7, #0]
 800f3bc:	6878      	ldr	r0, [r7, #4]
 800f3be:	f000 fbfd 	bl	800fbbc <USBD_CtlError>
                break;
 800f3c2:	e091      	b.n	800f4e8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	da0b      	bge.n	800f3e4 <USBD_StdEPReq+0x19e>
 800f3cc:	7bbb      	ldrb	r3, [r7, #14]
 800f3ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f3d2:	4613      	mov	r3, r2
 800f3d4:	009b      	lsls	r3, r3, #2
 800f3d6:	4413      	add	r3, r2
 800f3d8:	009b      	lsls	r3, r3, #2
 800f3da:	3310      	adds	r3, #16
 800f3dc:	687a      	ldr	r2, [r7, #4]
 800f3de:	4413      	add	r3, r2
 800f3e0:	3304      	adds	r3, #4
 800f3e2:	e00b      	b.n	800f3fc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f3e4:	7bbb      	ldrb	r3, [r7, #14]
 800f3e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3ea:	4613      	mov	r3, r2
 800f3ec:	009b      	lsls	r3, r3, #2
 800f3ee:	4413      	add	r3, r2
 800f3f0:	009b      	lsls	r3, r3, #2
 800f3f2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f3f6:	687a      	ldr	r2, [r7, #4]
 800f3f8:	4413      	add	r3, r2
 800f3fa:	3304      	adds	r3, #4
 800f3fc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f3fe:	68bb      	ldr	r3, [r7, #8]
 800f400:	2200      	movs	r2, #0
 800f402:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f404:	68bb      	ldr	r3, [r7, #8]
 800f406:	2202      	movs	r2, #2
 800f408:	4619      	mov	r1, r3
 800f40a:	6878      	ldr	r0, [r7, #4]
 800f40c:	f000 fc47 	bl	800fc9e <USBD_CtlSendData>
              break;
 800f410:	e06a      	b.n	800f4e8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f412:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f416:	2b00      	cmp	r3, #0
 800f418:	da11      	bge.n	800f43e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f41a:	7bbb      	ldrb	r3, [r7, #14]
 800f41c:	f003 020f 	and.w	r2, r3, #15
 800f420:	6879      	ldr	r1, [r7, #4]
 800f422:	4613      	mov	r3, r2
 800f424:	009b      	lsls	r3, r3, #2
 800f426:	4413      	add	r3, r2
 800f428:	009b      	lsls	r3, r3, #2
 800f42a:	440b      	add	r3, r1
 800f42c:	3324      	adds	r3, #36	; 0x24
 800f42e:	881b      	ldrh	r3, [r3, #0]
 800f430:	2b00      	cmp	r3, #0
 800f432:	d117      	bne.n	800f464 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f434:	6839      	ldr	r1, [r7, #0]
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f000 fbc0 	bl	800fbbc <USBD_CtlError>
                  break;
 800f43c:	e054      	b.n	800f4e8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f43e:	7bbb      	ldrb	r3, [r7, #14]
 800f440:	f003 020f 	and.w	r2, r3, #15
 800f444:	6879      	ldr	r1, [r7, #4]
 800f446:	4613      	mov	r3, r2
 800f448:	009b      	lsls	r3, r3, #2
 800f44a:	4413      	add	r3, r2
 800f44c:	009b      	lsls	r3, r3, #2
 800f44e:	440b      	add	r3, r1
 800f450:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800f454:	881b      	ldrh	r3, [r3, #0]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d104      	bne.n	800f464 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f45a:	6839      	ldr	r1, [r7, #0]
 800f45c:	6878      	ldr	r0, [r7, #4]
 800f45e:	f000 fbad 	bl	800fbbc <USBD_CtlError>
                  break;
 800f462:	e041      	b.n	800f4e8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f464:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	da0b      	bge.n	800f484 <USBD_StdEPReq+0x23e>
 800f46c:	7bbb      	ldrb	r3, [r7, #14]
 800f46e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f472:	4613      	mov	r3, r2
 800f474:	009b      	lsls	r3, r3, #2
 800f476:	4413      	add	r3, r2
 800f478:	009b      	lsls	r3, r3, #2
 800f47a:	3310      	adds	r3, #16
 800f47c:	687a      	ldr	r2, [r7, #4]
 800f47e:	4413      	add	r3, r2
 800f480:	3304      	adds	r3, #4
 800f482:	e00b      	b.n	800f49c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f484:	7bbb      	ldrb	r3, [r7, #14]
 800f486:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f48a:	4613      	mov	r3, r2
 800f48c:	009b      	lsls	r3, r3, #2
 800f48e:	4413      	add	r3, r2
 800f490:	009b      	lsls	r3, r3, #2
 800f492:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f496:	687a      	ldr	r2, [r7, #4]
 800f498:	4413      	add	r3, r2
 800f49a:	3304      	adds	r3, #4
 800f49c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f49e:	7bbb      	ldrb	r3, [r7, #14]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d002      	beq.n	800f4aa <USBD_StdEPReq+0x264>
 800f4a4:	7bbb      	ldrb	r3, [r7, #14]
 800f4a6:	2b80      	cmp	r3, #128	; 0x80
 800f4a8:	d103      	bne.n	800f4b2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f4aa:	68bb      	ldr	r3, [r7, #8]
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	601a      	str	r2, [r3, #0]
 800f4b0:	e00e      	b.n	800f4d0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f4b2:	7bbb      	ldrb	r3, [r7, #14]
 800f4b4:	4619      	mov	r1, r3
 800f4b6:	6878      	ldr	r0, [r7, #4]
 800f4b8:	f003 ff28 	bl	801330c <USBD_LL_IsStallEP>
 800f4bc:	4603      	mov	r3, r0
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d003      	beq.n	800f4ca <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f4c2:	68bb      	ldr	r3, [r7, #8]
 800f4c4:	2201      	movs	r2, #1
 800f4c6:	601a      	str	r2, [r3, #0]
 800f4c8:	e002      	b.n	800f4d0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f4ca:	68bb      	ldr	r3, [r7, #8]
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f4d0:	68bb      	ldr	r3, [r7, #8]
 800f4d2:	2202      	movs	r2, #2
 800f4d4:	4619      	mov	r1, r3
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f000 fbe1 	bl	800fc9e <USBD_CtlSendData>
              break;
 800f4dc:	e004      	b.n	800f4e8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f4de:	6839      	ldr	r1, [r7, #0]
 800f4e0:	6878      	ldr	r0, [r7, #4]
 800f4e2:	f000 fb6b 	bl	800fbbc <USBD_CtlError>
              break;
 800f4e6:	bf00      	nop
          }
          break;
 800f4e8:	e004      	b.n	800f4f4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f4ea:	6839      	ldr	r1, [r7, #0]
 800f4ec:	6878      	ldr	r0, [r7, #4]
 800f4ee:	f000 fb65 	bl	800fbbc <USBD_CtlError>
          break;
 800f4f2:	bf00      	nop
      }
      break;
 800f4f4:	e004      	b.n	800f500 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f4f6:	6839      	ldr	r1, [r7, #0]
 800f4f8:	6878      	ldr	r0, [r7, #4]
 800f4fa:	f000 fb5f 	bl	800fbbc <USBD_CtlError>
      break;
 800f4fe:	bf00      	nop
  }

  return ret;
 800f500:	7bfb      	ldrb	r3, [r7, #15]
}
 800f502:	4618      	mov	r0, r3
 800f504:	3710      	adds	r7, #16
 800f506:	46bd      	mov	sp, r7
 800f508:	bd80      	pop	{r7, pc}
	...

0800f50c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b084      	sub	sp, #16
 800f510:	af00      	add	r7, sp, #0
 800f512:	6078      	str	r0, [r7, #4]
 800f514:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f516:	2300      	movs	r3, #0
 800f518:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f51a:	2300      	movs	r3, #0
 800f51c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f51e:	2300      	movs	r3, #0
 800f520:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f522:	683b      	ldr	r3, [r7, #0]
 800f524:	885b      	ldrh	r3, [r3, #2]
 800f526:	0a1b      	lsrs	r3, r3, #8
 800f528:	b29b      	uxth	r3, r3
 800f52a:	3b01      	subs	r3, #1
 800f52c:	2b0e      	cmp	r3, #14
 800f52e:	f200 8152 	bhi.w	800f7d6 <USBD_GetDescriptor+0x2ca>
 800f532:	a201      	add	r2, pc, #4	; (adr r2, 800f538 <USBD_GetDescriptor+0x2c>)
 800f534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f538:	0800f5a9 	.word	0x0800f5a9
 800f53c:	0800f5c1 	.word	0x0800f5c1
 800f540:	0800f601 	.word	0x0800f601
 800f544:	0800f7d7 	.word	0x0800f7d7
 800f548:	0800f7d7 	.word	0x0800f7d7
 800f54c:	0800f777 	.word	0x0800f777
 800f550:	0800f7a3 	.word	0x0800f7a3
 800f554:	0800f7d7 	.word	0x0800f7d7
 800f558:	0800f7d7 	.word	0x0800f7d7
 800f55c:	0800f7d7 	.word	0x0800f7d7
 800f560:	0800f7d7 	.word	0x0800f7d7
 800f564:	0800f7d7 	.word	0x0800f7d7
 800f568:	0800f7d7 	.word	0x0800f7d7
 800f56c:	0800f7d7 	.word	0x0800f7d7
 800f570:	0800f575 	.word	0x0800f575
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f57a:	69db      	ldr	r3, [r3, #28]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d00b      	beq.n	800f598 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f586:	69db      	ldr	r3, [r3, #28]
 800f588:	687a      	ldr	r2, [r7, #4]
 800f58a:	7c12      	ldrb	r2, [r2, #16]
 800f58c:	f107 0108 	add.w	r1, r7, #8
 800f590:	4610      	mov	r0, r2
 800f592:	4798      	blx	r3
 800f594:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f596:	e126      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f598:	6839      	ldr	r1, [r7, #0]
 800f59a:	6878      	ldr	r0, [r7, #4]
 800f59c:	f000 fb0e 	bl	800fbbc <USBD_CtlError>
        err++;
 800f5a0:	7afb      	ldrb	r3, [r7, #11]
 800f5a2:	3301      	adds	r3, #1
 800f5a4:	72fb      	strb	r3, [r7, #11]
      break;
 800f5a6:	e11e      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	687a      	ldr	r2, [r7, #4]
 800f5b2:	7c12      	ldrb	r2, [r2, #16]
 800f5b4:	f107 0108 	add.w	r1, r7, #8
 800f5b8:	4610      	mov	r0, r2
 800f5ba:	4798      	blx	r3
 800f5bc:	60f8      	str	r0, [r7, #12]
      break;
 800f5be:	e112      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	7c1b      	ldrb	r3, [r3, #16]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d10d      	bne.n	800f5e4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f5ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5d0:	f107 0208 	add.w	r2, r7, #8
 800f5d4:	4610      	mov	r0, r2
 800f5d6:	4798      	blx	r3
 800f5d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	3301      	adds	r3, #1
 800f5de:	2202      	movs	r2, #2
 800f5e0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f5e2:	e100      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f5ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5ec:	f107 0208 	add.w	r2, r7, #8
 800f5f0:	4610      	mov	r0, r2
 800f5f2:	4798      	blx	r3
 800f5f4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	3301      	adds	r3, #1
 800f5fa:	2202      	movs	r2, #2
 800f5fc:	701a      	strb	r2, [r3, #0]
      break;
 800f5fe:	e0f2      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f600:	683b      	ldr	r3, [r7, #0]
 800f602:	885b      	ldrh	r3, [r3, #2]
 800f604:	b2db      	uxtb	r3, r3
 800f606:	2b05      	cmp	r3, #5
 800f608:	f200 80ac 	bhi.w	800f764 <USBD_GetDescriptor+0x258>
 800f60c:	a201      	add	r2, pc, #4	; (adr r2, 800f614 <USBD_GetDescriptor+0x108>)
 800f60e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f612:	bf00      	nop
 800f614:	0800f62d 	.word	0x0800f62d
 800f618:	0800f661 	.word	0x0800f661
 800f61c:	0800f695 	.word	0x0800f695
 800f620:	0800f6c9 	.word	0x0800f6c9
 800f624:	0800f6fd 	.word	0x0800f6fd
 800f628:	0800f731 	.word	0x0800f731
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f632:	685b      	ldr	r3, [r3, #4]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d00b      	beq.n	800f650 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f63e:	685b      	ldr	r3, [r3, #4]
 800f640:	687a      	ldr	r2, [r7, #4]
 800f642:	7c12      	ldrb	r2, [r2, #16]
 800f644:	f107 0108 	add.w	r1, r7, #8
 800f648:	4610      	mov	r0, r2
 800f64a:	4798      	blx	r3
 800f64c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f64e:	e091      	b.n	800f774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f650:	6839      	ldr	r1, [r7, #0]
 800f652:	6878      	ldr	r0, [r7, #4]
 800f654:	f000 fab2 	bl	800fbbc <USBD_CtlError>
            err++;
 800f658:	7afb      	ldrb	r3, [r7, #11]
 800f65a:	3301      	adds	r3, #1
 800f65c:	72fb      	strb	r3, [r7, #11]
          break;
 800f65e:	e089      	b.n	800f774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f666:	689b      	ldr	r3, [r3, #8]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d00b      	beq.n	800f684 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f672:	689b      	ldr	r3, [r3, #8]
 800f674:	687a      	ldr	r2, [r7, #4]
 800f676:	7c12      	ldrb	r2, [r2, #16]
 800f678:	f107 0108 	add.w	r1, r7, #8
 800f67c:	4610      	mov	r0, r2
 800f67e:	4798      	blx	r3
 800f680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f682:	e077      	b.n	800f774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f684:	6839      	ldr	r1, [r7, #0]
 800f686:	6878      	ldr	r0, [r7, #4]
 800f688:	f000 fa98 	bl	800fbbc <USBD_CtlError>
            err++;
 800f68c:	7afb      	ldrb	r3, [r7, #11]
 800f68e:	3301      	adds	r3, #1
 800f690:	72fb      	strb	r3, [r7, #11]
          break;
 800f692:	e06f      	b.n	800f774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f69a:	68db      	ldr	r3, [r3, #12]
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d00b      	beq.n	800f6b8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6a6:	68db      	ldr	r3, [r3, #12]
 800f6a8:	687a      	ldr	r2, [r7, #4]
 800f6aa:	7c12      	ldrb	r2, [r2, #16]
 800f6ac:	f107 0108 	add.w	r1, r7, #8
 800f6b0:	4610      	mov	r0, r2
 800f6b2:	4798      	blx	r3
 800f6b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6b6:	e05d      	b.n	800f774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6b8:	6839      	ldr	r1, [r7, #0]
 800f6ba:	6878      	ldr	r0, [r7, #4]
 800f6bc:	f000 fa7e 	bl	800fbbc <USBD_CtlError>
            err++;
 800f6c0:	7afb      	ldrb	r3, [r7, #11]
 800f6c2:	3301      	adds	r3, #1
 800f6c4:	72fb      	strb	r3, [r7, #11]
          break;
 800f6c6:	e055      	b.n	800f774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6ce:	691b      	ldr	r3, [r3, #16]
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d00b      	beq.n	800f6ec <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6da:	691b      	ldr	r3, [r3, #16]
 800f6dc:	687a      	ldr	r2, [r7, #4]
 800f6de:	7c12      	ldrb	r2, [r2, #16]
 800f6e0:	f107 0108 	add.w	r1, r7, #8
 800f6e4:	4610      	mov	r0, r2
 800f6e6:	4798      	blx	r3
 800f6e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6ea:	e043      	b.n	800f774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6ec:	6839      	ldr	r1, [r7, #0]
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f000 fa64 	bl	800fbbc <USBD_CtlError>
            err++;
 800f6f4:	7afb      	ldrb	r3, [r7, #11]
 800f6f6:	3301      	adds	r3, #1
 800f6f8:	72fb      	strb	r3, [r7, #11]
          break;
 800f6fa:	e03b      	b.n	800f774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f702:	695b      	ldr	r3, [r3, #20]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d00b      	beq.n	800f720 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f70e:	695b      	ldr	r3, [r3, #20]
 800f710:	687a      	ldr	r2, [r7, #4]
 800f712:	7c12      	ldrb	r2, [r2, #16]
 800f714:	f107 0108 	add.w	r1, r7, #8
 800f718:	4610      	mov	r0, r2
 800f71a:	4798      	blx	r3
 800f71c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f71e:	e029      	b.n	800f774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f720:	6839      	ldr	r1, [r7, #0]
 800f722:	6878      	ldr	r0, [r7, #4]
 800f724:	f000 fa4a 	bl	800fbbc <USBD_CtlError>
            err++;
 800f728:	7afb      	ldrb	r3, [r7, #11]
 800f72a:	3301      	adds	r3, #1
 800f72c:	72fb      	strb	r3, [r7, #11]
          break;
 800f72e:	e021      	b.n	800f774 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f736:	699b      	ldr	r3, [r3, #24]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d00b      	beq.n	800f754 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f742:	699b      	ldr	r3, [r3, #24]
 800f744:	687a      	ldr	r2, [r7, #4]
 800f746:	7c12      	ldrb	r2, [r2, #16]
 800f748:	f107 0108 	add.w	r1, r7, #8
 800f74c:	4610      	mov	r0, r2
 800f74e:	4798      	blx	r3
 800f750:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f752:	e00f      	b.n	800f774 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f754:	6839      	ldr	r1, [r7, #0]
 800f756:	6878      	ldr	r0, [r7, #4]
 800f758:	f000 fa30 	bl	800fbbc <USBD_CtlError>
            err++;
 800f75c:	7afb      	ldrb	r3, [r7, #11]
 800f75e:	3301      	adds	r3, #1
 800f760:	72fb      	strb	r3, [r7, #11]
          break;
 800f762:	e007      	b.n	800f774 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f764:	6839      	ldr	r1, [r7, #0]
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	f000 fa28 	bl	800fbbc <USBD_CtlError>
          err++;
 800f76c:	7afb      	ldrb	r3, [r7, #11]
 800f76e:	3301      	adds	r3, #1
 800f770:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f772:	bf00      	nop
      }
      break;
 800f774:	e037      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	7c1b      	ldrb	r3, [r3, #16]
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d109      	bne.n	800f792 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f786:	f107 0208 	add.w	r2, r7, #8
 800f78a:	4610      	mov	r0, r2
 800f78c:	4798      	blx	r3
 800f78e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f790:	e029      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f792:	6839      	ldr	r1, [r7, #0]
 800f794:	6878      	ldr	r0, [r7, #4]
 800f796:	f000 fa11 	bl	800fbbc <USBD_CtlError>
        err++;
 800f79a:	7afb      	ldrb	r3, [r7, #11]
 800f79c:	3301      	adds	r3, #1
 800f79e:	72fb      	strb	r3, [r7, #11]
      break;
 800f7a0:	e021      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	7c1b      	ldrb	r3, [r3, #16]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d10d      	bne.n	800f7c6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7b2:	f107 0208 	add.w	r2, r7, #8
 800f7b6:	4610      	mov	r0, r2
 800f7b8:	4798      	blx	r3
 800f7ba:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	3301      	adds	r3, #1
 800f7c0:	2207      	movs	r2, #7
 800f7c2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f7c4:	e00f      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f7c6:	6839      	ldr	r1, [r7, #0]
 800f7c8:	6878      	ldr	r0, [r7, #4]
 800f7ca:	f000 f9f7 	bl	800fbbc <USBD_CtlError>
        err++;
 800f7ce:	7afb      	ldrb	r3, [r7, #11]
 800f7d0:	3301      	adds	r3, #1
 800f7d2:	72fb      	strb	r3, [r7, #11]
      break;
 800f7d4:	e007      	b.n	800f7e6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f7d6:	6839      	ldr	r1, [r7, #0]
 800f7d8:	6878      	ldr	r0, [r7, #4]
 800f7da:	f000 f9ef 	bl	800fbbc <USBD_CtlError>
      err++;
 800f7de:	7afb      	ldrb	r3, [r7, #11]
 800f7e0:	3301      	adds	r3, #1
 800f7e2:	72fb      	strb	r3, [r7, #11]
      break;
 800f7e4:	bf00      	nop
  }

  if (err != 0U)
 800f7e6:	7afb      	ldrb	r3, [r7, #11]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d11e      	bne.n	800f82a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	88db      	ldrh	r3, [r3, #6]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d016      	beq.n	800f822 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f7f4:	893b      	ldrh	r3, [r7, #8]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d00e      	beq.n	800f818 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	88da      	ldrh	r2, [r3, #6]
 800f7fe:	893b      	ldrh	r3, [r7, #8]
 800f800:	4293      	cmp	r3, r2
 800f802:	bf28      	it	cs
 800f804:	4613      	movcs	r3, r2
 800f806:	b29b      	uxth	r3, r3
 800f808:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f80a:	893b      	ldrh	r3, [r7, #8]
 800f80c:	461a      	mov	r2, r3
 800f80e:	68f9      	ldr	r1, [r7, #12]
 800f810:	6878      	ldr	r0, [r7, #4]
 800f812:	f000 fa44 	bl	800fc9e <USBD_CtlSendData>
 800f816:	e009      	b.n	800f82c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f818:	6839      	ldr	r1, [r7, #0]
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f000 f9ce 	bl	800fbbc <USBD_CtlError>
 800f820:	e004      	b.n	800f82c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f822:	6878      	ldr	r0, [r7, #4]
 800f824:	f000 fa95 	bl	800fd52 <USBD_CtlSendStatus>
 800f828:	e000      	b.n	800f82c <USBD_GetDescriptor+0x320>
    return;
 800f82a:	bf00      	nop
  }
}
 800f82c:	3710      	adds	r7, #16
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}
 800f832:	bf00      	nop

0800f834 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b084      	sub	sp, #16
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
 800f83c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	889b      	ldrh	r3, [r3, #4]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d131      	bne.n	800f8aa <USBD_SetAddress+0x76>
 800f846:	683b      	ldr	r3, [r7, #0]
 800f848:	88db      	ldrh	r3, [r3, #6]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d12d      	bne.n	800f8aa <USBD_SetAddress+0x76>
 800f84e:	683b      	ldr	r3, [r7, #0]
 800f850:	885b      	ldrh	r3, [r3, #2]
 800f852:	2b7f      	cmp	r3, #127	; 0x7f
 800f854:	d829      	bhi.n	800f8aa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	885b      	ldrh	r3, [r3, #2]
 800f85a:	b2db      	uxtb	r3, r3
 800f85c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f860:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f868:	b2db      	uxtb	r3, r3
 800f86a:	2b03      	cmp	r3, #3
 800f86c:	d104      	bne.n	800f878 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f86e:	6839      	ldr	r1, [r7, #0]
 800f870:	6878      	ldr	r0, [r7, #4]
 800f872:	f000 f9a3 	bl	800fbbc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f876:	e01d      	b.n	800f8b4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	7bfa      	ldrb	r2, [r7, #15]
 800f87c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f880:	7bfb      	ldrb	r3, [r7, #15]
 800f882:	4619      	mov	r1, r3
 800f884:	6878      	ldr	r0, [r7, #4]
 800f886:	f003 fd6d 	bl	8013364 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f88a:	6878      	ldr	r0, [r7, #4]
 800f88c:	f000 fa61 	bl	800fd52 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f890:	7bfb      	ldrb	r3, [r7, #15]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d004      	beq.n	800f8a0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	2202      	movs	r2, #2
 800f89a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f89e:	e009      	b.n	800f8b4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	2201      	movs	r2, #1
 800f8a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8a8:	e004      	b.n	800f8b4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f8aa:	6839      	ldr	r1, [r7, #0]
 800f8ac:	6878      	ldr	r0, [r7, #4]
 800f8ae:	f000 f985 	bl	800fbbc <USBD_CtlError>
  }
}
 800f8b2:	bf00      	nop
 800f8b4:	bf00      	nop
 800f8b6:	3710      	adds	r7, #16
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	bd80      	pop	{r7, pc}

0800f8bc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b084      	sub	sp, #16
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
 800f8c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f8ca:	683b      	ldr	r3, [r7, #0]
 800f8cc:	885b      	ldrh	r3, [r3, #2]
 800f8ce:	b2da      	uxtb	r2, r3
 800f8d0:	4b4c      	ldr	r3, [pc, #304]	; (800fa04 <USBD_SetConfig+0x148>)
 800f8d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f8d4:	4b4b      	ldr	r3, [pc, #300]	; (800fa04 <USBD_SetConfig+0x148>)
 800f8d6:	781b      	ldrb	r3, [r3, #0]
 800f8d8:	2b01      	cmp	r3, #1
 800f8da:	d905      	bls.n	800f8e8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f8dc:	6839      	ldr	r1, [r7, #0]
 800f8de:	6878      	ldr	r0, [r7, #4]
 800f8e0:	f000 f96c 	bl	800fbbc <USBD_CtlError>
    return USBD_FAIL;
 800f8e4:	2303      	movs	r3, #3
 800f8e6:	e088      	b.n	800f9fa <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f8ee:	b2db      	uxtb	r3, r3
 800f8f0:	2b02      	cmp	r3, #2
 800f8f2:	d002      	beq.n	800f8fa <USBD_SetConfig+0x3e>
 800f8f4:	2b03      	cmp	r3, #3
 800f8f6:	d025      	beq.n	800f944 <USBD_SetConfig+0x88>
 800f8f8:	e071      	b.n	800f9de <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f8fa:	4b42      	ldr	r3, [pc, #264]	; (800fa04 <USBD_SetConfig+0x148>)
 800f8fc:	781b      	ldrb	r3, [r3, #0]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d01c      	beq.n	800f93c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f902:	4b40      	ldr	r3, [pc, #256]	; (800fa04 <USBD_SetConfig+0x148>)
 800f904:	781b      	ldrb	r3, [r3, #0]
 800f906:	461a      	mov	r2, r3
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f90c:	4b3d      	ldr	r3, [pc, #244]	; (800fa04 <USBD_SetConfig+0x148>)
 800f90e:	781b      	ldrb	r3, [r3, #0]
 800f910:	4619      	mov	r1, r3
 800f912:	6878      	ldr	r0, [r7, #4]
 800f914:	f7ff f91e 	bl	800eb54 <USBD_SetClassConfig>
 800f918:	4603      	mov	r3, r0
 800f91a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f91c:	7bfb      	ldrb	r3, [r7, #15]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d004      	beq.n	800f92c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f922:	6839      	ldr	r1, [r7, #0]
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	f000 f949 	bl	800fbbc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f92a:	e065      	b.n	800f9f8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f92c:	6878      	ldr	r0, [r7, #4]
 800f92e:	f000 fa10 	bl	800fd52 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	2203      	movs	r2, #3
 800f936:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f93a:	e05d      	b.n	800f9f8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f000 fa08 	bl	800fd52 <USBD_CtlSendStatus>
      break;
 800f942:	e059      	b.n	800f9f8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f944:	4b2f      	ldr	r3, [pc, #188]	; (800fa04 <USBD_SetConfig+0x148>)
 800f946:	781b      	ldrb	r3, [r3, #0]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d112      	bne.n	800f972 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	2202      	movs	r2, #2
 800f950:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800f954:	4b2b      	ldr	r3, [pc, #172]	; (800fa04 <USBD_SetConfig+0x148>)
 800f956:	781b      	ldrb	r3, [r3, #0]
 800f958:	461a      	mov	r2, r3
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f95e:	4b29      	ldr	r3, [pc, #164]	; (800fa04 <USBD_SetConfig+0x148>)
 800f960:	781b      	ldrb	r3, [r3, #0]
 800f962:	4619      	mov	r1, r3
 800f964:	6878      	ldr	r0, [r7, #4]
 800f966:	f7ff f911 	bl	800eb8c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f000 f9f1 	bl	800fd52 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f970:	e042      	b.n	800f9f8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f972:	4b24      	ldr	r3, [pc, #144]	; (800fa04 <USBD_SetConfig+0x148>)
 800f974:	781b      	ldrb	r3, [r3, #0]
 800f976:	461a      	mov	r2, r3
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	685b      	ldr	r3, [r3, #4]
 800f97c:	429a      	cmp	r2, r3
 800f97e:	d02a      	beq.n	800f9d6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	685b      	ldr	r3, [r3, #4]
 800f984:	b2db      	uxtb	r3, r3
 800f986:	4619      	mov	r1, r3
 800f988:	6878      	ldr	r0, [r7, #4]
 800f98a:	f7ff f8ff 	bl	800eb8c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f98e:	4b1d      	ldr	r3, [pc, #116]	; (800fa04 <USBD_SetConfig+0x148>)
 800f990:	781b      	ldrb	r3, [r3, #0]
 800f992:	461a      	mov	r2, r3
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f998:	4b1a      	ldr	r3, [pc, #104]	; (800fa04 <USBD_SetConfig+0x148>)
 800f99a:	781b      	ldrb	r3, [r3, #0]
 800f99c:	4619      	mov	r1, r3
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f7ff f8d8 	bl	800eb54 <USBD_SetClassConfig>
 800f9a4:	4603      	mov	r3, r0
 800f9a6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f9a8:	7bfb      	ldrb	r3, [r7, #15]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d00f      	beq.n	800f9ce <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f9ae:	6839      	ldr	r1, [r7, #0]
 800f9b0:	6878      	ldr	r0, [r7, #4]
 800f9b2:	f000 f903 	bl	800fbbc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	685b      	ldr	r3, [r3, #4]
 800f9ba:	b2db      	uxtb	r3, r3
 800f9bc:	4619      	mov	r1, r3
 800f9be:	6878      	ldr	r0, [r7, #4]
 800f9c0:	f7ff f8e4 	bl	800eb8c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2202      	movs	r2, #2
 800f9c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f9cc:	e014      	b.n	800f9f8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f9ce:	6878      	ldr	r0, [r7, #4]
 800f9d0:	f000 f9bf 	bl	800fd52 <USBD_CtlSendStatus>
      break;
 800f9d4:	e010      	b.n	800f9f8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f9d6:	6878      	ldr	r0, [r7, #4]
 800f9d8:	f000 f9bb 	bl	800fd52 <USBD_CtlSendStatus>
      break;
 800f9dc:	e00c      	b.n	800f9f8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f9de:	6839      	ldr	r1, [r7, #0]
 800f9e0:	6878      	ldr	r0, [r7, #4]
 800f9e2:	f000 f8eb 	bl	800fbbc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f9e6:	4b07      	ldr	r3, [pc, #28]	; (800fa04 <USBD_SetConfig+0x148>)
 800f9e8:	781b      	ldrb	r3, [r3, #0]
 800f9ea:	4619      	mov	r1, r3
 800f9ec:	6878      	ldr	r0, [r7, #4]
 800f9ee:	f7ff f8cd 	bl	800eb8c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f9f2:	2303      	movs	r3, #3
 800f9f4:	73fb      	strb	r3, [r7, #15]
      break;
 800f9f6:	bf00      	nop
  }

  return ret;
 800f9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	3710      	adds	r7, #16
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd80      	pop	{r7, pc}
 800fa02:	bf00      	nop
 800fa04:	20003f84 	.word	0x20003f84

0800fa08 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b082      	sub	sp, #8
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
 800fa10:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	88db      	ldrh	r3, [r3, #6]
 800fa16:	2b01      	cmp	r3, #1
 800fa18:	d004      	beq.n	800fa24 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fa1a:	6839      	ldr	r1, [r7, #0]
 800fa1c:	6878      	ldr	r0, [r7, #4]
 800fa1e:	f000 f8cd 	bl	800fbbc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fa22:	e023      	b.n	800fa6c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa2a:	b2db      	uxtb	r3, r3
 800fa2c:	2b02      	cmp	r3, #2
 800fa2e:	dc02      	bgt.n	800fa36 <USBD_GetConfig+0x2e>
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	dc03      	bgt.n	800fa3c <USBD_GetConfig+0x34>
 800fa34:	e015      	b.n	800fa62 <USBD_GetConfig+0x5a>
 800fa36:	2b03      	cmp	r3, #3
 800fa38:	d00b      	beq.n	800fa52 <USBD_GetConfig+0x4a>
 800fa3a:	e012      	b.n	800fa62 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	2200      	movs	r2, #0
 800fa40:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	3308      	adds	r3, #8
 800fa46:	2201      	movs	r2, #1
 800fa48:	4619      	mov	r1, r3
 800fa4a:	6878      	ldr	r0, [r7, #4]
 800fa4c:	f000 f927 	bl	800fc9e <USBD_CtlSendData>
        break;
 800fa50:	e00c      	b.n	800fa6c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	3304      	adds	r3, #4
 800fa56:	2201      	movs	r2, #1
 800fa58:	4619      	mov	r1, r3
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f000 f91f 	bl	800fc9e <USBD_CtlSendData>
        break;
 800fa60:	e004      	b.n	800fa6c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fa62:	6839      	ldr	r1, [r7, #0]
 800fa64:	6878      	ldr	r0, [r7, #4]
 800fa66:	f000 f8a9 	bl	800fbbc <USBD_CtlError>
        break;
 800fa6a:	bf00      	nop
}
 800fa6c:	bf00      	nop
 800fa6e:	3708      	adds	r7, #8
 800fa70:	46bd      	mov	sp, r7
 800fa72:	bd80      	pop	{r7, pc}

0800fa74 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b082      	sub	sp, #8
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	6078      	str	r0, [r7, #4]
 800fa7c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa84:	b2db      	uxtb	r3, r3
 800fa86:	3b01      	subs	r3, #1
 800fa88:	2b02      	cmp	r3, #2
 800fa8a:	d81e      	bhi.n	800faca <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	88db      	ldrh	r3, [r3, #6]
 800fa90:	2b02      	cmp	r3, #2
 800fa92:	d004      	beq.n	800fa9e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fa94:	6839      	ldr	r1, [r7, #0]
 800fa96:	6878      	ldr	r0, [r7, #4]
 800fa98:	f000 f890 	bl	800fbbc <USBD_CtlError>
        break;
 800fa9c:	e01a      	b.n	800fad4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	2201      	movs	r2, #1
 800faa2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d005      	beq.n	800faba <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	68db      	ldr	r3, [r3, #12]
 800fab2:	f043 0202 	orr.w	r2, r3, #2
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	330c      	adds	r3, #12
 800fabe:	2202      	movs	r2, #2
 800fac0:	4619      	mov	r1, r3
 800fac2:	6878      	ldr	r0, [r7, #4]
 800fac4:	f000 f8eb 	bl	800fc9e <USBD_CtlSendData>
      break;
 800fac8:	e004      	b.n	800fad4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800faca:	6839      	ldr	r1, [r7, #0]
 800facc:	6878      	ldr	r0, [r7, #4]
 800face:	f000 f875 	bl	800fbbc <USBD_CtlError>
      break;
 800fad2:	bf00      	nop
  }
}
 800fad4:	bf00      	nop
 800fad6:	3708      	adds	r7, #8
 800fad8:	46bd      	mov	sp, r7
 800fada:	bd80      	pop	{r7, pc}

0800fadc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fadc:	b580      	push	{r7, lr}
 800fade:	b082      	sub	sp, #8
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
 800fae4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	885b      	ldrh	r3, [r3, #2]
 800faea:	2b01      	cmp	r3, #1
 800faec:	d106      	bne.n	800fafc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	2201      	movs	r2, #1
 800faf2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f000 f92b 	bl	800fd52 <USBD_CtlSendStatus>
  }
}
 800fafc:	bf00      	nop
 800fafe:	3708      	adds	r7, #8
 800fb00:	46bd      	mov	sp, r7
 800fb02:	bd80      	pop	{r7, pc}

0800fb04 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb04:	b580      	push	{r7, lr}
 800fb06:	b082      	sub	sp, #8
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	6078      	str	r0, [r7, #4]
 800fb0c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fb14:	b2db      	uxtb	r3, r3
 800fb16:	3b01      	subs	r3, #1
 800fb18:	2b02      	cmp	r3, #2
 800fb1a:	d80b      	bhi.n	800fb34 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fb1c:	683b      	ldr	r3, [r7, #0]
 800fb1e:	885b      	ldrh	r3, [r3, #2]
 800fb20:	2b01      	cmp	r3, #1
 800fb22:	d10c      	bne.n	800fb3e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	2200      	movs	r2, #0
 800fb28:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f000 f910 	bl	800fd52 <USBD_CtlSendStatus>
      }
      break;
 800fb32:	e004      	b.n	800fb3e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fb34:	6839      	ldr	r1, [r7, #0]
 800fb36:	6878      	ldr	r0, [r7, #4]
 800fb38:	f000 f840 	bl	800fbbc <USBD_CtlError>
      break;
 800fb3c:	e000      	b.n	800fb40 <USBD_ClrFeature+0x3c>
      break;
 800fb3e:	bf00      	nop
  }
}
 800fb40:	bf00      	nop
 800fb42:	3708      	adds	r7, #8
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd80      	pop	{r7, pc}

0800fb48 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b084      	sub	sp, #16
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
 800fb50:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fb52:	683b      	ldr	r3, [r7, #0]
 800fb54:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	781a      	ldrb	r2, [r3, #0]
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	3301      	adds	r3, #1
 800fb62:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	781a      	ldrb	r2, [r3, #0]
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	3301      	adds	r3, #1
 800fb70:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fb72:	68f8      	ldr	r0, [r7, #12]
 800fb74:	f7ff fa91 	bl	800f09a <SWAPBYTE>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	461a      	mov	r2, r3
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	3301      	adds	r3, #1
 800fb84:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	3301      	adds	r3, #1
 800fb8a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fb8c:	68f8      	ldr	r0, [r7, #12]
 800fb8e:	f7ff fa84 	bl	800f09a <SWAPBYTE>
 800fb92:	4603      	mov	r3, r0
 800fb94:	461a      	mov	r2, r3
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	3301      	adds	r3, #1
 800fb9e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	3301      	adds	r3, #1
 800fba4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fba6:	68f8      	ldr	r0, [r7, #12]
 800fba8:	f7ff fa77 	bl	800f09a <SWAPBYTE>
 800fbac:	4603      	mov	r3, r0
 800fbae:	461a      	mov	r2, r3
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	80da      	strh	r2, [r3, #6]
}
 800fbb4:	bf00      	nop
 800fbb6:	3710      	adds	r7, #16
 800fbb8:	46bd      	mov	sp, r7
 800fbba:	bd80      	pop	{r7, pc}

0800fbbc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b082      	sub	sp, #8
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
 800fbc4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fbc6:	2180      	movs	r1, #128	; 0x80
 800fbc8:	6878      	ldr	r0, [r7, #4]
 800fbca:	f003 fb33 	bl	8013234 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fbce:	2100      	movs	r1, #0
 800fbd0:	6878      	ldr	r0, [r7, #4]
 800fbd2:	f003 fb2f 	bl	8013234 <USBD_LL_StallEP>
}
 800fbd6:	bf00      	nop
 800fbd8:	3708      	adds	r7, #8
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	bd80      	pop	{r7, pc}

0800fbde <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fbde:	b580      	push	{r7, lr}
 800fbe0:	b086      	sub	sp, #24
 800fbe2:	af00      	add	r7, sp, #0
 800fbe4:	60f8      	str	r0, [r7, #12]
 800fbe6:	60b9      	str	r1, [r7, #8]
 800fbe8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fbea:	2300      	movs	r3, #0
 800fbec:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d036      	beq.n	800fc62 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fbf8:	6938      	ldr	r0, [r7, #16]
 800fbfa:	f000 f836 	bl	800fc6a <USBD_GetLen>
 800fbfe:	4603      	mov	r3, r0
 800fc00:	3301      	adds	r3, #1
 800fc02:	b29b      	uxth	r3, r3
 800fc04:	005b      	lsls	r3, r3, #1
 800fc06:	b29a      	uxth	r2, r3
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fc0c:	7dfb      	ldrb	r3, [r7, #23]
 800fc0e:	68ba      	ldr	r2, [r7, #8]
 800fc10:	4413      	add	r3, r2
 800fc12:	687a      	ldr	r2, [r7, #4]
 800fc14:	7812      	ldrb	r2, [r2, #0]
 800fc16:	701a      	strb	r2, [r3, #0]
  idx++;
 800fc18:	7dfb      	ldrb	r3, [r7, #23]
 800fc1a:	3301      	adds	r3, #1
 800fc1c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fc1e:	7dfb      	ldrb	r3, [r7, #23]
 800fc20:	68ba      	ldr	r2, [r7, #8]
 800fc22:	4413      	add	r3, r2
 800fc24:	2203      	movs	r2, #3
 800fc26:	701a      	strb	r2, [r3, #0]
  idx++;
 800fc28:	7dfb      	ldrb	r3, [r7, #23]
 800fc2a:	3301      	adds	r3, #1
 800fc2c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fc2e:	e013      	b.n	800fc58 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fc30:	7dfb      	ldrb	r3, [r7, #23]
 800fc32:	68ba      	ldr	r2, [r7, #8]
 800fc34:	4413      	add	r3, r2
 800fc36:	693a      	ldr	r2, [r7, #16]
 800fc38:	7812      	ldrb	r2, [r2, #0]
 800fc3a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fc3c:	693b      	ldr	r3, [r7, #16]
 800fc3e:	3301      	adds	r3, #1
 800fc40:	613b      	str	r3, [r7, #16]
    idx++;
 800fc42:	7dfb      	ldrb	r3, [r7, #23]
 800fc44:	3301      	adds	r3, #1
 800fc46:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fc48:	7dfb      	ldrb	r3, [r7, #23]
 800fc4a:	68ba      	ldr	r2, [r7, #8]
 800fc4c:	4413      	add	r3, r2
 800fc4e:	2200      	movs	r2, #0
 800fc50:	701a      	strb	r2, [r3, #0]
    idx++;
 800fc52:	7dfb      	ldrb	r3, [r7, #23]
 800fc54:	3301      	adds	r3, #1
 800fc56:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fc58:	693b      	ldr	r3, [r7, #16]
 800fc5a:	781b      	ldrb	r3, [r3, #0]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d1e7      	bne.n	800fc30 <USBD_GetString+0x52>
 800fc60:	e000      	b.n	800fc64 <USBD_GetString+0x86>
    return;
 800fc62:	bf00      	nop
  }
}
 800fc64:	3718      	adds	r7, #24
 800fc66:	46bd      	mov	sp, r7
 800fc68:	bd80      	pop	{r7, pc}

0800fc6a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fc6a:	b480      	push	{r7}
 800fc6c:	b085      	sub	sp, #20
 800fc6e:	af00      	add	r7, sp, #0
 800fc70:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fc72:	2300      	movs	r3, #0
 800fc74:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fc7a:	e005      	b.n	800fc88 <USBD_GetLen+0x1e>
  {
    len++;
 800fc7c:	7bfb      	ldrb	r3, [r7, #15]
 800fc7e:	3301      	adds	r3, #1
 800fc80:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fc82:	68bb      	ldr	r3, [r7, #8]
 800fc84:	3301      	adds	r3, #1
 800fc86:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fc88:	68bb      	ldr	r3, [r7, #8]
 800fc8a:	781b      	ldrb	r3, [r3, #0]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d1f5      	bne.n	800fc7c <USBD_GetLen+0x12>
  }

  return len;
 800fc90:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc92:	4618      	mov	r0, r3
 800fc94:	3714      	adds	r7, #20
 800fc96:	46bd      	mov	sp, r7
 800fc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9c:	4770      	bx	lr

0800fc9e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fc9e:	b580      	push	{r7, lr}
 800fca0:	b084      	sub	sp, #16
 800fca2:	af00      	add	r7, sp, #0
 800fca4:	60f8      	str	r0, [r7, #12]
 800fca6:	60b9      	str	r1, [r7, #8]
 800fca8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	2202      	movs	r2, #2
 800fcae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	687a      	ldr	r2, [r7, #4]
 800fcb6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	687a      	ldr	r2, [r7, #4]
 800fcbc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	68ba      	ldr	r2, [r7, #8]
 800fcc2:	2100      	movs	r1, #0
 800fcc4:	68f8      	ldr	r0, [r7, #12]
 800fcc6:	f003 fb83 	bl	80133d0 <USBD_LL_Transmit>

  return USBD_OK;
 800fcca:	2300      	movs	r3, #0
}
 800fccc:	4618      	mov	r0, r3
 800fcce:	3710      	adds	r7, #16
 800fcd0:	46bd      	mov	sp, r7
 800fcd2:	bd80      	pop	{r7, pc}

0800fcd4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fcd4:	b580      	push	{r7, lr}
 800fcd6:	b084      	sub	sp, #16
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	60f8      	str	r0, [r7, #12]
 800fcdc:	60b9      	str	r1, [r7, #8]
 800fcde:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	68ba      	ldr	r2, [r7, #8]
 800fce4:	2100      	movs	r1, #0
 800fce6:	68f8      	ldr	r0, [r7, #12]
 800fce8:	f003 fb72 	bl	80133d0 <USBD_LL_Transmit>

  return USBD_OK;
 800fcec:	2300      	movs	r3, #0
}
 800fcee:	4618      	mov	r0, r3
 800fcf0:	3710      	adds	r7, #16
 800fcf2:	46bd      	mov	sp, r7
 800fcf4:	bd80      	pop	{r7, pc}

0800fcf6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fcf6:	b580      	push	{r7, lr}
 800fcf8:	b084      	sub	sp, #16
 800fcfa:	af00      	add	r7, sp, #0
 800fcfc:	60f8      	str	r0, [r7, #12]
 800fcfe:	60b9      	str	r1, [r7, #8]
 800fd00:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	2203      	movs	r2, #3
 800fd06:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	687a      	ldr	r2, [r7, #4]
 800fd0e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	687a      	ldr	r2, [r7, #4]
 800fd16:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	68ba      	ldr	r2, [r7, #8]
 800fd1e:	2100      	movs	r1, #0
 800fd20:	68f8      	ldr	r0, [r7, #12]
 800fd22:	f003 fb8d 	bl	8013440 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd26:	2300      	movs	r3, #0
}
 800fd28:	4618      	mov	r0, r3
 800fd2a:	3710      	adds	r7, #16
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	bd80      	pop	{r7, pc}

0800fd30 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b084      	sub	sp, #16
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	60f8      	str	r0, [r7, #12]
 800fd38:	60b9      	str	r1, [r7, #8]
 800fd3a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	68ba      	ldr	r2, [r7, #8]
 800fd40:	2100      	movs	r1, #0
 800fd42:	68f8      	ldr	r0, [r7, #12]
 800fd44:	f003 fb7c 	bl	8013440 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd48:	2300      	movs	r3, #0
}
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	3710      	adds	r7, #16
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	bd80      	pop	{r7, pc}

0800fd52 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fd52:	b580      	push	{r7, lr}
 800fd54:	b082      	sub	sp, #8
 800fd56:	af00      	add	r7, sp, #0
 800fd58:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	2204      	movs	r2, #4
 800fd5e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fd62:	2300      	movs	r3, #0
 800fd64:	2200      	movs	r2, #0
 800fd66:	2100      	movs	r1, #0
 800fd68:	6878      	ldr	r0, [r7, #4]
 800fd6a:	f003 fb31 	bl	80133d0 <USBD_LL_Transmit>

  return USBD_OK;
 800fd6e:	2300      	movs	r3, #0
}
 800fd70:	4618      	mov	r0, r3
 800fd72:	3708      	adds	r7, #8
 800fd74:	46bd      	mov	sp, r7
 800fd76:	bd80      	pop	{r7, pc}

0800fd78 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b082      	sub	sp, #8
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2205      	movs	r2, #5
 800fd84:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fd88:	2300      	movs	r3, #0
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	2100      	movs	r1, #0
 800fd8e:	6878      	ldr	r0, [r7, #4]
 800fd90:	f003 fb56 	bl	8013440 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd94:	2300      	movs	r3, #0
}
 800fd96:	4618      	mov	r0, r3
 800fd98:	3708      	adds	r7, #8
 800fd9a:	46bd      	mov	sp, r7
 800fd9c:	bd80      	pop	{r7, pc}
	...

0800fda0 <__NVIC_SetPriority>:
{
 800fda0:	b480      	push	{r7}
 800fda2:	b083      	sub	sp, #12
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	4603      	mov	r3, r0
 800fda8:	6039      	str	r1, [r7, #0]
 800fdaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fdac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	db0a      	blt.n	800fdca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	b2da      	uxtb	r2, r3
 800fdb8:	490c      	ldr	r1, [pc, #48]	; (800fdec <__NVIC_SetPriority+0x4c>)
 800fdba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fdbe:	0112      	lsls	r2, r2, #4
 800fdc0:	b2d2      	uxtb	r2, r2
 800fdc2:	440b      	add	r3, r1
 800fdc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800fdc8:	e00a      	b.n	800fde0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fdca:	683b      	ldr	r3, [r7, #0]
 800fdcc:	b2da      	uxtb	r2, r3
 800fdce:	4908      	ldr	r1, [pc, #32]	; (800fdf0 <__NVIC_SetPriority+0x50>)
 800fdd0:	79fb      	ldrb	r3, [r7, #7]
 800fdd2:	f003 030f 	and.w	r3, r3, #15
 800fdd6:	3b04      	subs	r3, #4
 800fdd8:	0112      	lsls	r2, r2, #4
 800fdda:	b2d2      	uxtb	r2, r2
 800fddc:	440b      	add	r3, r1
 800fdde:	761a      	strb	r2, [r3, #24]
}
 800fde0:	bf00      	nop
 800fde2:	370c      	adds	r7, #12
 800fde4:	46bd      	mov	sp, r7
 800fde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdea:	4770      	bx	lr
 800fdec:	e000e100 	.word	0xe000e100
 800fdf0:	e000ed00 	.word	0xe000ed00

0800fdf4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800fdf8:	4b05      	ldr	r3, [pc, #20]	; (800fe10 <SysTick_Handler+0x1c>)
 800fdfa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fdfc:	f001 fd28 	bl	8011850 <xTaskGetSchedulerState>
 800fe00:	4603      	mov	r3, r0
 800fe02:	2b01      	cmp	r3, #1
 800fe04:	d001      	beq.n	800fe0a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fe06:	f002 fb0f 	bl	8012428 <xPortSysTickHandler>
  }
}
 800fe0a:	bf00      	nop
 800fe0c:	bd80      	pop	{r7, pc}
 800fe0e:	bf00      	nop
 800fe10:	e000e010 	.word	0xe000e010

0800fe14 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fe14:	b580      	push	{r7, lr}
 800fe16:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fe18:	2100      	movs	r1, #0
 800fe1a:	f06f 0004 	mvn.w	r0, #4
 800fe1e:	f7ff ffbf 	bl	800fda0 <__NVIC_SetPriority>
#endif
}
 800fe22:	bf00      	nop
 800fe24:	bd80      	pop	{r7, pc}
	...

0800fe28 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fe28:	b480      	push	{r7}
 800fe2a:	b083      	sub	sp, #12
 800fe2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fe2e:	f3ef 8305 	mrs	r3, IPSR
 800fe32:	603b      	str	r3, [r7, #0]
  return(result);
 800fe34:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d003      	beq.n	800fe42 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fe3a:	f06f 0305 	mvn.w	r3, #5
 800fe3e:	607b      	str	r3, [r7, #4]
 800fe40:	e00c      	b.n	800fe5c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fe42:	4b0a      	ldr	r3, [pc, #40]	; (800fe6c <osKernelInitialize+0x44>)
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d105      	bne.n	800fe56 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fe4a:	4b08      	ldr	r3, [pc, #32]	; (800fe6c <osKernelInitialize+0x44>)
 800fe4c:	2201      	movs	r2, #1
 800fe4e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fe50:	2300      	movs	r3, #0
 800fe52:	607b      	str	r3, [r7, #4]
 800fe54:	e002      	b.n	800fe5c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fe56:	f04f 33ff 	mov.w	r3, #4294967295
 800fe5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fe5c:	687b      	ldr	r3, [r7, #4]
}
 800fe5e:	4618      	mov	r0, r3
 800fe60:	370c      	adds	r7, #12
 800fe62:	46bd      	mov	sp, r7
 800fe64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe68:	4770      	bx	lr
 800fe6a:	bf00      	nop
 800fe6c:	20003f88 	.word	0x20003f88

0800fe70 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b082      	sub	sp, #8
 800fe74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fe76:	f3ef 8305 	mrs	r3, IPSR
 800fe7a:	603b      	str	r3, [r7, #0]
  return(result);
 800fe7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d003      	beq.n	800fe8a <osKernelStart+0x1a>
    stat = osErrorISR;
 800fe82:	f06f 0305 	mvn.w	r3, #5
 800fe86:	607b      	str	r3, [r7, #4]
 800fe88:	e010      	b.n	800feac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fe8a:	4b0b      	ldr	r3, [pc, #44]	; (800feb8 <osKernelStart+0x48>)
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	2b01      	cmp	r3, #1
 800fe90:	d109      	bne.n	800fea6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fe92:	f7ff ffbf 	bl	800fe14 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fe96:	4b08      	ldr	r3, [pc, #32]	; (800feb8 <osKernelStart+0x48>)
 800fe98:	2202      	movs	r2, #2
 800fe9a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fe9c:	f001 f87c 	bl	8010f98 <vTaskStartScheduler>
      stat = osOK;
 800fea0:	2300      	movs	r3, #0
 800fea2:	607b      	str	r3, [r7, #4]
 800fea4:	e002      	b.n	800feac <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fea6:	f04f 33ff 	mov.w	r3, #4294967295
 800feaa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800feac:	687b      	ldr	r3, [r7, #4]
}
 800feae:	4618      	mov	r0, r3
 800feb0:	3708      	adds	r7, #8
 800feb2:	46bd      	mov	sp, r7
 800feb4:	bd80      	pop	{r7, pc}
 800feb6:	bf00      	nop
 800feb8:	20003f88 	.word	0x20003f88

0800febc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800febc:	b580      	push	{r7, lr}
 800febe:	b08e      	sub	sp, #56	; 0x38
 800fec0:	af04      	add	r7, sp, #16
 800fec2:	60f8      	str	r0, [r7, #12]
 800fec4:	60b9      	str	r1, [r7, #8]
 800fec6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fec8:	2300      	movs	r3, #0
 800feca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fecc:	f3ef 8305 	mrs	r3, IPSR
 800fed0:	617b      	str	r3, [r7, #20]
  return(result);
 800fed2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d17e      	bne.n	800ffd6 <osThreadNew+0x11a>
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d07b      	beq.n	800ffd6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fede:	2380      	movs	r3, #128	; 0x80
 800fee0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fee2:	2318      	movs	r3, #24
 800fee4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fee6:	2300      	movs	r3, #0
 800fee8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800feea:	f04f 33ff 	mov.w	r3, #4294967295
 800feee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d045      	beq.n	800ff82 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d002      	beq.n	800ff04 <osThreadNew+0x48>
        name = attr->name;
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	699b      	ldr	r3, [r3, #24]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d002      	beq.n	800ff12 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	699b      	ldr	r3, [r3, #24]
 800ff10:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ff12:	69fb      	ldr	r3, [r7, #28]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d008      	beq.n	800ff2a <osThreadNew+0x6e>
 800ff18:	69fb      	ldr	r3, [r7, #28]
 800ff1a:	2b38      	cmp	r3, #56	; 0x38
 800ff1c:	d805      	bhi.n	800ff2a <osThreadNew+0x6e>
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	685b      	ldr	r3, [r3, #4]
 800ff22:	f003 0301 	and.w	r3, r3, #1
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d001      	beq.n	800ff2e <osThreadNew+0x72>
        return (NULL);
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	e054      	b.n	800ffd8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	695b      	ldr	r3, [r3, #20]
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d003      	beq.n	800ff3e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	695b      	ldr	r3, [r3, #20]
 800ff3a:	089b      	lsrs	r3, r3, #2
 800ff3c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	689b      	ldr	r3, [r3, #8]
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d00e      	beq.n	800ff64 <osThreadNew+0xa8>
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	68db      	ldr	r3, [r3, #12]
 800ff4a:	2bbb      	cmp	r3, #187	; 0xbb
 800ff4c:	d90a      	bls.n	800ff64 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d006      	beq.n	800ff64 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	695b      	ldr	r3, [r3, #20]
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d002      	beq.n	800ff64 <osThreadNew+0xa8>
        mem = 1;
 800ff5e:	2301      	movs	r3, #1
 800ff60:	61bb      	str	r3, [r7, #24]
 800ff62:	e010      	b.n	800ff86 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	689b      	ldr	r3, [r3, #8]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d10c      	bne.n	800ff86 <osThreadNew+0xca>
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	68db      	ldr	r3, [r3, #12]
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d108      	bne.n	800ff86 <osThreadNew+0xca>
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	691b      	ldr	r3, [r3, #16]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d104      	bne.n	800ff86 <osThreadNew+0xca>
          mem = 0;
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	61bb      	str	r3, [r7, #24]
 800ff80:	e001      	b.n	800ff86 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ff82:	2300      	movs	r3, #0
 800ff84:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ff86:	69bb      	ldr	r3, [r7, #24]
 800ff88:	2b01      	cmp	r3, #1
 800ff8a:	d110      	bne.n	800ffae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ff90:	687a      	ldr	r2, [r7, #4]
 800ff92:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ff94:	9202      	str	r2, [sp, #8]
 800ff96:	9301      	str	r3, [sp, #4]
 800ff98:	69fb      	ldr	r3, [r7, #28]
 800ff9a:	9300      	str	r3, [sp, #0]
 800ff9c:	68bb      	ldr	r3, [r7, #8]
 800ff9e:	6a3a      	ldr	r2, [r7, #32]
 800ffa0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ffa2:	68f8      	ldr	r0, [r7, #12]
 800ffa4:	f000 fe0c 	bl	8010bc0 <xTaskCreateStatic>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	613b      	str	r3, [r7, #16]
 800ffac:	e013      	b.n	800ffd6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ffae:	69bb      	ldr	r3, [r7, #24]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d110      	bne.n	800ffd6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ffb4:	6a3b      	ldr	r3, [r7, #32]
 800ffb6:	b29a      	uxth	r2, r3
 800ffb8:	f107 0310 	add.w	r3, r7, #16
 800ffbc:	9301      	str	r3, [sp, #4]
 800ffbe:	69fb      	ldr	r3, [r7, #28]
 800ffc0:	9300      	str	r3, [sp, #0]
 800ffc2:	68bb      	ldr	r3, [r7, #8]
 800ffc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ffc6:	68f8      	ldr	r0, [r7, #12]
 800ffc8:	f000 fe57 	bl	8010c7a <xTaskCreate>
 800ffcc:	4603      	mov	r3, r0
 800ffce:	2b01      	cmp	r3, #1
 800ffd0:	d001      	beq.n	800ffd6 <osThreadNew+0x11a>
            hTask = NULL;
 800ffd2:	2300      	movs	r3, #0
 800ffd4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ffd6:	693b      	ldr	r3, [r7, #16]
}
 800ffd8:	4618      	mov	r0, r3
 800ffda:	3728      	adds	r7, #40	; 0x28
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	bd80      	pop	{r7, pc}

0800ffe0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	b084      	sub	sp, #16
 800ffe4:	af00      	add	r7, sp, #0
 800ffe6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ffe8:	f3ef 8305 	mrs	r3, IPSR
 800ffec:	60bb      	str	r3, [r7, #8]
  return(result);
 800ffee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d003      	beq.n	800fffc <osDelay+0x1c>
    stat = osErrorISR;
 800fff4:	f06f 0305 	mvn.w	r3, #5
 800fff8:	60fb      	str	r3, [r7, #12]
 800fffa:	e007      	b.n	801000c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800fffc:	2300      	movs	r3, #0
 800fffe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	2b00      	cmp	r3, #0
 8010004:	d002      	beq.n	801000c <osDelay+0x2c>
      vTaskDelay(ticks);
 8010006:	6878      	ldr	r0, [r7, #4]
 8010008:	f000 ff92 	bl	8010f30 <vTaskDelay>
    }
  }

  return (stat);
 801000c:	68fb      	ldr	r3, [r7, #12]
}
 801000e:	4618      	mov	r0, r3
 8010010:	3710      	adds	r7, #16
 8010012:	46bd      	mov	sp, r7
 8010014:	bd80      	pop	{r7, pc}
	...

08010018 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010018:	b480      	push	{r7}
 801001a:	b085      	sub	sp, #20
 801001c:	af00      	add	r7, sp, #0
 801001e:	60f8      	str	r0, [r7, #12]
 8010020:	60b9      	str	r1, [r7, #8]
 8010022:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	4a07      	ldr	r2, [pc, #28]	; (8010044 <vApplicationGetIdleTaskMemory+0x2c>)
 8010028:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801002a:	68bb      	ldr	r3, [r7, #8]
 801002c:	4a06      	ldr	r2, [pc, #24]	; (8010048 <vApplicationGetIdleTaskMemory+0x30>)
 801002e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	2280      	movs	r2, #128	; 0x80
 8010034:	601a      	str	r2, [r3, #0]
}
 8010036:	bf00      	nop
 8010038:	3714      	adds	r7, #20
 801003a:	46bd      	mov	sp, r7
 801003c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010040:	4770      	bx	lr
 8010042:	bf00      	nop
 8010044:	20003f8c 	.word	0x20003f8c
 8010048:	20004048 	.word	0x20004048

0801004c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801004c:	b480      	push	{r7}
 801004e:	b085      	sub	sp, #20
 8010050:	af00      	add	r7, sp, #0
 8010052:	60f8      	str	r0, [r7, #12]
 8010054:	60b9      	str	r1, [r7, #8]
 8010056:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	4a07      	ldr	r2, [pc, #28]	; (8010078 <vApplicationGetTimerTaskMemory+0x2c>)
 801005c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801005e:	68bb      	ldr	r3, [r7, #8]
 8010060:	4a06      	ldr	r2, [pc, #24]	; (801007c <vApplicationGetTimerTaskMemory+0x30>)
 8010062:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	f44f 7280 	mov.w	r2, #256	; 0x100
 801006a:	601a      	str	r2, [r3, #0]
}
 801006c:	bf00      	nop
 801006e:	3714      	adds	r7, #20
 8010070:	46bd      	mov	sp, r7
 8010072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010076:	4770      	bx	lr
 8010078:	20004248 	.word	0x20004248
 801007c:	20004304 	.word	0x20004304

08010080 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010080:	b480      	push	{r7}
 8010082:	b083      	sub	sp, #12
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	f103 0208 	add.w	r2, r3, #8
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	f04f 32ff 	mov.w	r2, #4294967295
 8010098:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	f103 0208 	add.w	r2, r3, #8
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	f103 0208 	add.w	r2, r3, #8
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	2200      	movs	r2, #0
 80100b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80100b4:	bf00      	nop
 80100b6:	370c      	adds	r7, #12
 80100b8:	46bd      	mov	sp, r7
 80100ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100be:	4770      	bx	lr

080100c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80100c0:	b480      	push	{r7}
 80100c2:	b083      	sub	sp, #12
 80100c4:	af00      	add	r7, sp, #0
 80100c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	2200      	movs	r2, #0
 80100cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80100ce:	bf00      	nop
 80100d0:	370c      	adds	r7, #12
 80100d2:	46bd      	mov	sp, r7
 80100d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d8:	4770      	bx	lr

080100da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80100da:	b480      	push	{r7}
 80100dc:	b085      	sub	sp, #20
 80100de:	af00      	add	r7, sp, #0
 80100e0:	6078      	str	r0, [r7, #4]
 80100e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	685b      	ldr	r3, [r3, #4]
 80100e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	68fa      	ldr	r2, [r7, #12]
 80100ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	689a      	ldr	r2, [r3, #8]
 80100f4:	683b      	ldr	r3, [r7, #0]
 80100f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	689b      	ldr	r3, [r3, #8]
 80100fc:	683a      	ldr	r2, [r7, #0]
 80100fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	683a      	ldr	r2, [r7, #0]
 8010104:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010106:	683b      	ldr	r3, [r7, #0]
 8010108:	687a      	ldr	r2, [r7, #4]
 801010a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	1c5a      	adds	r2, r3, #1
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	601a      	str	r2, [r3, #0]
}
 8010116:	bf00      	nop
 8010118:	3714      	adds	r7, #20
 801011a:	46bd      	mov	sp, r7
 801011c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010120:	4770      	bx	lr

08010122 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010122:	b480      	push	{r7}
 8010124:	b085      	sub	sp, #20
 8010126:	af00      	add	r7, sp, #0
 8010128:	6078      	str	r0, [r7, #4]
 801012a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801012c:	683b      	ldr	r3, [r7, #0]
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010132:	68bb      	ldr	r3, [r7, #8]
 8010134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010138:	d103      	bne.n	8010142 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	691b      	ldr	r3, [r3, #16]
 801013e:	60fb      	str	r3, [r7, #12]
 8010140:	e00c      	b.n	801015c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	3308      	adds	r3, #8
 8010146:	60fb      	str	r3, [r7, #12]
 8010148:	e002      	b.n	8010150 <vListInsert+0x2e>
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	685b      	ldr	r3, [r3, #4]
 801014e:	60fb      	str	r3, [r7, #12]
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	685b      	ldr	r3, [r3, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	68ba      	ldr	r2, [r7, #8]
 8010158:	429a      	cmp	r2, r3
 801015a:	d2f6      	bcs.n	801014a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	685a      	ldr	r2, [r3, #4]
 8010160:	683b      	ldr	r3, [r7, #0]
 8010162:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010164:	683b      	ldr	r3, [r7, #0]
 8010166:	685b      	ldr	r3, [r3, #4]
 8010168:	683a      	ldr	r2, [r7, #0]
 801016a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801016c:	683b      	ldr	r3, [r7, #0]
 801016e:	68fa      	ldr	r2, [r7, #12]
 8010170:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	683a      	ldr	r2, [r7, #0]
 8010176:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010178:	683b      	ldr	r3, [r7, #0]
 801017a:	687a      	ldr	r2, [r7, #4]
 801017c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	1c5a      	adds	r2, r3, #1
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	601a      	str	r2, [r3, #0]
}
 8010188:	bf00      	nop
 801018a:	3714      	adds	r7, #20
 801018c:	46bd      	mov	sp, r7
 801018e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010192:	4770      	bx	lr

08010194 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010194:	b480      	push	{r7}
 8010196:	b085      	sub	sp, #20
 8010198:	af00      	add	r7, sp, #0
 801019a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	691b      	ldr	r3, [r3, #16]
 80101a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	685b      	ldr	r3, [r3, #4]
 80101a6:	687a      	ldr	r2, [r7, #4]
 80101a8:	6892      	ldr	r2, [r2, #8]
 80101aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	689b      	ldr	r3, [r3, #8]
 80101b0:	687a      	ldr	r2, [r7, #4]
 80101b2:	6852      	ldr	r2, [r2, #4]
 80101b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	685b      	ldr	r3, [r3, #4]
 80101ba:	687a      	ldr	r2, [r7, #4]
 80101bc:	429a      	cmp	r2, r3
 80101be:	d103      	bne.n	80101c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	689a      	ldr	r2, [r3, #8]
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	2200      	movs	r2, #0
 80101cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	1e5a      	subs	r2, r3, #1
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	681b      	ldr	r3, [r3, #0]
}
 80101dc:	4618      	mov	r0, r3
 80101de:	3714      	adds	r7, #20
 80101e0:	46bd      	mov	sp, r7
 80101e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e6:	4770      	bx	lr

080101e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80101e8:	b580      	push	{r7, lr}
 80101ea:	b084      	sub	sp, #16
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	6078      	str	r0, [r7, #4]
 80101f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d10a      	bne.n	8010212 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80101fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010200:	f383 8811 	msr	BASEPRI, r3
 8010204:	f3bf 8f6f 	isb	sy
 8010208:	f3bf 8f4f 	dsb	sy
 801020c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801020e:	bf00      	nop
 8010210:	e7fe      	b.n	8010210 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010212:	f002 f877 	bl	8012304 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	681a      	ldr	r2, [r3, #0]
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801021e:	68f9      	ldr	r1, [r7, #12]
 8010220:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010222:	fb01 f303 	mul.w	r3, r1, r3
 8010226:	441a      	add	r2, r3
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	2200      	movs	r2, #0
 8010230:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	681a      	ldr	r2, [r3, #0]
 8010236:	68fb      	ldr	r3, [r7, #12]
 8010238:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	681a      	ldr	r2, [r3, #0]
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010242:	3b01      	subs	r3, #1
 8010244:	68f9      	ldr	r1, [r7, #12]
 8010246:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010248:	fb01 f303 	mul.w	r3, r1, r3
 801024c:	441a      	add	r2, r3
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	22ff      	movs	r2, #255	; 0xff
 8010256:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	22ff      	movs	r2, #255	; 0xff
 801025e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	2b00      	cmp	r3, #0
 8010266:	d114      	bne.n	8010292 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	691b      	ldr	r3, [r3, #16]
 801026c:	2b00      	cmp	r3, #0
 801026e:	d01a      	beq.n	80102a6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	3310      	adds	r3, #16
 8010274:	4618      	mov	r0, r3
 8010276:	f001 f929 	bl	80114cc <xTaskRemoveFromEventList>
 801027a:	4603      	mov	r3, r0
 801027c:	2b00      	cmp	r3, #0
 801027e:	d012      	beq.n	80102a6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010280:	4b0c      	ldr	r3, [pc, #48]	; (80102b4 <xQueueGenericReset+0xcc>)
 8010282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010286:	601a      	str	r2, [r3, #0]
 8010288:	f3bf 8f4f 	dsb	sy
 801028c:	f3bf 8f6f 	isb	sy
 8010290:	e009      	b.n	80102a6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	3310      	adds	r3, #16
 8010296:	4618      	mov	r0, r3
 8010298:	f7ff fef2 	bl	8010080 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	3324      	adds	r3, #36	; 0x24
 80102a0:	4618      	mov	r0, r3
 80102a2:	f7ff feed 	bl	8010080 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80102a6:	f002 f85d 	bl	8012364 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80102aa:	2301      	movs	r3, #1
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	3710      	adds	r7, #16
 80102b0:	46bd      	mov	sp, r7
 80102b2:	bd80      	pop	{r7, pc}
 80102b4:	e000ed04 	.word	0xe000ed04

080102b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80102b8:	b580      	push	{r7, lr}
 80102ba:	b08e      	sub	sp, #56	; 0x38
 80102bc:	af02      	add	r7, sp, #8
 80102be:	60f8      	str	r0, [r7, #12]
 80102c0:	60b9      	str	r1, [r7, #8]
 80102c2:	607a      	str	r2, [r7, #4]
 80102c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d10a      	bne.n	80102e2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80102cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102d0:	f383 8811 	msr	BASEPRI, r3
 80102d4:	f3bf 8f6f 	isb	sy
 80102d8:	f3bf 8f4f 	dsb	sy
 80102dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80102de:	bf00      	nop
 80102e0:	e7fe      	b.n	80102e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80102e2:	683b      	ldr	r3, [r7, #0]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d10a      	bne.n	80102fe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80102e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102ec:	f383 8811 	msr	BASEPRI, r3
 80102f0:	f3bf 8f6f 	isb	sy
 80102f4:	f3bf 8f4f 	dsb	sy
 80102f8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80102fa:	bf00      	nop
 80102fc:	e7fe      	b.n	80102fc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2b00      	cmp	r3, #0
 8010302:	d002      	beq.n	801030a <xQueueGenericCreateStatic+0x52>
 8010304:	68bb      	ldr	r3, [r7, #8]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d001      	beq.n	801030e <xQueueGenericCreateStatic+0x56>
 801030a:	2301      	movs	r3, #1
 801030c:	e000      	b.n	8010310 <xQueueGenericCreateStatic+0x58>
 801030e:	2300      	movs	r3, #0
 8010310:	2b00      	cmp	r3, #0
 8010312:	d10a      	bne.n	801032a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8010314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010318:	f383 8811 	msr	BASEPRI, r3
 801031c:	f3bf 8f6f 	isb	sy
 8010320:	f3bf 8f4f 	dsb	sy
 8010324:	623b      	str	r3, [r7, #32]
}
 8010326:	bf00      	nop
 8010328:	e7fe      	b.n	8010328 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d102      	bne.n	8010336 <xQueueGenericCreateStatic+0x7e>
 8010330:	68bb      	ldr	r3, [r7, #8]
 8010332:	2b00      	cmp	r3, #0
 8010334:	d101      	bne.n	801033a <xQueueGenericCreateStatic+0x82>
 8010336:	2301      	movs	r3, #1
 8010338:	e000      	b.n	801033c <xQueueGenericCreateStatic+0x84>
 801033a:	2300      	movs	r3, #0
 801033c:	2b00      	cmp	r3, #0
 801033e:	d10a      	bne.n	8010356 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010344:	f383 8811 	msr	BASEPRI, r3
 8010348:	f3bf 8f6f 	isb	sy
 801034c:	f3bf 8f4f 	dsb	sy
 8010350:	61fb      	str	r3, [r7, #28]
}
 8010352:	bf00      	nop
 8010354:	e7fe      	b.n	8010354 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010356:	2350      	movs	r3, #80	; 0x50
 8010358:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801035a:	697b      	ldr	r3, [r7, #20]
 801035c:	2b50      	cmp	r3, #80	; 0x50
 801035e:	d00a      	beq.n	8010376 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8010360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010364:	f383 8811 	msr	BASEPRI, r3
 8010368:	f3bf 8f6f 	isb	sy
 801036c:	f3bf 8f4f 	dsb	sy
 8010370:	61bb      	str	r3, [r7, #24]
}
 8010372:	bf00      	nop
 8010374:	e7fe      	b.n	8010374 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010376:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010378:	683b      	ldr	r3, [r7, #0]
 801037a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801037c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801037e:	2b00      	cmp	r3, #0
 8010380:	d00d      	beq.n	801039e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010384:	2201      	movs	r2, #1
 8010386:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801038a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801038e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010390:	9300      	str	r3, [sp, #0]
 8010392:	4613      	mov	r3, r2
 8010394:	687a      	ldr	r2, [r7, #4]
 8010396:	68b9      	ldr	r1, [r7, #8]
 8010398:	68f8      	ldr	r0, [r7, #12]
 801039a:	f000 f805 	bl	80103a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801039e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80103a0:	4618      	mov	r0, r3
 80103a2:	3730      	adds	r7, #48	; 0x30
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}

080103a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b084      	sub	sp, #16
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	60f8      	str	r0, [r7, #12]
 80103b0:	60b9      	str	r1, [r7, #8]
 80103b2:	607a      	str	r2, [r7, #4]
 80103b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d103      	bne.n	80103c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80103bc:	69bb      	ldr	r3, [r7, #24]
 80103be:	69ba      	ldr	r2, [r7, #24]
 80103c0:	601a      	str	r2, [r3, #0]
 80103c2:	e002      	b.n	80103ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80103c4:	69bb      	ldr	r3, [r7, #24]
 80103c6:	687a      	ldr	r2, [r7, #4]
 80103c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80103ca:	69bb      	ldr	r3, [r7, #24]
 80103cc:	68fa      	ldr	r2, [r7, #12]
 80103ce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80103d0:	69bb      	ldr	r3, [r7, #24]
 80103d2:	68ba      	ldr	r2, [r7, #8]
 80103d4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80103d6:	2101      	movs	r1, #1
 80103d8:	69b8      	ldr	r0, [r7, #24]
 80103da:	f7ff ff05 	bl	80101e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80103de:	69bb      	ldr	r3, [r7, #24]
 80103e0:	78fa      	ldrb	r2, [r7, #3]
 80103e2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80103e6:	bf00      	nop
 80103e8:	3710      	adds	r7, #16
 80103ea:	46bd      	mov	sp, r7
 80103ec:	bd80      	pop	{r7, pc}
	...

080103f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80103f0:	b580      	push	{r7, lr}
 80103f2:	b08e      	sub	sp, #56	; 0x38
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	60f8      	str	r0, [r7, #12]
 80103f8:	60b9      	str	r1, [r7, #8]
 80103fa:	607a      	str	r2, [r7, #4]
 80103fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80103fe:	2300      	movs	r3, #0
 8010400:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010402:	68fb      	ldr	r3, [r7, #12]
 8010404:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010408:	2b00      	cmp	r3, #0
 801040a:	d10a      	bne.n	8010422 <xQueueGenericSend+0x32>
	__asm volatile
 801040c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010410:	f383 8811 	msr	BASEPRI, r3
 8010414:	f3bf 8f6f 	isb	sy
 8010418:	f3bf 8f4f 	dsb	sy
 801041c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801041e:	bf00      	nop
 8010420:	e7fe      	b.n	8010420 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010422:	68bb      	ldr	r3, [r7, #8]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d103      	bne.n	8010430 <xQueueGenericSend+0x40>
 8010428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801042a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801042c:	2b00      	cmp	r3, #0
 801042e:	d101      	bne.n	8010434 <xQueueGenericSend+0x44>
 8010430:	2301      	movs	r3, #1
 8010432:	e000      	b.n	8010436 <xQueueGenericSend+0x46>
 8010434:	2300      	movs	r3, #0
 8010436:	2b00      	cmp	r3, #0
 8010438:	d10a      	bne.n	8010450 <xQueueGenericSend+0x60>
	__asm volatile
 801043a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801043e:	f383 8811 	msr	BASEPRI, r3
 8010442:	f3bf 8f6f 	isb	sy
 8010446:	f3bf 8f4f 	dsb	sy
 801044a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801044c:	bf00      	nop
 801044e:	e7fe      	b.n	801044e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	2b02      	cmp	r3, #2
 8010454:	d103      	bne.n	801045e <xQueueGenericSend+0x6e>
 8010456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801045a:	2b01      	cmp	r3, #1
 801045c:	d101      	bne.n	8010462 <xQueueGenericSend+0x72>
 801045e:	2301      	movs	r3, #1
 8010460:	e000      	b.n	8010464 <xQueueGenericSend+0x74>
 8010462:	2300      	movs	r3, #0
 8010464:	2b00      	cmp	r3, #0
 8010466:	d10a      	bne.n	801047e <xQueueGenericSend+0x8e>
	__asm volatile
 8010468:	f04f 0350 	mov.w	r3, #80	; 0x50
 801046c:	f383 8811 	msr	BASEPRI, r3
 8010470:	f3bf 8f6f 	isb	sy
 8010474:	f3bf 8f4f 	dsb	sy
 8010478:	623b      	str	r3, [r7, #32]
}
 801047a:	bf00      	nop
 801047c:	e7fe      	b.n	801047c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801047e:	f001 f9e7 	bl	8011850 <xTaskGetSchedulerState>
 8010482:	4603      	mov	r3, r0
 8010484:	2b00      	cmp	r3, #0
 8010486:	d102      	bne.n	801048e <xQueueGenericSend+0x9e>
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d101      	bne.n	8010492 <xQueueGenericSend+0xa2>
 801048e:	2301      	movs	r3, #1
 8010490:	e000      	b.n	8010494 <xQueueGenericSend+0xa4>
 8010492:	2300      	movs	r3, #0
 8010494:	2b00      	cmp	r3, #0
 8010496:	d10a      	bne.n	80104ae <xQueueGenericSend+0xbe>
	__asm volatile
 8010498:	f04f 0350 	mov.w	r3, #80	; 0x50
 801049c:	f383 8811 	msr	BASEPRI, r3
 80104a0:	f3bf 8f6f 	isb	sy
 80104a4:	f3bf 8f4f 	dsb	sy
 80104a8:	61fb      	str	r3, [r7, #28]
}
 80104aa:	bf00      	nop
 80104ac:	e7fe      	b.n	80104ac <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80104ae:	f001 ff29 	bl	8012304 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80104b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80104b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80104ba:	429a      	cmp	r2, r3
 80104bc:	d302      	bcc.n	80104c4 <xQueueGenericSend+0xd4>
 80104be:	683b      	ldr	r3, [r7, #0]
 80104c0:	2b02      	cmp	r3, #2
 80104c2:	d129      	bne.n	8010518 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80104c4:	683a      	ldr	r2, [r7, #0]
 80104c6:	68b9      	ldr	r1, [r7, #8]
 80104c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80104ca:	f000 fa0b 	bl	80108e4 <prvCopyDataToQueue>
 80104ce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80104d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d010      	beq.n	80104fa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80104d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104da:	3324      	adds	r3, #36	; 0x24
 80104dc:	4618      	mov	r0, r3
 80104de:	f000 fff5 	bl	80114cc <xTaskRemoveFromEventList>
 80104e2:	4603      	mov	r3, r0
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d013      	beq.n	8010510 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80104e8:	4b3f      	ldr	r3, [pc, #252]	; (80105e8 <xQueueGenericSend+0x1f8>)
 80104ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104ee:	601a      	str	r2, [r3, #0]
 80104f0:	f3bf 8f4f 	dsb	sy
 80104f4:	f3bf 8f6f 	isb	sy
 80104f8:	e00a      	b.n	8010510 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80104fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d007      	beq.n	8010510 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010500:	4b39      	ldr	r3, [pc, #228]	; (80105e8 <xQueueGenericSend+0x1f8>)
 8010502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010506:	601a      	str	r2, [r3, #0]
 8010508:	f3bf 8f4f 	dsb	sy
 801050c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010510:	f001 ff28 	bl	8012364 <vPortExitCritical>
				return pdPASS;
 8010514:	2301      	movs	r3, #1
 8010516:	e063      	b.n	80105e0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d103      	bne.n	8010526 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801051e:	f001 ff21 	bl	8012364 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010522:	2300      	movs	r3, #0
 8010524:	e05c      	b.n	80105e0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010528:	2b00      	cmp	r3, #0
 801052a:	d106      	bne.n	801053a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801052c:	f107 0314 	add.w	r3, r7, #20
 8010530:	4618      	mov	r0, r3
 8010532:	f001 f82f 	bl	8011594 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010536:	2301      	movs	r3, #1
 8010538:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801053a:	f001 ff13 	bl	8012364 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801053e:	f000 fd9b 	bl	8011078 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010542:	f001 fedf 	bl	8012304 <vPortEnterCritical>
 8010546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010548:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801054c:	b25b      	sxtb	r3, r3
 801054e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010552:	d103      	bne.n	801055c <xQueueGenericSend+0x16c>
 8010554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010556:	2200      	movs	r2, #0
 8010558:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801055c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801055e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010562:	b25b      	sxtb	r3, r3
 8010564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010568:	d103      	bne.n	8010572 <xQueueGenericSend+0x182>
 801056a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801056c:	2200      	movs	r2, #0
 801056e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010572:	f001 fef7 	bl	8012364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010576:	1d3a      	adds	r2, r7, #4
 8010578:	f107 0314 	add.w	r3, r7, #20
 801057c:	4611      	mov	r1, r2
 801057e:	4618      	mov	r0, r3
 8010580:	f001 f81e 	bl	80115c0 <xTaskCheckForTimeOut>
 8010584:	4603      	mov	r3, r0
 8010586:	2b00      	cmp	r3, #0
 8010588:	d124      	bne.n	80105d4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801058a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801058c:	f000 faa2 	bl	8010ad4 <prvIsQueueFull>
 8010590:	4603      	mov	r3, r0
 8010592:	2b00      	cmp	r3, #0
 8010594:	d018      	beq.n	80105c8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010598:	3310      	adds	r3, #16
 801059a:	687a      	ldr	r2, [r7, #4]
 801059c:	4611      	mov	r1, r2
 801059e:	4618      	mov	r0, r3
 80105a0:	f000 ff44 	bl	801142c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80105a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80105a6:	f000 fa2d 	bl	8010a04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80105aa:	f000 fd73 	bl	8011094 <xTaskResumeAll>
 80105ae:	4603      	mov	r3, r0
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	f47f af7c 	bne.w	80104ae <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80105b6:	4b0c      	ldr	r3, [pc, #48]	; (80105e8 <xQueueGenericSend+0x1f8>)
 80105b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80105bc:	601a      	str	r2, [r3, #0]
 80105be:	f3bf 8f4f 	dsb	sy
 80105c2:	f3bf 8f6f 	isb	sy
 80105c6:	e772      	b.n	80104ae <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80105c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80105ca:	f000 fa1b 	bl	8010a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80105ce:	f000 fd61 	bl	8011094 <xTaskResumeAll>
 80105d2:	e76c      	b.n	80104ae <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80105d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80105d6:	f000 fa15 	bl	8010a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80105da:	f000 fd5b 	bl	8011094 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80105de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80105e0:	4618      	mov	r0, r3
 80105e2:	3738      	adds	r7, #56	; 0x38
 80105e4:	46bd      	mov	sp, r7
 80105e6:	bd80      	pop	{r7, pc}
 80105e8:	e000ed04 	.word	0xe000ed04

080105ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80105ec:	b580      	push	{r7, lr}
 80105ee:	b090      	sub	sp, #64	; 0x40
 80105f0:	af00      	add	r7, sp, #0
 80105f2:	60f8      	str	r0, [r7, #12]
 80105f4:	60b9      	str	r1, [r7, #8]
 80105f6:	607a      	str	r2, [r7, #4]
 80105f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80105fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010600:	2b00      	cmp	r3, #0
 8010602:	d10a      	bne.n	801061a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8010604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010608:	f383 8811 	msr	BASEPRI, r3
 801060c:	f3bf 8f6f 	isb	sy
 8010610:	f3bf 8f4f 	dsb	sy
 8010614:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010616:	bf00      	nop
 8010618:	e7fe      	b.n	8010618 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801061a:	68bb      	ldr	r3, [r7, #8]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d103      	bne.n	8010628 <xQueueGenericSendFromISR+0x3c>
 8010620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010624:	2b00      	cmp	r3, #0
 8010626:	d101      	bne.n	801062c <xQueueGenericSendFromISR+0x40>
 8010628:	2301      	movs	r3, #1
 801062a:	e000      	b.n	801062e <xQueueGenericSendFromISR+0x42>
 801062c:	2300      	movs	r3, #0
 801062e:	2b00      	cmp	r3, #0
 8010630:	d10a      	bne.n	8010648 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8010632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010636:	f383 8811 	msr	BASEPRI, r3
 801063a:	f3bf 8f6f 	isb	sy
 801063e:	f3bf 8f4f 	dsb	sy
 8010642:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010644:	bf00      	nop
 8010646:	e7fe      	b.n	8010646 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	2b02      	cmp	r3, #2
 801064c:	d103      	bne.n	8010656 <xQueueGenericSendFromISR+0x6a>
 801064e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010652:	2b01      	cmp	r3, #1
 8010654:	d101      	bne.n	801065a <xQueueGenericSendFromISR+0x6e>
 8010656:	2301      	movs	r3, #1
 8010658:	e000      	b.n	801065c <xQueueGenericSendFromISR+0x70>
 801065a:	2300      	movs	r3, #0
 801065c:	2b00      	cmp	r3, #0
 801065e:	d10a      	bne.n	8010676 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8010660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010664:	f383 8811 	msr	BASEPRI, r3
 8010668:	f3bf 8f6f 	isb	sy
 801066c:	f3bf 8f4f 	dsb	sy
 8010670:	623b      	str	r3, [r7, #32]
}
 8010672:	bf00      	nop
 8010674:	e7fe      	b.n	8010674 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010676:	f001 ff27 	bl	80124c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801067a:	f3ef 8211 	mrs	r2, BASEPRI
 801067e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010682:	f383 8811 	msr	BASEPRI, r3
 8010686:	f3bf 8f6f 	isb	sy
 801068a:	f3bf 8f4f 	dsb	sy
 801068e:	61fa      	str	r2, [r7, #28]
 8010690:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010692:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010694:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010698:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801069a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801069c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801069e:	429a      	cmp	r2, r3
 80106a0:	d302      	bcc.n	80106a8 <xQueueGenericSendFromISR+0xbc>
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	2b02      	cmp	r3, #2
 80106a6:	d12f      	bne.n	8010708 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80106a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80106ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80106b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80106b6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80106b8:	683a      	ldr	r2, [r7, #0]
 80106ba:	68b9      	ldr	r1, [r7, #8]
 80106bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80106be:	f000 f911 	bl	80108e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80106c2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80106c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106ca:	d112      	bne.n	80106f2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80106cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d016      	beq.n	8010702 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80106d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106d6:	3324      	adds	r3, #36	; 0x24
 80106d8:	4618      	mov	r0, r3
 80106da:	f000 fef7 	bl	80114cc <xTaskRemoveFromEventList>
 80106de:	4603      	mov	r3, r0
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d00e      	beq.n	8010702 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d00b      	beq.n	8010702 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2201      	movs	r2, #1
 80106ee:	601a      	str	r2, [r3, #0]
 80106f0:	e007      	b.n	8010702 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80106f2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80106f6:	3301      	adds	r3, #1
 80106f8:	b2db      	uxtb	r3, r3
 80106fa:	b25a      	sxtb	r2, r3
 80106fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010702:	2301      	movs	r3, #1
 8010704:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8010706:	e001      	b.n	801070c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010708:	2300      	movs	r3, #0
 801070a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801070c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801070e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010710:	697b      	ldr	r3, [r7, #20]
 8010712:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010716:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801071a:	4618      	mov	r0, r3
 801071c:	3740      	adds	r7, #64	; 0x40
 801071e:	46bd      	mov	sp, r7
 8010720:	bd80      	pop	{r7, pc}
	...

08010724 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010724:	b580      	push	{r7, lr}
 8010726:	b08c      	sub	sp, #48	; 0x30
 8010728:	af00      	add	r7, sp, #0
 801072a:	60f8      	str	r0, [r7, #12]
 801072c:	60b9      	str	r1, [r7, #8]
 801072e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010730:	2300      	movs	r3, #0
 8010732:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801073a:	2b00      	cmp	r3, #0
 801073c:	d10a      	bne.n	8010754 <xQueueReceive+0x30>
	__asm volatile
 801073e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010742:	f383 8811 	msr	BASEPRI, r3
 8010746:	f3bf 8f6f 	isb	sy
 801074a:	f3bf 8f4f 	dsb	sy
 801074e:	623b      	str	r3, [r7, #32]
}
 8010750:	bf00      	nop
 8010752:	e7fe      	b.n	8010752 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010754:	68bb      	ldr	r3, [r7, #8]
 8010756:	2b00      	cmp	r3, #0
 8010758:	d103      	bne.n	8010762 <xQueueReceive+0x3e>
 801075a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801075c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801075e:	2b00      	cmp	r3, #0
 8010760:	d101      	bne.n	8010766 <xQueueReceive+0x42>
 8010762:	2301      	movs	r3, #1
 8010764:	e000      	b.n	8010768 <xQueueReceive+0x44>
 8010766:	2300      	movs	r3, #0
 8010768:	2b00      	cmp	r3, #0
 801076a:	d10a      	bne.n	8010782 <xQueueReceive+0x5e>
	__asm volatile
 801076c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010770:	f383 8811 	msr	BASEPRI, r3
 8010774:	f3bf 8f6f 	isb	sy
 8010778:	f3bf 8f4f 	dsb	sy
 801077c:	61fb      	str	r3, [r7, #28]
}
 801077e:	bf00      	nop
 8010780:	e7fe      	b.n	8010780 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010782:	f001 f865 	bl	8011850 <xTaskGetSchedulerState>
 8010786:	4603      	mov	r3, r0
 8010788:	2b00      	cmp	r3, #0
 801078a:	d102      	bne.n	8010792 <xQueueReceive+0x6e>
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	2b00      	cmp	r3, #0
 8010790:	d101      	bne.n	8010796 <xQueueReceive+0x72>
 8010792:	2301      	movs	r3, #1
 8010794:	e000      	b.n	8010798 <xQueueReceive+0x74>
 8010796:	2300      	movs	r3, #0
 8010798:	2b00      	cmp	r3, #0
 801079a:	d10a      	bne.n	80107b2 <xQueueReceive+0x8e>
	__asm volatile
 801079c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107a0:	f383 8811 	msr	BASEPRI, r3
 80107a4:	f3bf 8f6f 	isb	sy
 80107a8:	f3bf 8f4f 	dsb	sy
 80107ac:	61bb      	str	r3, [r7, #24]
}
 80107ae:	bf00      	nop
 80107b0:	e7fe      	b.n	80107b0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80107b2:	f001 fda7 	bl	8012304 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80107b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107ba:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80107bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d01f      	beq.n	8010802 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80107c2:	68b9      	ldr	r1, [r7, #8]
 80107c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80107c6:	f000 f8f7 	bl	80109b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80107ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107cc:	1e5a      	subs	r2, r3, #1
 80107ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107d0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80107d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107d4:	691b      	ldr	r3, [r3, #16]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d00f      	beq.n	80107fa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80107da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107dc:	3310      	adds	r3, #16
 80107de:	4618      	mov	r0, r3
 80107e0:	f000 fe74 	bl	80114cc <xTaskRemoveFromEventList>
 80107e4:	4603      	mov	r3, r0
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d007      	beq.n	80107fa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80107ea:	4b3d      	ldr	r3, [pc, #244]	; (80108e0 <xQueueReceive+0x1bc>)
 80107ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80107f0:	601a      	str	r2, [r3, #0]
 80107f2:	f3bf 8f4f 	dsb	sy
 80107f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80107fa:	f001 fdb3 	bl	8012364 <vPortExitCritical>
				return pdPASS;
 80107fe:	2301      	movs	r3, #1
 8010800:	e069      	b.n	80108d6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	2b00      	cmp	r3, #0
 8010806:	d103      	bne.n	8010810 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010808:	f001 fdac 	bl	8012364 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801080c:	2300      	movs	r3, #0
 801080e:	e062      	b.n	80108d6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010812:	2b00      	cmp	r3, #0
 8010814:	d106      	bne.n	8010824 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010816:	f107 0310 	add.w	r3, r7, #16
 801081a:	4618      	mov	r0, r3
 801081c:	f000 feba 	bl	8011594 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010820:	2301      	movs	r3, #1
 8010822:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010824:	f001 fd9e 	bl	8012364 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010828:	f000 fc26 	bl	8011078 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801082c:	f001 fd6a 	bl	8012304 <vPortEnterCritical>
 8010830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010832:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010836:	b25b      	sxtb	r3, r3
 8010838:	f1b3 3fff 	cmp.w	r3, #4294967295
 801083c:	d103      	bne.n	8010846 <xQueueReceive+0x122>
 801083e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010840:	2200      	movs	r2, #0
 8010842:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010848:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801084c:	b25b      	sxtb	r3, r3
 801084e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010852:	d103      	bne.n	801085c <xQueueReceive+0x138>
 8010854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010856:	2200      	movs	r2, #0
 8010858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801085c:	f001 fd82 	bl	8012364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010860:	1d3a      	adds	r2, r7, #4
 8010862:	f107 0310 	add.w	r3, r7, #16
 8010866:	4611      	mov	r1, r2
 8010868:	4618      	mov	r0, r3
 801086a:	f000 fea9 	bl	80115c0 <xTaskCheckForTimeOut>
 801086e:	4603      	mov	r3, r0
 8010870:	2b00      	cmp	r3, #0
 8010872:	d123      	bne.n	80108bc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010874:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010876:	f000 f917 	bl	8010aa8 <prvIsQueueEmpty>
 801087a:	4603      	mov	r3, r0
 801087c:	2b00      	cmp	r3, #0
 801087e:	d017      	beq.n	80108b0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010882:	3324      	adds	r3, #36	; 0x24
 8010884:	687a      	ldr	r2, [r7, #4]
 8010886:	4611      	mov	r1, r2
 8010888:	4618      	mov	r0, r3
 801088a:	f000 fdcf 	bl	801142c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801088e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010890:	f000 f8b8 	bl	8010a04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010894:	f000 fbfe 	bl	8011094 <xTaskResumeAll>
 8010898:	4603      	mov	r3, r0
 801089a:	2b00      	cmp	r3, #0
 801089c:	d189      	bne.n	80107b2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 801089e:	4b10      	ldr	r3, [pc, #64]	; (80108e0 <xQueueReceive+0x1bc>)
 80108a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80108a4:	601a      	str	r2, [r3, #0]
 80108a6:	f3bf 8f4f 	dsb	sy
 80108aa:	f3bf 8f6f 	isb	sy
 80108ae:	e780      	b.n	80107b2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80108b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80108b2:	f000 f8a7 	bl	8010a04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80108b6:	f000 fbed 	bl	8011094 <xTaskResumeAll>
 80108ba:	e77a      	b.n	80107b2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80108bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80108be:	f000 f8a1 	bl	8010a04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80108c2:	f000 fbe7 	bl	8011094 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80108c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80108c8:	f000 f8ee 	bl	8010aa8 <prvIsQueueEmpty>
 80108cc:	4603      	mov	r3, r0
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	f43f af6f 	beq.w	80107b2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80108d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80108d6:	4618      	mov	r0, r3
 80108d8:	3730      	adds	r7, #48	; 0x30
 80108da:	46bd      	mov	sp, r7
 80108dc:	bd80      	pop	{r7, pc}
 80108de:	bf00      	nop
 80108e0:	e000ed04 	.word	0xe000ed04

080108e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	b086      	sub	sp, #24
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	60f8      	str	r0, [r7, #12]
 80108ec:	60b9      	str	r1, [r7, #8]
 80108ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80108f0:	2300      	movs	r3, #0
 80108f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d10d      	bne.n	801091e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	2b00      	cmp	r3, #0
 8010908:	d14d      	bne.n	80109a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	689b      	ldr	r3, [r3, #8]
 801090e:	4618      	mov	r0, r3
 8010910:	f000 ffbc 	bl	801188c <xTaskPriorityDisinherit>
 8010914:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	2200      	movs	r2, #0
 801091a:	609a      	str	r2, [r3, #8]
 801091c:	e043      	b.n	80109a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d119      	bne.n	8010958 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	6858      	ldr	r0, [r3, #4]
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801092c:	461a      	mov	r2, r3
 801092e:	68b9      	ldr	r1, [r7, #8]
 8010930:	f003 f895 	bl	8013a5e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	685a      	ldr	r2, [r3, #4]
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801093c:	441a      	add	r2, r3
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010942:	68fb      	ldr	r3, [r7, #12]
 8010944:	685a      	ldr	r2, [r3, #4]
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	689b      	ldr	r3, [r3, #8]
 801094a:	429a      	cmp	r2, r3
 801094c:	d32b      	bcc.n	80109a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	681a      	ldr	r2, [r3, #0]
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	605a      	str	r2, [r3, #4]
 8010956:	e026      	b.n	80109a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	68d8      	ldr	r0, [r3, #12]
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010960:	461a      	mov	r2, r3
 8010962:	68b9      	ldr	r1, [r7, #8]
 8010964:	f003 f87b 	bl	8013a5e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	68da      	ldr	r2, [r3, #12]
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010970:	425b      	negs	r3, r3
 8010972:	441a      	add	r2, r3
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	68da      	ldr	r2, [r3, #12]
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	429a      	cmp	r2, r3
 8010982:	d207      	bcs.n	8010994 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	689a      	ldr	r2, [r3, #8]
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801098c:	425b      	negs	r3, r3
 801098e:	441a      	add	r2, r3
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	2b02      	cmp	r3, #2
 8010998:	d105      	bne.n	80109a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801099a:	693b      	ldr	r3, [r7, #16]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d002      	beq.n	80109a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80109a0:	693b      	ldr	r3, [r7, #16]
 80109a2:	3b01      	subs	r3, #1
 80109a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80109a6:	693b      	ldr	r3, [r7, #16]
 80109a8:	1c5a      	adds	r2, r3, #1
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80109ae:	697b      	ldr	r3, [r7, #20]
}
 80109b0:	4618      	mov	r0, r3
 80109b2:	3718      	adds	r7, #24
 80109b4:	46bd      	mov	sp, r7
 80109b6:	bd80      	pop	{r7, pc}

080109b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80109b8:	b580      	push	{r7, lr}
 80109ba:	b082      	sub	sp, #8
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
 80109c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d018      	beq.n	80109fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	68da      	ldr	r2, [r3, #12]
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109d2:	441a      	add	r2, r3
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	68da      	ldr	r2, [r3, #12]
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	689b      	ldr	r3, [r3, #8]
 80109e0:	429a      	cmp	r2, r3
 80109e2:	d303      	bcc.n	80109ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	681a      	ldr	r2, [r3, #0]
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	68d9      	ldr	r1, [r3, #12]
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109f4:	461a      	mov	r2, r3
 80109f6:	6838      	ldr	r0, [r7, #0]
 80109f8:	f003 f831 	bl	8013a5e <memcpy>
	}
}
 80109fc:	bf00      	nop
 80109fe:	3708      	adds	r7, #8
 8010a00:	46bd      	mov	sp, r7
 8010a02:	bd80      	pop	{r7, pc}

08010a04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010a04:	b580      	push	{r7, lr}
 8010a06:	b084      	sub	sp, #16
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010a0c:	f001 fc7a 	bl	8012304 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010a16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010a18:	e011      	b.n	8010a3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d012      	beq.n	8010a48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	3324      	adds	r3, #36	; 0x24
 8010a26:	4618      	mov	r0, r3
 8010a28:	f000 fd50 	bl	80114cc <xTaskRemoveFromEventList>
 8010a2c:	4603      	mov	r3, r0
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d001      	beq.n	8010a36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010a32:	f000 fe27 	bl	8011684 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010a36:	7bfb      	ldrb	r3, [r7, #15]
 8010a38:	3b01      	subs	r3, #1
 8010a3a:	b2db      	uxtb	r3, r3
 8010a3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	dce9      	bgt.n	8010a1a <prvUnlockQueue+0x16>
 8010a46:	e000      	b.n	8010a4a <prvUnlockQueue+0x46>
					break;
 8010a48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	22ff      	movs	r2, #255	; 0xff
 8010a4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010a52:	f001 fc87 	bl	8012364 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010a56:	f001 fc55 	bl	8012304 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010a60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010a62:	e011      	b.n	8010a88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	691b      	ldr	r3, [r3, #16]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d012      	beq.n	8010a92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	3310      	adds	r3, #16
 8010a70:	4618      	mov	r0, r3
 8010a72:	f000 fd2b 	bl	80114cc <xTaskRemoveFromEventList>
 8010a76:	4603      	mov	r3, r0
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d001      	beq.n	8010a80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010a7c:	f000 fe02 	bl	8011684 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010a80:	7bbb      	ldrb	r3, [r7, #14]
 8010a82:	3b01      	subs	r3, #1
 8010a84:	b2db      	uxtb	r3, r3
 8010a86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010a88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	dce9      	bgt.n	8010a64 <prvUnlockQueue+0x60>
 8010a90:	e000      	b.n	8010a94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010a92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	22ff      	movs	r2, #255	; 0xff
 8010a98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010a9c:	f001 fc62 	bl	8012364 <vPortExitCritical>
}
 8010aa0:	bf00      	nop
 8010aa2:	3710      	adds	r7, #16
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	bd80      	pop	{r7, pc}

08010aa8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b084      	sub	sp, #16
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010ab0:	f001 fc28 	bl	8012304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d102      	bne.n	8010ac2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010abc:	2301      	movs	r3, #1
 8010abe:	60fb      	str	r3, [r7, #12]
 8010ac0:	e001      	b.n	8010ac6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010ac6:	f001 fc4d 	bl	8012364 <vPortExitCritical>

	return xReturn;
 8010aca:	68fb      	ldr	r3, [r7, #12]
}
 8010acc:	4618      	mov	r0, r3
 8010ace:	3710      	adds	r7, #16
 8010ad0:	46bd      	mov	sp, r7
 8010ad2:	bd80      	pop	{r7, pc}

08010ad4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b084      	sub	sp, #16
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010adc:	f001 fc12 	bl	8012304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ae8:	429a      	cmp	r2, r3
 8010aea:	d102      	bne.n	8010af2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010aec:	2301      	movs	r3, #1
 8010aee:	60fb      	str	r3, [r7, #12]
 8010af0:	e001      	b.n	8010af6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010af2:	2300      	movs	r3, #0
 8010af4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010af6:	f001 fc35 	bl	8012364 <vPortExitCritical>

	return xReturn;
 8010afa:	68fb      	ldr	r3, [r7, #12]
}
 8010afc:	4618      	mov	r0, r3
 8010afe:	3710      	adds	r7, #16
 8010b00:	46bd      	mov	sp, r7
 8010b02:	bd80      	pop	{r7, pc}

08010b04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010b04:	b480      	push	{r7}
 8010b06:	b085      	sub	sp, #20
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	6078      	str	r0, [r7, #4]
 8010b0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010b0e:	2300      	movs	r3, #0
 8010b10:	60fb      	str	r3, [r7, #12]
 8010b12:	e014      	b.n	8010b3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010b14:	4a0f      	ldr	r2, [pc, #60]	; (8010b54 <vQueueAddToRegistry+0x50>)
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d10b      	bne.n	8010b38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010b20:	490c      	ldr	r1, [pc, #48]	; (8010b54 <vQueueAddToRegistry+0x50>)
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	683a      	ldr	r2, [r7, #0]
 8010b26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010b2a:	4a0a      	ldr	r2, [pc, #40]	; (8010b54 <vQueueAddToRegistry+0x50>)
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	00db      	lsls	r3, r3, #3
 8010b30:	4413      	add	r3, r2
 8010b32:	687a      	ldr	r2, [r7, #4]
 8010b34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010b36:	e006      	b.n	8010b46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	3301      	adds	r3, #1
 8010b3c:	60fb      	str	r3, [r7, #12]
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	2b07      	cmp	r3, #7
 8010b42:	d9e7      	bls.n	8010b14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010b44:	bf00      	nop
 8010b46:	bf00      	nop
 8010b48:	3714      	adds	r7, #20
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b50:	4770      	bx	lr
 8010b52:	bf00      	nop
 8010b54:	20004704 	.word	0x20004704

08010b58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b086      	sub	sp, #24
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	60f8      	str	r0, [r7, #12]
 8010b60:	60b9      	str	r1, [r7, #8]
 8010b62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010b68:	f001 fbcc 	bl	8012304 <vPortEnterCritical>
 8010b6c:	697b      	ldr	r3, [r7, #20]
 8010b6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010b72:	b25b      	sxtb	r3, r3
 8010b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b78:	d103      	bne.n	8010b82 <vQueueWaitForMessageRestricted+0x2a>
 8010b7a:	697b      	ldr	r3, [r7, #20]
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010b82:	697b      	ldr	r3, [r7, #20]
 8010b84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010b88:	b25b      	sxtb	r3, r3
 8010b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b8e:	d103      	bne.n	8010b98 <vQueueWaitForMessageRestricted+0x40>
 8010b90:	697b      	ldr	r3, [r7, #20]
 8010b92:	2200      	movs	r2, #0
 8010b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010b98:	f001 fbe4 	bl	8012364 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d106      	bne.n	8010bb2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010ba4:	697b      	ldr	r3, [r7, #20]
 8010ba6:	3324      	adds	r3, #36	; 0x24
 8010ba8:	687a      	ldr	r2, [r7, #4]
 8010baa:	68b9      	ldr	r1, [r7, #8]
 8010bac:	4618      	mov	r0, r3
 8010bae:	f000 fc61 	bl	8011474 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010bb2:	6978      	ldr	r0, [r7, #20]
 8010bb4:	f7ff ff26 	bl	8010a04 <prvUnlockQueue>
	}
 8010bb8:	bf00      	nop
 8010bba:	3718      	adds	r7, #24
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	bd80      	pop	{r7, pc}

08010bc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	b08e      	sub	sp, #56	; 0x38
 8010bc4:	af04      	add	r7, sp, #16
 8010bc6:	60f8      	str	r0, [r7, #12]
 8010bc8:	60b9      	str	r1, [r7, #8]
 8010bca:	607a      	str	r2, [r7, #4]
 8010bcc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d10a      	bne.n	8010bea <xTaskCreateStatic+0x2a>
	__asm volatile
 8010bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bd8:	f383 8811 	msr	BASEPRI, r3
 8010bdc:	f3bf 8f6f 	isb	sy
 8010be0:	f3bf 8f4f 	dsb	sy
 8010be4:	623b      	str	r3, [r7, #32]
}
 8010be6:	bf00      	nop
 8010be8:	e7fe      	b.n	8010be8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d10a      	bne.n	8010c06 <xTaskCreateStatic+0x46>
	__asm volatile
 8010bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bf4:	f383 8811 	msr	BASEPRI, r3
 8010bf8:	f3bf 8f6f 	isb	sy
 8010bfc:	f3bf 8f4f 	dsb	sy
 8010c00:	61fb      	str	r3, [r7, #28]
}
 8010c02:	bf00      	nop
 8010c04:	e7fe      	b.n	8010c04 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010c06:	23bc      	movs	r3, #188	; 0xbc
 8010c08:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010c0a:	693b      	ldr	r3, [r7, #16]
 8010c0c:	2bbc      	cmp	r3, #188	; 0xbc
 8010c0e:	d00a      	beq.n	8010c26 <xTaskCreateStatic+0x66>
	__asm volatile
 8010c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c14:	f383 8811 	msr	BASEPRI, r3
 8010c18:	f3bf 8f6f 	isb	sy
 8010c1c:	f3bf 8f4f 	dsb	sy
 8010c20:	61bb      	str	r3, [r7, #24]
}
 8010c22:	bf00      	nop
 8010c24:	e7fe      	b.n	8010c24 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010c26:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d01e      	beq.n	8010c6c <xTaskCreateStatic+0xac>
 8010c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d01b      	beq.n	8010c6c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c36:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010c3c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c40:	2202      	movs	r2, #2
 8010c42:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010c46:	2300      	movs	r3, #0
 8010c48:	9303      	str	r3, [sp, #12]
 8010c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c4c:	9302      	str	r3, [sp, #8]
 8010c4e:	f107 0314 	add.w	r3, r7, #20
 8010c52:	9301      	str	r3, [sp, #4]
 8010c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c56:	9300      	str	r3, [sp, #0]
 8010c58:	683b      	ldr	r3, [r7, #0]
 8010c5a:	687a      	ldr	r2, [r7, #4]
 8010c5c:	68b9      	ldr	r1, [r7, #8]
 8010c5e:	68f8      	ldr	r0, [r7, #12]
 8010c60:	f000 f850 	bl	8010d04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010c64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010c66:	f000 f8f3 	bl	8010e50 <prvAddNewTaskToReadyList>
 8010c6a:	e001      	b.n	8010c70 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010c70:	697b      	ldr	r3, [r7, #20]
	}
 8010c72:	4618      	mov	r0, r3
 8010c74:	3728      	adds	r7, #40	; 0x28
 8010c76:	46bd      	mov	sp, r7
 8010c78:	bd80      	pop	{r7, pc}

08010c7a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010c7a:	b580      	push	{r7, lr}
 8010c7c:	b08c      	sub	sp, #48	; 0x30
 8010c7e:	af04      	add	r7, sp, #16
 8010c80:	60f8      	str	r0, [r7, #12]
 8010c82:	60b9      	str	r1, [r7, #8]
 8010c84:	603b      	str	r3, [r7, #0]
 8010c86:	4613      	mov	r3, r2
 8010c88:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010c8a:	88fb      	ldrh	r3, [r7, #6]
 8010c8c:	009b      	lsls	r3, r3, #2
 8010c8e:	4618      	mov	r0, r3
 8010c90:	f001 fc5a 	bl	8012548 <pvPortMalloc>
 8010c94:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010c96:	697b      	ldr	r3, [r7, #20]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d00e      	beq.n	8010cba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010c9c:	20bc      	movs	r0, #188	; 0xbc
 8010c9e:	f001 fc53 	bl	8012548 <pvPortMalloc>
 8010ca2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010ca4:	69fb      	ldr	r3, [r7, #28]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d003      	beq.n	8010cb2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010caa:	69fb      	ldr	r3, [r7, #28]
 8010cac:	697a      	ldr	r2, [r7, #20]
 8010cae:	631a      	str	r2, [r3, #48]	; 0x30
 8010cb0:	e005      	b.n	8010cbe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010cb2:	6978      	ldr	r0, [r7, #20]
 8010cb4:	f001 fd14 	bl	80126e0 <vPortFree>
 8010cb8:	e001      	b.n	8010cbe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010cbe:	69fb      	ldr	r3, [r7, #28]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d017      	beq.n	8010cf4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010cc4:	69fb      	ldr	r3, [r7, #28]
 8010cc6:	2200      	movs	r2, #0
 8010cc8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010ccc:	88fa      	ldrh	r2, [r7, #6]
 8010cce:	2300      	movs	r3, #0
 8010cd0:	9303      	str	r3, [sp, #12]
 8010cd2:	69fb      	ldr	r3, [r7, #28]
 8010cd4:	9302      	str	r3, [sp, #8]
 8010cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cd8:	9301      	str	r3, [sp, #4]
 8010cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cdc:	9300      	str	r3, [sp, #0]
 8010cde:	683b      	ldr	r3, [r7, #0]
 8010ce0:	68b9      	ldr	r1, [r7, #8]
 8010ce2:	68f8      	ldr	r0, [r7, #12]
 8010ce4:	f000 f80e 	bl	8010d04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010ce8:	69f8      	ldr	r0, [r7, #28]
 8010cea:	f000 f8b1 	bl	8010e50 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010cee:	2301      	movs	r3, #1
 8010cf0:	61bb      	str	r3, [r7, #24]
 8010cf2:	e002      	b.n	8010cfa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8010cf8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010cfa:	69bb      	ldr	r3, [r7, #24]
	}
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	3720      	adds	r7, #32
 8010d00:	46bd      	mov	sp, r7
 8010d02:	bd80      	pop	{r7, pc}

08010d04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b088      	sub	sp, #32
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	60f8      	str	r0, [r7, #12]
 8010d0c:	60b9      	str	r1, [r7, #8]
 8010d0e:	607a      	str	r2, [r7, #4]
 8010d10:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d14:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	009b      	lsls	r3, r3, #2
 8010d1a:	461a      	mov	r2, r3
 8010d1c:	21a5      	movs	r1, #165	; 0xa5
 8010d1e:	f002 fec6 	bl	8013aae <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010d2c:	3b01      	subs	r3, #1
 8010d2e:	009b      	lsls	r3, r3, #2
 8010d30:	4413      	add	r3, r2
 8010d32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010d34:	69bb      	ldr	r3, [r7, #24]
 8010d36:	f023 0307 	bic.w	r3, r3, #7
 8010d3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010d3c:	69bb      	ldr	r3, [r7, #24]
 8010d3e:	f003 0307 	and.w	r3, r3, #7
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d00a      	beq.n	8010d5c <prvInitialiseNewTask+0x58>
	__asm volatile
 8010d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d4a:	f383 8811 	msr	BASEPRI, r3
 8010d4e:	f3bf 8f6f 	isb	sy
 8010d52:	f3bf 8f4f 	dsb	sy
 8010d56:	617b      	str	r3, [r7, #20]
}
 8010d58:	bf00      	nop
 8010d5a:	e7fe      	b.n	8010d5a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010d5c:	68bb      	ldr	r3, [r7, #8]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d01f      	beq.n	8010da2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010d62:	2300      	movs	r3, #0
 8010d64:	61fb      	str	r3, [r7, #28]
 8010d66:	e012      	b.n	8010d8e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010d68:	68ba      	ldr	r2, [r7, #8]
 8010d6a:	69fb      	ldr	r3, [r7, #28]
 8010d6c:	4413      	add	r3, r2
 8010d6e:	7819      	ldrb	r1, [r3, #0]
 8010d70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d72:	69fb      	ldr	r3, [r7, #28]
 8010d74:	4413      	add	r3, r2
 8010d76:	3334      	adds	r3, #52	; 0x34
 8010d78:	460a      	mov	r2, r1
 8010d7a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010d7c:	68ba      	ldr	r2, [r7, #8]
 8010d7e:	69fb      	ldr	r3, [r7, #28]
 8010d80:	4413      	add	r3, r2
 8010d82:	781b      	ldrb	r3, [r3, #0]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d006      	beq.n	8010d96 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010d88:	69fb      	ldr	r3, [r7, #28]
 8010d8a:	3301      	adds	r3, #1
 8010d8c:	61fb      	str	r3, [r7, #28]
 8010d8e:	69fb      	ldr	r3, [r7, #28]
 8010d90:	2b0f      	cmp	r3, #15
 8010d92:	d9e9      	bls.n	8010d68 <prvInitialiseNewTask+0x64>
 8010d94:	e000      	b.n	8010d98 <prvInitialiseNewTask+0x94>
			{
				break;
 8010d96:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d9a:	2200      	movs	r2, #0
 8010d9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010da0:	e003      	b.n	8010daa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010da4:	2200      	movs	r2, #0
 8010da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dac:	2b37      	cmp	r3, #55	; 0x37
 8010dae:	d901      	bls.n	8010db4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010db0:	2337      	movs	r3, #55	; 0x37
 8010db2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010db6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010db8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010dbe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dc2:	2200      	movs	r2, #0
 8010dc4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dc8:	3304      	adds	r3, #4
 8010dca:	4618      	mov	r0, r3
 8010dcc:	f7ff f978 	bl	80100c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dd2:	3318      	adds	r3, #24
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	f7ff f973 	bl	80100c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ddc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010dde:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010de2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010de8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010dee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010df2:	2200      	movs	r2, #0
 8010df4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dfa:	2200      	movs	r2, #0
 8010dfc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e02:	3354      	adds	r3, #84	; 0x54
 8010e04:	2260      	movs	r2, #96	; 0x60
 8010e06:	2100      	movs	r1, #0
 8010e08:	4618      	mov	r0, r3
 8010e0a:	f002 fe50 	bl	8013aae <memset>
 8010e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e10:	4a0c      	ldr	r2, [pc, #48]	; (8010e44 <prvInitialiseNewTask+0x140>)
 8010e12:	659a      	str	r2, [r3, #88]	; 0x58
 8010e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e16:	4a0c      	ldr	r2, [pc, #48]	; (8010e48 <prvInitialiseNewTask+0x144>)
 8010e18:	65da      	str	r2, [r3, #92]	; 0x5c
 8010e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e1c:	4a0b      	ldr	r2, [pc, #44]	; (8010e4c <prvInitialiseNewTask+0x148>)
 8010e1e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010e20:	683a      	ldr	r2, [r7, #0]
 8010e22:	68f9      	ldr	r1, [r7, #12]
 8010e24:	69b8      	ldr	r0, [r7, #24]
 8010e26:	f001 f941 	bl	80120ac <pxPortInitialiseStack>
 8010e2a:	4602      	mov	r2, r0
 8010e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e2e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d002      	beq.n	8010e3c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010e3a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010e3c:	bf00      	nop
 8010e3e:	3720      	adds	r7, #32
 8010e40:	46bd      	mov	sp, r7
 8010e42:	bd80      	pop	{r7, pc}
 8010e44:	08016d90 	.word	0x08016d90
 8010e48:	08016db0 	.word	0x08016db0
 8010e4c:	08016d70 	.word	0x08016d70

08010e50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010e50:	b580      	push	{r7, lr}
 8010e52:	b082      	sub	sp, #8
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010e58:	f001 fa54 	bl	8012304 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010e5c:	4b2d      	ldr	r3, [pc, #180]	; (8010f14 <prvAddNewTaskToReadyList+0xc4>)
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	3301      	adds	r3, #1
 8010e62:	4a2c      	ldr	r2, [pc, #176]	; (8010f14 <prvAddNewTaskToReadyList+0xc4>)
 8010e64:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010e66:	4b2c      	ldr	r3, [pc, #176]	; (8010f18 <prvAddNewTaskToReadyList+0xc8>)
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d109      	bne.n	8010e82 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010e6e:	4a2a      	ldr	r2, [pc, #168]	; (8010f18 <prvAddNewTaskToReadyList+0xc8>)
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010e74:	4b27      	ldr	r3, [pc, #156]	; (8010f14 <prvAddNewTaskToReadyList+0xc4>)
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	2b01      	cmp	r3, #1
 8010e7a:	d110      	bne.n	8010e9e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010e7c:	f000 fc26 	bl	80116cc <prvInitialiseTaskLists>
 8010e80:	e00d      	b.n	8010e9e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010e82:	4b26      	ldr	r3, [pc, #152]	; (8010f1c <prvAddNewTaskToReadyList+0xcc>)
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d109      	bne.n	8010e9e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010e8a:	4b23      	ldr	r3, [pc, #140]	; (8010f18 <prvAddNewTaskToReadyList+0xc8>)
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e94:	429a      	cmp	r2, r3
 8010e96:	d802      	bhi.n	8010e9e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010e98:	4a1f      	ldr	r2, [pc, #124]	; (8010f18 <prvAddNewTaskToReadyList+0xc8>)
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010e9e:	4b20      	ldr	r3, [pc, #128]	; (8010f20 <prvAddNewTaskToReadyList+0xd0>)
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	3301      	adds	r3, #1
 8010ea4:	4a1e      	ldr	r2, [pc, #120]	; (8010f20 <prvAddNewTaskToReadyList+0xd0>)
 8010ea6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010ea8:	4b1d      	ldr	r3, [pc, #116]	; (8010f20 <prvAddNewTaskToReadyList+0xd0>)
 8010eaa:	681a      	ldr	r2, [r3, #0]
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010eb4:	4b1b      	ldr	r3, [pc, #108]	; (8010f24 <prvAddNewTaskToReadyList+0xd4>)
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	429a      	cmp	r2, r3
 8010eba:	d903      	bls.n	8010ec4 <prvAddNewTaskToReadyList+0x74>
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ec0:	4a18      	ldr	r2, [pc, #96]	; (8010f24 <prvAddNewTaskToReadyList+0xd4>)
 8010ec2:	6013      	str	r3, [r2, #0]
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ec8:	4613      	mov	r3, r2
 8010eca:	009b      	lsls	r3, r3, #2
 8010ecc:	4413      	add	r3, r2
 8010ece:	009b      	lsls	r3, r3, #2
 8010ed0:	4a15      	ldr	r2, [pc, #84]	; (8010f28 <prvAddNewTaskToReadyList+0xd8>)
 8010ed2:	441a      	add	r2, r3
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	3304      	adds	r3, #4
 8010ed8:	4619      	mov	r1, r3
 8010eda:	4610      	mov	r0, r2
 8010edc:	f7ff f8fd 	bl	80100da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010ee0:	f001 fa40 	bl	8012364 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010ee4:	4b0d      	ldr	r3, [pc, #52]	; (8010f1c <prvAddNewTaskToReadyList+0xcc>)
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d00e      	beq.n	8010f0a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010eec:	4b0a      	ldr	r3, [pc, #40]	; (8010f18 <prvAddNewTaskToReadyList+0xc8>)
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ef6:	429a      	cmp	r2, r3
 8010ef8:	d207      	bcs.n	8010f0a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010efa:	4b0c      	ldr	r3, [pc, #48]	; (8010f2c <prvAddNewTaskToReadyList+0xdc>)
 8010efc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f00:	601a      	str	r2, [r3, #0]
 8010f02:	f3bf 8f4f 	dsb	sy
 8010f06:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010f0a:	bf00      	nop
 8010f0c:	3708      	adds	r7, #8
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	bd80      	pop	{r7, pc}
 8010f12:	bf00      	nop
 8010f14:	20004c18 	.word	0x20004c18
 8010f18:	20004744 	.word	0x20004744
 8010f1c:	20004c24 	.word	0x20004c24
 8010f20:	20004c34 	.word	0x20004c34
 8010f24:	20004c20 	.word	0x20004c20
 8010f28:	20004748 	.word	0x20004748
 8010f2c:	e000ed04 	.word	0xe000ed04

08010f30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b084      	sub	sp, #16
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010f38:	2300      	movs	r3, #0
 8010f3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d017      	beq.n	8010f72 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010f42:	4b13      	ldr	r3, [pc, #76]	; (8010f90 <vTaskDelay+0x60>)
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d00a      	beq.n	8010f60 <vTaskDelay+0x30>
	__asm volatile
 8010f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f4e:	f383 8811 	msr	BASEPRI, r3
 8010f52:	f3bf 8f6f 	isb	sy
 8010f56:	f3bf 8f4f 	dsb	sy
 8010f5a:	60bb      	str	r3, [r7, #8]
}
 8010f5c:	bf00      	nop
 8010f5e:	e7fe      	b.n	8010f5e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010f60:	f000 f88a 	bl	8011078 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010f64:	2100      	movs	r1, #0
 8010f66:	6878      	ldr	r0, [r7, #4]
 8010f68:	f000 fcfe 	bl	8011968 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010f6c:	f000 f892 	bl	8011094 <xTaskResumeAll>
 8010f70:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d107      	bne.n	8010f88 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8010f78:	4b06      	ldr	r3, [pc, #24]	; (8010f94 <vTaskDelay+0x64>)
 8010f7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f7e:	601a      	str	r2, [r3, #0]
 8010f80:	f3bf 8f4f 	dsb	sy
 8010f84:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010f88:	bf00      	nop
 8010f8a:	3710      	adds	r7, #16
 8010f8c:	46bd      	mov	sp, r7
 8010f8e:	bd80      	pop	{r7, pc}
 8010f90:	20004c40 	.word	0x20004c40
 8010f94:	e000ed04 	.word	0xe000ed04

08010f98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b08a      	sub	sp, #40	; 0x28
 8010f9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010fa6:	463a      	mov	r2, r7
 8010fa8:	1d39      	adds	r1, r7, #4
 8010faa:	f107 0308 	add.w	r3, r7, #8
 8010fae:	4618      	mov	r0, r3
 8010fb0:	f7ff f832 	bl	8010018 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010fb4:	6839      	ldr	r1, [r7, #0]
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	68ba      	ldr	r2, [r7, #8]
 8010fba:	9202      	str	r2, [sp, #8]
 8010fbc:	9301      	str	r3, [sp, #4]
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	9300      	str	r3, [sp, #0]
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	460a      	mov	r2, r1
 8010fc6:	4924      	ldr	r1, [pc, #144]	; (8011058 <vTaskStartScheduler+0xc0>)
 8010fc8:	4824      	ldr	r0, [pc, #144]	; (801105c <vTaskStartScheduler+0xc4>)
 8010fca:	f7ff fdf9 	bl	8010bc0 <xTaskCreateStatic>
 8010fce:	4603      	mov	r3, r0
 8010fd0:	4a23      	ldr	r2, [pc, #140]	; (8011060 <vTaskStartScheduler+0xc8>)
 8010fd2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010fd4:	4b22      	ldr	r3, [pc, #136]	; (8011060 <vTaskStartScheduler+0xc8>)
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d002      	beq.n	8010fe2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010fdc:	2301      	movs	r3, #1
 8010fde:	617b      	str	r3, [r7, #20]
 8010fe0:	e001      	b.n	8010fe6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010fe6:	697b      	ldr	r3, [r7, #20]
 8010fe8:	2b01      	cmp	r3, #1
 8010fea:	d102      	bne.n	8010ff2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010fec:	f000 fd10 	bl	8011a10 <xTimerCreateTimerTask>
 8010ff0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010ff2:	697b      	ldr	r3, [r7, #20]
 8010ff4:	2b01      	cmp	r3, #1
 8010ff6:	d11b      	bne.n	8011030 <vTaskStartScheduler+0x98>
	__asm volatile
 8010ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ffc:	f383 8811 	msr	BASEPRI, r3
 8011000:	f3bf 8f6f 	isb	sy
 8011004:	f3bf 8f4f 	dsb	sy
 8011008:	613b      	str	r3, [r7, #16]
}
 801100a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801100c:	4b15      	ldr	r3, [pc, #84]	; (8011064 <vTaskStartScheduler+0xcc>)
 801100e:	681b      	ldr	r3, [r3, #0]
 8011010:	3354      	adds	r3, #84	; 0x54
 8011012:	4a15      	ldr	r2, [pc, #84]	; (8011068 <vTaskStartScheduler+0xd0>)
 8011014:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011016:	4b15      	ldr	r3, [pc, #84]	; (801106c <vTaskStartScheduler+0xd4>)
 8011018:	f04f 32ff 	mov.w	r2, #4294967295
 801101c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801101e:	4b14      	ldr	r3, [pc, #80]	; (8011070 <vTaskStartScheduler+0xd8>)
 8011020:	2201      	movs	r2, #1
 8011022:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011024:	4b13      	ldr	r3, [pc, #76]	; (8011074 <vTaskStartScheduler+0xdc>)
 8011026:	2200      	movs	r2, #0
 8011028:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801102a:	f001 f8c9 	bl	80121c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801102e:	e00e      	b.n	801104e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011030:	697b      	ldr	r3, [r7, #20]
 8011032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011036:	d10a      	bne.n	801104e <vTaskStartScheduler+0xb6>
	__asm volatile
 8011038:	f04f 0350 	mov.w	r3, #80	; 0x50
 801103c:	f383 8811 	msr	BASEPRI, r3
 8011040:	f3bf 8f6f 	isb	sy
 8011044:	f3bf 8f4f 	dsb	sy
 8011048:	60fb      	str	r3, [r7, #12]
}
 801104a:	bf00      	nop
 801104c:	e7fe      	b.n	801104c <vTaskStartScheduler+0xb4>
}
 801104e:	bf00      	nop
 8011050:	3718      	adds	r7, #24
 8011052:	46bd      	mov	sp, r7
 8011054:	bd80      	pop	{r7, pc}
 8011056:	bf00      	nop
 8011058:	08016934 	.word	0x08016934
 801105c:	0801169d 	.word	0x0801169d
 8011060:	20004c3c 	.word	0x20004c3c
 8011064:	20004744 	.word	0x20004744
 8011068:	200003bc 	.word	0x200003bc
 801106c:	20004c38 	.word	0x20004c38
 8011070:	20004c24 	.word	0x20004c24
 8011074:	20004c1c 	.word	0x20004c1c

08011078 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011078:	b480      	push	{r7}
 801107a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801107c:	4b04      	ldr	r3, [pc, #16]	; (8011090 <vTaskSuspendAll+0x18>)
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	3301      	adds	r3, #1
 8011082:	4a03      	ldr	r2, [pc, #12]	; (8011090 <vTaskSuspendAll+0x18>)
 8011084:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011086:	bf00      	nop
 8011088:	46bd      	mov	sp, r7
 801108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801108e:	4770      	bx	lr
 8011090:	20004c40 	.word	0x20004c40

08011094 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b084      	sub	sp, #16
 8011098:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801109a:	2300      	movs	r3, #0
 801109c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801109e:	2300      	movs	r3, #0
 80110a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80110a2:	4b42      	ldr	r3, [pc, #264]	; (80111ac <xTaskResumeAll+0x118>)
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d10a      	bne.n	80110c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80110aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110ae:	f383 8811 	msr	BASEPRI, r3
 80110b2:	f3bf 8f6f 	isb	sy
 80110b6:	f3bf 8f4f 	dsb	sy
 80110ba:	603b      	str	r3, [r7, #0]
}
 80110bc:	bf00      	nop
 80110be:	e7fe      	b.n	80110be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80110c0:	f001 f920 	bl	8012304 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80110c4:	4b39      	ldr	r3, [pc, #228]	; (80111ac <xTaskResumeAll+0x118>)
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	3b01      	subs	r3, #1
 80110ca:	4a38      	ldr	r2, [pc, #224]	; (80111ac <xTaskResumeAll+0x118>)
 80110cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80110ce:	4b37      	ldr	r3, [pc, #220]	; (80111ac <xTaskResumeAll+0x118>)
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d162      	bne.n	801119c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80110d6:	4b36      	ldr	r3, [pc, #216]	; (80111b0 <xTaskResumeAll+0x11c>)
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d05e      	beq.n	801119c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80110de:	e02f      	b.n	8011140 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110e0:	4b34      	ldr	r3, [pc, #208]	; (80111b4 <xTaskResumeAll+0x120>)
 80110e2:	68db      	ldr	r3, [r3, #12]
 80110e4:	68db      	ldr	r3, [r3, #12]
 80110e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	3318      	adds	r3, #24
 80110ec:	4618      	mov	r0, r3
 80110ee:	f7ff f851 	bl	8010194 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	3304      	adds	r3, #4
 80110f6:	4618      	mov	r0, r3
 80110f8:	f7ff f84c 	bl	8010194 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011100:	4b2d      	ldr	r3, [pc, #180]	; (80111b8 <xTaskResumeAll+0x124>)
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	429a      	cmp	r2, r3
 8011106:	d903      	bls.n	8011110 <xTaskResumeAll+0x7c>
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801110c:	4a2a      	ldr	r2, [pc, #168]	; (80111b8 <xTaskResumeAll+0x124>)
 801110e:	6013      	str	r3, [r2, #0]
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011114:	4613      	mov	r3, r2
 8011116:	009b      	lsls	r3, r3, #2
 8011118:	4413      	add	r3, r2
 801111a:	009b      	lsls	r3, r3, #2
 801111c:	4a27      	ldr	r2, [pc, #156]	; (80111bc <xTaskResumeAll+0x128>)
 801111e:	441a      	add	r2, r3
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	3304      	adds	r3, #4
 8011124:	4619      	mov	r1, r3
 8011126:	4610      	mov	r0, r2
 8011128:	f7fe ffd7 	bl	80100da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011130:	4b23      	ldr	r3, [pc, #140]	; (80111c0 <xTaskResumeAll+0x12c>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011136:	429a      	cmp	r2, r3
 8011138:	d302      	bcc.n	8011140 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801113a:	4b22      	ldr	r3, [pc, #136]	; (80111c4 <xTaskResumeAll+0x130>)
 801113c:	2201      	movs	r2, #1
 801113e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011140:	4b1c      	ldr	r3, [pc, #112]	; (80111b4 <xTaskResumeAll+0x120>)
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	2b00      	cmp	r3, #0
 8011146:	d1cb      	bne.n	80110e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d001      	beq.n	8011152 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801114e:	f000 fb5f 	bl	8011810 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011152:	4b1d      	ldr	r3, [pc, #116]	; (80111c8 <xTaskResumeAll+0x134>)
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	2b00      	cmp	r3, #0
 801115c:	d010      	beq.n	8011180 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801115e:	f000 f847 	bl	80111f0 <xTaskIncrementTick>
 8011162:	4603      	mov	r3, r0
 8011164:	2b00      	cmp	r3, #0
 8011166:	d002      	beq.n	801116e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011168:	4b16      	ldr	r3, [pc, #88]	; (80111c4 <xTaskResumeAll+0x130>)
 801116a:	2201      	movs	r2, #1
 801116c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	3b01      	subs	r3, #1
 8011172:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d1f1      	bne.n	801115e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801117a:	4b13      	ldr	r3, [pc, #76]	; (80111c8 <xTaskResumeAll+0x134>)
 801117c:	2200      	movs	r2, #0
 801117e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011180:	4b10      	ldr	r3, [pc, #64]	; (80111c4 <xTaskResumeAll+0x130>)
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	2b00      	cmp	r3, #0
 8011186:	d009      	beq.n	801119c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011188:	2301      	movs	r3, #1
 801118a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801118c:	4b0f      	ldr	r3, [pc, #60]	; (80111cc <xTaskResumeAll+0x138>)
 801118e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011192:	601a      	str	r2, [r3, #0]
 8011194:	f3bf 8f4f 	dsb	sy
 8011198:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801119c:	f001 f8e2 	bl	8012364 <vPortExitCritical>

	return xAlreadyYielded;
 80111a0:	68bb      	ldr	r3, [r7, #8]
}
 80111a2:	4618      	mov	r0, r3
 80111a4:	3710      	adds	r7, #16
 80111a6:	46bd      	mov	sp, r7
 80111a8:	bd80      	pop	{r7, pc}
 80111aa:	bf00      	nop
 80111ac:	20004c40 	.word	0x20004c40
 80111b0:	20004c18 	.word	0x20004c18
 80111b4:	20004bd8 	.word	0x20004bd8
 80111b8:	20004c20 	.word	0x20004c20
 80111bc:	20004748 	.word	0x20004748
 80111c0:	20004744 	.word	0x20004744
 80111c4:	20004c2c 	.word	0x20004c2c
 80111c8:	20004c28 	.word	0x20004c28
 80111cc:	e000ed04 	.word	0xe000ed04

080111d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80111d0:	b480      	push	{r7}
 80111d2:	b083      	sub	sp, #12
 80111d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80111d6:	4b05      	ldr	r3, [pc, #20]	; (80111ec <xTaskGetTickCount+0x1c>)
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80111dc:	687b      	ldr	r3, [r7, #4]
}
 80111de:	4618      	mov	r0, r3
 80111e0:	370c      	adds	r7, #12
 80111e2:	46bd      	mov	sp, r7
 80111e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e8:	4770      	bx	lr
 80111ea:	bf00      	nop
 80111ec:	20004c1c 	.word	0x20004c1c

080111f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b086      	sub	sp, #24
 80111f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80111f6:	2300      	movs	r3, #0
 80111f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80111fa:	4b4f      	ldr	r3, [pc, #316]	; (8011338 <xTaskIncrementTick+0x148>)
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	f040 808f 	bne.w	8011322 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011204:	4b4d      	ldr	r3, [pc, #308]	; (801133c <xTaskIncrementTick+0x14c>)
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	3301      	adds	r3, #1
 801120a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801120c:	4a4b      	ldr	r2, [pc, #300]	; (801133c <xTaskIncrementTick+0x14c>)
 801120e:	693b      	ldr	r3, [r7, #16]
 8011210:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011212:	693b      	ldr	r3, [r7, #16]
 8011214:	2b00      	cmp	r3, #0
 8011216:	d120      	bne.n	801125a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8011218:	4b49      	ldr	r3, [pc, #292]	; (8011340 <xTaskIncrementTick+0x150>)
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	2b00      	cmp	r3, #0
 8011220:	d00a      	beq.n	8011238 <xTaskIncrementTick+0x48>
	__asm volatile
 8011222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011226:	f383 8811 	msr	BASEPRI, r3
 801122a:	f3bf 8f6f 	isb	sy
 801122e:	f3bf 8f4f 	dsb	sy
 8011232:	603b      	str	r3, [r7, #0]
}
 8011234:	bf00      	nop
 8011236:	e7fe      	b.n	8011236 <xTaskIncrementTick+0x46>
 8011238:	4b41      	ldr	r3, [pc, #260]	; (8011340 <xTaskIncrementTick+0x150>)
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	60fb      	str	r3, [r7, #12]
 801123e:	4b41      	ldr	r3, [pc, #260]	; (8011344 <xTaskIncrementTick+0x154>)
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	4a3f      	ldr	r2, [pc, #252]	; (8011340 <xTaskIncrementTick+0x150>)
 8011244:	6013      	str	r3, [r2, #0]
 8011246:	4a3f      	ldr	r2, [pc, #252]	; (8011344 <xTaskIncrementTick+0x154>)
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	6013      	str	r3, [r2, #0]
 801124c:	4b3e      	ldr	r3, [pc, #248]	; (8011348 <xTaskIncrementTick+0x158>)
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	3301      	adds	r3, #1
 8011252:	4a3d      	ldr	r2, [pc, #244]	; (8011348 <xTaskIncrementTick+0x158>)
 8011254:	6013      	str	r3, [r2, #0]
 8011256:	f000 fadb 	bl	8011810 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801125a:	4b3c      	ldr	r3, [pc, #240]	; (801134c <xTaskIncrementTick+0x15c>)
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	693a      	ldr	r2, [r7, #16]
 8011260:	429a      	cmp	r2, r3
 8011262:	d349      	bcc.n	80112f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011264:	4b36      	ldr	r3, [pc, #216]	; (8011340 <xTaskIncrementTick+0x150>)
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d104      	bne.n	8011278 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801126e:	4b37      	ldr	r3, [pc, #220]	; (801134c <xTaskIncrementTick+0x15c>)
 8011270:	f04f 32ff 	mov.w	r2, #4294967295
 8011274:	601a      	str	r2, [r3, #0]
					break;
 8011276:	e03f      	b.n	80112f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011278:	4b31      	ldr	r3, [pc, #196]	; (8011340 <xTaskIncrementTick+0x150>)
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	68db      	ldr	r3, [r3, #12]
 801127e:	68db      	ldr	r3, [r3, #12]
 8011280:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011282:	68bb      	ldr	r3, [r7, #8]
 8011284:	685b      	ldr	r3, [r3, #4]
 8011286:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011288:	693a      	ldr	r2, [r7, #16]
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	429a      	cmp	r2, r3
 801128e:	d203      	bcs.n	8011298 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011290:	4a2e      	ldr	r2, [pc, #184]	; (801134c <xTaskIncrementTick+0x15c>)
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011296:	e02f      	b.n	80112f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011298:	68bb      	ldr	r3, [r7, #8]
 801129a:	3304      	adds	r3, #4
 801129c:	4618      	mov	r0, r3
 801129e:	f7fe ff79 	bl	8010194 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80112a2:	68bb      	ldr	r3, [r7, #8]
 80112a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d004      	beq.n	80112b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80112aa:	68bb      	ldr	r3, [r7, #8]
 80112ac:	3318      	adds	r3, #24
 80112ae:	4618      	mov	r0, r3
 80112b0:	f7fe ff70 	bl	8010194 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80112b4:	68bb      	ldr	r3, [r7, #8]
 80112b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112b8:	4b25      	ldr	r3, [pc, #148]	; (8011350 <xTaskIncrementTick+0x160>)
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	429a      	cmp	r2, r3
 80112be:	d903      	bls.n	80112c8 <xTaskIncrementTick+0xd8>
 80112c0:	68bb      	ldr	r3, [r7, #8]
 80112c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112c4:	4a22      	ldr	r2, [pc, #136]	; (8011350 <xTaskIncrementTick+0x160>)
 80112c6:	6013      	str	r3, [r2, #0]
 80112c8:	68bb      	ldr	r3, [r7, #8]
 80112ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112cc:	4613      	mov	r3, r2
 80112ce:	009b      	lsls	r3, r3, #2
 80112d0:	4413      	add	r3, r2
 80112d2:	009b      	lsls	r3, r3, #2
 80112d4:	4a1f      	ldr	r2, [pc, #124]	; (8011354 <xTaskIncrementTick+0x164>)
 80112d6:	441a      	add	r2, r3
 80112d8:	68bb      	ldr	r3, [r7, #8]
 80112da:	3304      	adds	r3, #4
 80112dc:	4619      	mov	r1, r3
 80112de:	4610      	mov	r0, r2
 80112e0:	f7fe fefb 	bl	80100da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80112e4:	68bb      	ldr	r3, [r7, #8]
 80112e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112e8:	4b1b      	ldr	r3, [pc, #108]	; (8011358 <xTaskIncrementTick+0x168>)
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112ee:	429a      	cmp	r2, r3
 80112f0:	d3b8      	bcc.n	8011264 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80112f2:	2301      	movs	r3, #1
 80112f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80112f6:	e7b5      	b.n	8011264 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80112f8:	4b17      	ldr	r3, [pc, #92]	; (8011358 <xTaskIncrementTick+0x168>)
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112fe:	4915      	ldr	r1, [pc, #84]	; (8011354 <xTaskIncrementTick+0x164>)
 8011300:	4613      	mov	r3, r2
 8011302:	009b      	lsls	r3, r3, #2
 8011304:	4413      	add	r3, r2
 8011306:	009b      	lsls	r3, r3, #2
 8011308:	440b      	add	r3, r1
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	2b01      	cmp	r3, #1
 801130e:	d901      	bls.n	8011314 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8011310:	2301      	movs	r3, #1
 8011312:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011314:	4b11      	ldr	r3, [pc, #68]	; (801135c <xTaskIncrementTick+0x16c>)
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	2b00      	cmp	r3, #0
 801131a:	d007      	beq.n	801132c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801131c:	2301      	movs	r3, #1
 801131e:	617b      	str	r3, [r7, #20]
 8011320:	e004      	b.n	801132c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011322:	4b0f      	ldr	r3, [pc, #60]	; (8011360 <xTaskIncrementTick+0x170>)
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	3301      	adds	r3, #1
 8011328:	4a0d      	ldr	r2, [pc, #52]	; (8011360 <xTaskIncrementTick+0x170>)
 801132a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801132c:	697b      	ldr	r3, [r7, #20]
}
 801132e:	4618      	mov	r0, r3
 8011330:	3718      	adds	r7, #24
 8011332:	46bd      	mov	sp, r7
 8011334:	bd80      	pop	{r7, pc}
 8011336:	bf00      	nop
 8011338:	20004c40 	.word	0x20004c40
 801133c:	20004c1c 	.word	0x20004c1c
 8011340:	20004bd0 	.word	0x20004bd0
 8011344:	20004bd4 	.word	0x20004bd4
 8011348:	20004c30 	.word	0x20004c30
 801134c:	20004c38 	.word	0x20004c38
 8011350:	20004c20 	.word	0x20004c20
 8011354:	20004748 	.word	0x20004748
 8011358:	20004744 	.word	0x20004744
 801135c:	20004c2c 	.word	0x20004c2c
 8011360:	20004c28 	.word	0x20004c28

08011364 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011364:	b480      	push	{r7}
 8011366:	b085      	sub	sp, #20
 8011368:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801136a:	4b2a      	ldr	r3, [pc, #168]	; (8011414 <vTaskSwitchContext+0xb0>)
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	2b00      	cmp	r3, #0
 8011370:	d003      	beq.n	801137a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011372:	4b29      	ldr	r3, [pc, #164]	; (8011418 <vTaskSwitchContext+0xb4>)
 8011374:	2201      	movs	r2, #1
 8011376:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011378:	e046      	b.n	8011408 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 801137a:	4b27      	ldr	r3, [pc, #156]	; (8011418 <vTaskSwitchContext+0xb4>)
 801137c:	2200      	movs	r2, #0
 801137e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011380:	4b26      	ldr	r3, [pc, #152]	; (801141c <vTaskSwitchContext+0xb8>)
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	60fb      	str	r3, [r7, #12]
 8011386:	e010      	b.n	80113aa <vTaskSwitchContext+0x46>
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d10a      	bne.n	80113a4 <vTaskSwitchContext+0x40>
	__asm volatile
 801138e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011392:	f383 8811 	msr	BASEPRI, r3
 8011396:	f3bf 8f6f 	isb	sy
 801139a:	f3bf 8f4f 	dsb	sy
 801139e:	607b      	str	r3, [r7, #4]
}
 80113a0:	bf00      	nop
 80113a2:	e7fe      	b.n	80113a2 <vTaskSwitchContext+0x3e>
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	3b01      	subs	r3, #1
 80113a8:	60fb      	str	r3, [r7, #12]
 80113aa:	491d      	ldr	r1, [pc, #116]	; (8011420 <vTaskSwitchContext+0xbc>)
 80113ac:	68fa      	ldr	r2, [r7, #12]
 80113ae:	4613      	mov	r3, r2
 80113b0:	009b      	lsls	r3, r3, #2
 80113b2:	4413      	add	r3, r2
 80113b4:	009b      	lsls	r3, r3, #2
 80113b6:	440b      	add	r3, r1
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d0e4      	beq.n	8011388 <vTaskSwitchContext+0x24>
 80113be:	68fa      	ldr	r2, [r7, #12]
 80113c0:	4613      	mov	r3, r2
 80113c2:	009b      	lsls	r3, r3, #2
 80113c4:	4413      	add	r3, r2
 80113c6:	009b      	lsls	r3, r3, #2
 80113c8:	4a15      	ldr	r2, [pc, #84]	; (8011420 <vTaskSwitchContext+0xbc>)
 80113ca:	4413      	add	r3, r2
 80113cc:	60bb      	str	r3, [r7, #8]
 80113ce:	68bb      	ldr	r3, [r7, #8]
 80113d0:	685b      	ldr	r3, [r3, #4]
 80113d2:	685a      	ldr	r2, [r3, #4]
 80113d4:	68bb      	ldr	r3, [r7, #8]
 80113d6:	605a      	str	r2, [r3, #4]
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	685a      	ldr	r2, [r3, #4]
 80113dc:	68bb      	ldr	r3, [r7, #8]
 80113de:	3308      	adds	r3, #8
 80113e0:	429a      	cmp	r2, r3
 80113e2:	d104      	bne.n	80113ee <vTaskSwitchContext+0x8a>
 80113e4:	68bb      	ldr	r3, [r7, #8]
 80113e6:	685b      	ldr	r3, [r3, #4]
 80113e8:	685a      	ldr	r2, [r3, #4]
 80113ea:	68bb      	ldr	r3, [r7, #8]
 80113ec:	605a      	str	r2, [r3, #4]
 80113ee:	68bb      	ldr	r3, [r7, #8]
 80113f0:	685b      	ldr	r3, [r3, #4]
 80113f2:	68db      	ldr	r3, [r3, #12]
 80113f4:	4a0b      	ldr	r2, [pc, #44]	; (8011424 <vTaskSwitchContext+0xc0>)
 80113f6:	6013      	str	r3, [r2, #0]
 80113f8:	4a08      	ldr	r2, [pc, #32]	; (801141c <vTaskSwitchContext+0xb8>)
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80113fe:	4b09      	ldr	r3, [pc, #36]	; (8011424 <vTaskSwitchContext+0xc0>)
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	3354      	adds	r3, #84	; 0x54
 8011404:	4a08      	ldr	r2, [pc, #32]	; (8011428 <vTaskSwitchContext+0xc4>)
 8011406:	6013      	str	r3, [r2, #0]
}
 8011408:	bf00      	nop
 801140a:	3714      	adds	r7, #20
 801140c:	46bd      	mov	sp, r7
 801140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011412:	4770      	bx	lr
 8011414:	20004c40 	.word	0x20004c40
 8011418:	20004c2c 	.word	0x20004c2c
 801141c:	20004c20 	.word	0x20004c20
 8011420:	20004748 	.word	0x20004748
 8011424:	20004744 	.word	0x20004744
 8011428:	200003bc 	.word	0x200003bc

0801142c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b084      	sub	sp, #16
 8011430:	af00      	add	r7, sp, #0
 8011432:	6078      	str	r0, [r7, #4]
 8011434:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d10a      	bne.n	8011452 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801143c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011440:	f383 8811 	msr	BASEPRI, r3
 8011444:	f3bf 8f6f 	isb	sy
 8011448:	f3bf 8f4f 	dsb	sy
 801144c:	60fb      	str	r3, [r7, #12]
}
 801144e:	bf00      	nop
 8011450:	e7fe      	b.n	8011450 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011452:	4b07      	ldr	r3, [pc, #28]	; (8011470 <vTaskPlaceOnEventList+0x44>)
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	3318      	adds	r3, #24
 8011458:	4619      	mov	r1, r3
 801145a:	6878      	ldr	r0, [r7, #4]
 801145c:	f7fe fe61 	bl	8010122 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011460:	2101      	movs	r1, #1
 8011462:	6838      	ldr	r0, [r7, #0]
 8011464:	f000 fa80 	bl	8011968 <prvAddCurrentTaskToDelayedList>
}
 8011468:	bf00      	nop
 801146a:	3710      	adds	r7, #16
 801146c:	46bd      	mov	sp, r7
 801146e:	bd80      	pop	{r7, pc}
 8011470:	20004744 	.word	0x20004744

08011474 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011474:	b580      	push	{r7, lr}
 8011476:	b086      	sub	sp, #24
 8011478:	af00      	add	r7, sp, #0
 801147a:	60f8      	str	r0, [r7, #12]
 801147c:	60b9      	str	r1, [r7, #8]
 801147e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d10a      	bne.n	801149c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8011486:	f04f 0350 	mov.w	r3, #80	; 0x50
 801148a:	f383 8811 	msr	BASEPRI, r3
 801148e:	f3bf 8f6f 	isb	sy
 8011492:	f3bf 8f4f 	dsb	sy
 8011496:	617b      	str	r3, [r7, #20]
}
 8011498:	bf00      	nop
 801149a:	e7fe      	b.n	801149a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801149c:	4b0a      	ldr	r3, [pc, #40]	; (80114c8 <vTaskPlaceOnEventListRestricted+0x54>)
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	3318      	adds	r3, #24
 80114a2:	4619      	mov	r1, r3
 80114a4:	68f8      	ldr	r0, [r7, #12]
 80114a6:	f7fe fe18 	bl	80100da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d002      	beq.n	80114b6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80114b0:	f04f 33ff 	mov.w	r3, #4294967295
 80114b4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80114b6:	6879      	ldr	r1, [r7, #4]
 80114b8:	68b8      	ldr	r0, [r7, #8]
 80114ba:	f000 fa55 	bl	8011968 <prvAddCurrentTaskToDelayedList>
	}
 80114be:	bf00      	nop
 80114c0:	3718      	adds	r7, #24
 80114c2:	46bd      	mov	sp, r7
 80114c4:	bd80      	pop	{r7, pc}
 80114c6:	bf00      	nop
 80114c8:	20004744 	.word	0x20004744

080114cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b086      	sub	sp, #24
 80114d0:	af00      	add	r7, sp, #0
 80114d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	68db      	ldr	r3, [r3, #12]
 80114d8:	68db      	ldr	r3, [r3, #12]
 80114da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80114dc:	693b      	ldr	r3, [r7, #16]
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d10a      	bne.n	80114f8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80114e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114e6:	f383 8811 	msr	BASEPRI, r3
 80114ea:	f3bf 8f6f 	isb	sy
 80114ee:	f3bf 8f4f 	dsb	sy
 80114f2:	60fb      	str	r3, [r7, #12]
}
 80114f4:	bf00      	nop
 80114f6:	e7fe      	b.n	80114f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	3318      	adds	r3, #24
 80114fc:	4618      	mov	r0, r3
 80114fe:	f7fe fe49 	bl	8010194 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011502:	4b1e      	ldr	r3, [pc, #120]	; (801157c <xTaskRemoveFromEventList+0xb0>)
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d11d      	bne.n	8011546 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801150a:	693b      	ldr	r3, [r7, #16]
 801150c:	3304      	adds	r3, #4
 801150e:	4618      	mov	r0, r3
 8011510:	f7fe fe40 	bl	8010194 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011514:	693b      	ldr	r3, [r7, #16]
 8011516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011518:	4b19      	ldr	r3, [pc, #100]	; (8011580 <xTaskRemoveFromEventList+0xb4>)
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	429a      	cmp	r2, r3
 801151e:	d903      	bls.n	8011528 <xTaskRemoveFromEventList+0x5c>
 8011520:	693b      	ldr	r3, [r7, #16]
 8011522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011524:	4a16      	ldr	r2, [pc, #88]	; (8011580 <xTaskRemoveFromEventList+0xb4>)
 8011526:	6013      	str	r3, [r2, #0]
 8011528:	693b      	ldr	r3, [r7, #16]
 801152a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801152c:	4613      	mov	r3, r2
 801152e:	009b      	lsls	r3, r3, #2
 8011530:	4413      	add	r3, r2
 8011532:	009b      	lsls	r3, r3, #2
 8011534:	4a13      	ldr	r2, [pc, #76]	; (8011584 <xTaskRemoveFromEventList+0xb8>)
 8011536:	441a      	add	r2, r3
 8011538:	693b      	ldr	r3, [r7, #16]
 801153a:	3304      	adds	r3, #4
 801153c:	4619      	mov	r1, r3
 801153e:	4610      	mov	r0, r2
 8011540:	f7fe fdcb 	bl	80100da <vListInsertEnd>
 8011544:	e005      	b.n	8011552 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011546:	693b      	ldr	r3, [r7, #16]
 8011548:	3318      	adds	r3, #24
 801154a:	4619      	mov	r1, r3
 801154c:	480e      	ldr	r0, [pc, #56]	; (8011588 <xTaskRemoveFromEventList+0xbc>)
 801154e:	f7fe fdc4 	bl	80100da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011552:	693b      	ldr	r3, [r7, #16]
 8011554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011556:	4b0d      	ldr	r3, [pc, #52]	; (801158c <xTaskRemoveFromEventList+0xc0>)
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801155c:	429a      	cmp	r2, r3
 801155e:	d905      	bls.n	801156c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011560:	2301      	movs	r3, #1
 8011562:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011564:	4b0a      	ldr	r3, [pc, #40]	; (8011590 <xTaskRemoveFromEventList+0xc4>)
 8011566:	2201      	movs	r2, #1
 8011568:	601a      	str	r2, [r3, #0]
 801156a:	e001      	b.n	8011570 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 801156c:	2300      	movs	r3, #0
 801156e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011570:	697b      	ldr	r3, [r7, #20]
}
 8011572:	4618      	mov	r0, r3
 8011574:	3718      	adds	r7, #24
 8011576:	46bd      	mov	sp, r7
 8011578:	bd80      	pop	{r7, pc}
 801157a:	bf00      	nop
 801157c:	20004c40 	.word	0x20004c40
 8011580:	20004c20 	.word	0x20004c20
 8011584:	20004748 	.word	0x20004748
 8011588:	20004bd8 	.word	0x20004bd8
 801158c:	20004744 	.word	0x20004744
 8011590:	20004c2c 	.word	0x20004c2c

08011594 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011594:	b480      	push	{r7}
 8011596:	b083      	sub	sp, #12
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801159c:	4b06      	ldr	r3, [pc, #24]	; (80115b8 <vTaskInternalSetTimeOutState+0x24>)
 801159e:	681a      	ldr	r2, [r3, #0]
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80115a4:	4b05      	ldr	r3, [pc, #20]	; (80115bc <vTaskInternalSetTimeOutState+0x28>)
 80115a6:	681a      	ldr	r2, [r3, #0]
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	605a      	str	r2, [r3, #4]
}
 80115ac:	bf00      	nop
 80115ae:	370c      	adds	r7, #12
 80115b0:	46bd      	mov	sp, r7
 80115b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b6:	4770      	bx	lr
 80115b8:	20004c30 	.word	0x20004c30
 80115bc:	20004c1c 	.word	0x20004c1c

080115c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b088      	sub	sp, #32
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	6078      	str	r0, [r7, #4]
 80115c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d10a      	bne.n	80115e6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80115d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115d4:	f383 8811 	msr	BASEPRI, r3
 80115d8:	f3bf 8f6f 	isb	sy
 80115dc:	f3bf 8f4f 	dsb	sy
 80115e0:	613b      	str	r3, [r7, #16]
}
 80115e2:	bf00      	nop
 80115e4:	e7fe      	b.n	80115e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80115e6:	683b      	ldr	r3, [r7, #0]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d10a      	bne.n	8011602 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80115ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115f0:	f383 8811 	msr	BASEPRI, r3
 80115f4:	f3bf 8f6f 	isb	sy
 80115f8:	f3bf 8f4f 	dsb	sy
 80115fc:	60fb      	str	r3, [r7, #12]
}
 80115fe:	bf00      	nop
 8011600:	e7fe      	b.n	8011600 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8011602:	f000 fe7f 	bl	8012304 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011606:	4b1d      	ldr	r3, [pc, #116]	; (801167c <xTaskCheckForTimeOut+0xbc>)
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	685b      	ldr	r3, [r3, #4]
 8011610:	69ba      	ldr	r2, [r7, #24]
 8011612:	1ad3      	subs	r3, r2, r3
 8011614:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011616:	683b      	ldr	r3, [r7, #0]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801161e:	d102      	bne.n	8011626 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011620:	2300      	movs	r3, #0
 8011622:	61fb      	str	r3, [r7, #28]
 8011624:	e023      	b.n	801166e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	681a      	ldr	r2, [r3, #0]
 801162a:	4b15      	ldr	r3, [pc, #84]	; (8011680 <xTaskCheckForTimeOut+0xc0>)
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	429a      	cmp	r2, r3
 8011630:	d007      	beq.n	8011642 <xTaskCheckForTimeOut+0x82>
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	685b      	ldr	r3, [r3, #4]
 8011636:	69ba      	ldr	r2, [r7, #24]
 8011638:	429a      	cmp	r2, r3
 801163a:	d302      	bcc.n	8011642 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801163c:	2301      	movs	r3, #1
 801163e:	61fb      	str	r3, [r7, #28]
 8011640:	e015      	b.n	801166e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011642:	683b      	ldr	r3, [r7, #0]
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	697a      	ldr	r2, [r7, #20]
 8011648:	429a      	cmp	r2, r3
 801164a:	d20b      	bcs.n	8011664 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801164c:	683b      	ldr	r3, [r7, #0]
 801164e:	681a      	ldr	r2, [r3, #0]
 8011650:	697b      	ldr	r3, [r7, #20]
 8011652:	1ad2      	subs	r2, r2, r3
 8011654:	683b      	ldr	r3, [r7, #0]
 8011656:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011658:	6878      	ldr	r0, [r7, #4]
 801165a:	f7ff ff9b 	bl	8011594 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801165e:	2300      	movs	r3, #0
 8011660:	61fb      	str	r3, [r7, #28]
 8011662:	e004      	b.n	801166e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8011664:	683b      	ldr	r3, [r7, #0]
 8011666:	2200      	movs	r2, #0
 8011668:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801166a:	2301      	movs	r3, #1
 801166c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801166e:	f000 fe79 	bl	8012364 <vPortExitCritical>

	return xReturn;
 8011672:	69fb      	ldr	r3, [r7, #28]
}
 8011674:	4618      	mov	r0, r3
 8011676:	3720      	adds	r7, #32
 8011678:	46bd      	mov	sp, r7
 801167a:	bd80      	pop	{r7, pc}
 801167c:	20004c1c 	.word	0x20004c1c
 8011680:	20004c30 	.word	0x20004c30

08011684 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011684:	b480      	push	{r7}
 8011686:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011688:	4b03      	ldr	r3, [pc, #12]	; (8011698 <vTaskMissedYield+0x14>)
 801168a:	2201      	movs	r2, #1
 801168c:	601a      	str	r2, [r3, #0]
}
 801168e:	bf00      	nop
 8011690:	46bd      	mov	sp, r7
 8011692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011696:	4770      	bx	lr
 8011698:	20004c2c 	.word	0x20004c2c

0801169c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801169c:	b580      	push	{r7, lr}
 801169e:	b082      	sub	sp, #8
 80116a0:	af00      	add	r7, sp, #0
 80116a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80116a4:	f000 f852 	bl	801174c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80116a8:	4b06      	ldr	r3, [pc, #24]	; (80116c4 <prvIdleTask+0x28>)
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	2b01      	cmp	r3, #1
 80116ae:	d9f9      	bls.n	80116a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80116b0:	4b05      	ldr	r3, [pc, #20]	; (80116c8 <prvIdleTask+0x2c>)
 80116b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80116b6:	601a      	str	r2, [r3, #0]
 80116b8:	f3bf 8f4f 	dsb	sy
 80116bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80116c0:	e7f0      	b.n	80116a4 <prvIdleTask+0x8>
 80116c2:	bf00      	nop
 80116c4:	20004748 	.word	0x20004748
 80116c8:	e000ed04 	.word	0xe000ed04

080116cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b082      	sub	sp, #8
 80116d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80116d2:	2300      	movs	r3, #0
 80116d4:	607b      	str	r3, [r7, #4]
 80116d6:	e00c      	b.n	80116f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80116d8:	687a      	ldr	r2, [r7, #4]
 80116da:	4613      	mov	r3, r2
 80116dc:	009b      	lsls	r3, r3, #2
 80116de:	4413      	add	r3, r2
 80116e0:	009b      	lsls	r3, r3, #2
 80116e2:	4a12      	ldr	r2, [pc, #72]	; (801172c <prvInitialiseTaskLists+0x60>)
 80116e4:	4413      	add	r3, r2
 80116e6:	4618      	mov	r0, r3
 80116e8:	f7fe fcca 	bl	8010080 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	3301      	adds	r3, #1
 80116f0:	607b      	str	r3, [r7, #4]
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	2b37      	cmp	r3, #55	; 0x37
 80116f6:	d9ef      	bls.n	80116d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80116f8:	480d      	ldr	r0, [pc, #52]	; (8011730 <prvInitialiseTaskLists+0x64>)
 80116fa:	f7fe fcc1 	bl	8010080 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80116fe:	480d      	ldr	r0, [pc, #52]	; (8011734 <prvInitialiseTaskLists+0x68>)
 8011700:	f7fe fcbe 	bl	8010080 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011704:	480c      	ldr	r0, [pc, #48]	; (8011738 <prvInitialiseTaskLists+0x6c>)
 8011706:	f7fe fcbb 	bl	8010080 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801170a:	480c      	ldr	r0, [pc, #48]	; (801173c <prvInitialiseTaskLists+0x70>)
 801170c:	f7fe fcb8 	bl	8010080 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011710:	480b      	ldr	r0, [pc, #44]	; (8011740 <prvInitialiseTaskLists+0x74>)
 8011712:	f7fe fcb5 	bl	8010080 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011716:	4b0b      	ldr	r3, [pc, #44]	; (8011744 <prvInitialiseTaskLists+0x78>)
 8011718:	4a05      	ldr	r2, [pc, #20]	; (8011730 <prvInitialiseTaskLists+0x64>)
 801171a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801171c:	4b0a      	ldr	r3, [pc, #40]	; (8011748 <prvInitialiseTaskLists+0x7c>)
 801171e:	4a05      	ldr	r2, [pc, #20]	; (8011734 <prvInitialiseTaskLists+0x68>)
 8011720:	601a      	str	r2, [r3, #0]
}
 8011722:	bf00      	nop
 8011724:	3708      	adds	r7, #8
 8011726:	46bd      	mov	sp, r7
 8011728:	bd80      	pop	{r7, pc}
 801172a:	bf00      	nop
 801172c:	20004748 	.word	0x20004748
 8011730:	20004ba8 	.word	0x20004ba8
 8011734:	20004bbc 	.word	0x20004bbc
 8011738:	20004bd8 	.word	0x20004bd8
 801173c:	20004bec 	.word	0x20004bec
 8011740:	20004c04 	.word	0x20004c04
 8011744:	20004bd0 	.word	0x20004bd0
 8011748:	20004bd4 	.word	0x20004bd4

0801174c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801174c:	b580      	push	{r7, lr}
 801174e:	b082      	sub	sp, #8
 8011750:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011752:	e019      	b.n	8011788 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011754:	f000 fdd6 	bl	8012304 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011758:	4b10      	ldr	r3, [pc, #64]	; (801179c <prvCheckTasksWaitingTermination+0x50>)
 801175a:	68db      	ldr	r3, [r3, #12]
 801175c:	68db      	ldr	r3, [r3, #12]
 801175e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	3304      	adds	r3, #4
 8011764:	4618      	mov	r0, r3
 8011766:	f7fe fd15 	bl	8010194 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801176a:	4b0d      	ldr	r3, [pc, #52]	; (80117a0 <prvCheckTasksWaitingTermination+0x54>)
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	3b01      	subs	r3, #1
 8011770:	4a0b      	ldr	r2, [pc, #44]	; (80117a0 <prvCheckTasksWaitingTermination+0x54>)
 8011772:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011774:	4b0b      	ldr	r3, [pc, #44]	; (80117a4 <prvCheckTasksWaitingTermination+0x58>)
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	3b01      	subs	r3, #1
 801177a:	4a0a      	ldr	r2, [pc, #40]	; (80117a4 <prvCheckTasksWaitingTermination+0x58>)
 801177c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801177e:	f000 fdf1 	bl	8012364 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011782:	6878      	ldr	r0, [r7, #4]
 8011784:	f000 f810 	bl	80117a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011788:	4b06      	ldr	r3, [pc, #24]	; (80117a4 <prvCheckTasksWaitingTermination+0x58>)
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	2b00      	cmp	r3, #0
 801178e:	d1e1      	bne.n	8011754 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011790:	bf00      	nop
 8011792:	bf00      	nop
 8011794:	3708      	adds	r7, #8
 8011796:	46bd      	mov	sp, r7
 8011798:	bd80      	pop	{r7, pc}
 801179a:	bf00      	nop
 801179c:	20004bec 	.word	0x20004bec
 80117a0:	20004c18 	.word	0x20004c18
 80117a4:	20004c00 	.word	0x20004c00

080117a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b084      	sub	sp, #16
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	3354      	adds	r3, #84	; 0x54
 80117b4:	4618      	mov	r0, r3
 80117b6:	f002 fe8f 	bl	80144d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d108      	bne.n	80117d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80117c8:	4618      	mov	r0, r3
 80117ca:	f000 ff89 	bl	80126e0 <vPortFree>
				vPortFree( pxTCB );
 80117ce:	6878      	ldr	r0, [r7, #4]
 80117d0:	f000 ff86 	bl	80126e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80117d4:	e018      	b.n	8011808 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80117dc:	2b01      	cmp	r3, #1
 80117de:	d103      	bne.n	80117e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80117e0:	6878      	ldr	r0, [r7, #4]
 80117e2:	f000 ff7d 	bl	80126e0 <vPortFree>
	}
 80117e6:	e00f      	b.n	8011808 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80117ee:	2b02      	cmp	r3, #2
 80117f0:	d00a      	beq.n	8011808 <prvDeleteTCB+0x60>
	__asm volatile
 80117f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117f6:	f383 8811 	msr	BASEPRI, r3
 80117fa:	f3bf 8f6f 	isb	sy
 80117fe:	f3bf 8f4f 	dsb	sy
 8011802:	60fb      	str	r3, [r7, #12]
}
 8011804:	bf00      	nop
 8011806:	e7fe      	b.n	8011806 <prvDeleteTCB+0x5e>
	}
 8011808:	bf00      	nop
 801180a:	3710      	adds	r7, #16
 801180c:	46bd      	mov	sp, r7
 801180e:	bd80      	pop	{r7, pc}

08011810 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011810:	b480      	push	{r7}
 8011812:	b083      	sub	sp, #12
 8011814:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011816:	4b0c      	ldr	r3, [pc, #48]	; (8011848 <prvResetNextTaskUnblockTime+0x38>)
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d104      	bne.n	801182a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011820:	4b0a      	ldr	r3, [pc, #40]	; (801184c <prvResetNextTaskUnblockTime+0x3c>)
 8011822:	f04f 32ff 	mov.w	r2, #4294967295
 8011826:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011828:	e008      	b.n	801183c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801182a:	4b07      	ldr	r3, [pc, #28]	; (8011848 <prvResetNextTaskUnblockTime+0x38>)
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	68db      	ldr	r3, [r3, #12]
 8011830:	68db      	ldr	r3, [r3, #12]
 8011832:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	685b      	ldr	r3, [r3, #4]
 8011838:	4a04      	ldr	r2, [pc, #16]	; (801184c <prvResetNextTaskUnblockTime+0x3c>)
 801183a:	6013      	str	r3, [r2, #0]
}
 801183c:	bf00      	nop
 801183e:	370c      	adds	r7, #12
 8011840:	46bd      	mov	sp, r7
 8011842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011846:	4770      	bx	lr
 8011848:	20004bd0 	.word	0x20004bd0
 801184c:	20004c38 	.word	0x20004c38

08011850 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011850:	b480      	push	{r7}
 8011852:	b083      	sub	sp, #12
 8011854:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011856:	4b0b      	ldr	r3, [pc, #44]	; (8011884 <xTaskGetSchedulerState+0x34>)
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	2b00      	cmp	r3, #0
 801185c:	d102      	bne.n	8011864 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801185e:	2301      	movs	r3, #1
 8011860:	607b      	str	r3, [r7, #4]
 8011862:	e008      	b.n	8011876 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011864:	4b08      	ldr	r3, [pc, #32]	; (8011888 <xTaskGetSchedulerState+0x38>)
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d102      	bne.n	8011872 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801186c:	2302      	movs	r3, #2
 801186e:	607b      	str	r3, [r7, #4]
 8011870:	e001      	b.n	8011876 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011872:	2300      	movs	r3, #0
 8011874:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011876:	687b      	ldr	r3, [r7, #4]
	}
 8011878:	4618      	mov	r0, r3
 801187a:	370c      	adds	r7, #12
 801187c:	46bd      	mov	sp, r7
 801187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011882:	4770      	bx	lr
 8011884:	20004c24 	.word	0x20004c24
 8011888:	20004c40 	.word	0x20004c40

0801188c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801188c:	b580      	push	{r7, lr}
 801188e:	b086      	sub	sp, #24
 8011890:	af00      	add	r7, sp, #0
 8011892:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011898:	2300      	movs	r3, #0
 801189a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d056      	beq.n	8011950 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80118a2:	4b2e      	ldr	r3, [pc, #184]	; (801195c <xTaskPriorityDisinherit+0xd0>)
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	693a      	ldr	r2, [r7, #16]
 80118a8:	429a      	cmp	r2, r3
 80118aa:	d00a      	beq.n	80118c2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80118ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118b0:	f383 8811 	msr	BASEPRI, r3
 80118b4:	f3bf 8f6f 	isb	sy
 80118b8:	f3bf 8f4f 	dsb	sy
 80118bc:	60fb      	str	r3, [r7, #12]
}
 80118be:	bf00      	nop
 80118c0:	e7fe      	b.n	80118c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80118c2:	693b      	ldr	r3, [r7, #16]
 80118c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d10a      	bne.n	80118e0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80118ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118ce:	f383 8811 	msr	BASEPRI, r3
 80118d2:	f3bf 8f6f 	isb	sy
 80118d6:	f3bf 8f4f 	dsb	sy
 80118da:	60bb      	str	r3, [r7, #8]
}
 80118dc:	bf00      	nop
 80118de:	e7fe      	b.n	80118de <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80118e0:	693b      	ldr	r3, [r7, #16]
 80118e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118e4:	1e5a      	subs	r2, r3, #1
 80118e6:	693b      	ldr	r3, [r7, #16]
 80118e8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118ee:	693b      	ldr	r3, [r7, #16]
 80118f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80118f2:	429a      	cmp	r2, r3
 80118f4:	d02c      	beq.n	8011950 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80118f6:	693b      	ldr	r3, [r7, #16]
 80118f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d128      	bne.n	8011950 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80118fe:	693b      	ldr	r3, [r7, #16]
 8011900:	3304      	adds	r3, #4
 8011902:	4618      	mov	r0, r3
 8011904:	f7fe fc46 	bl	8010194 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011908:	693b      	ldr	r3, [r7, #16]
 801190a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801190c:	693b      	ldr	r3, [r7, #16]
 801190e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011910:	693b      	ldr	r3, [r7, #16]
 8011912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011914:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011918:	693b      	ldr	r3, [r7, #16]
 801191a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801191c:	693b      	ldr	r3, [r7, #16]
 801191e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011920:	4b0f      	ldr	r3, [pc, #60]	; (8011960 <xTaskPriorityDisinherit+0xd4>)
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	429a      	cmp	r2, r3
 8011926:	d903      	bls.n	8011930 <xTaskPriorityDisinherit+0xa4>
 8011928:	693b      	ldr	r3, [r7, #16]
 801192a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801192c:	4a0c      	ldr	r2, [pc, #48]	; (8011960 <xTaskPriorityDisinherit+0xd4>)
 801192e:	6013      	str	r3, [r2, #0]
 8011930:	693b      	ldr	r3, [r7, #16]
 8011932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011934:	4613      	mov	r3, r2
 8011936:	009b      	lsls	r3, r3, #2
 8011938:	4413      	add	r3, r2
 801193a:	009b      	lsls	r3, r3, #2
 801193c:	4a09      	ldr	r2, [pc, #36]	; (8011964 <xTaskPriorityDisinherit+0xd8>)
 801193e:	441a      	add	r2, r3
 8011940:	693b      	ldr	r3, [r7, #16]
 8011942:	3304      	adds	r3, #4
 8011944:	4619      	mov	r1, r3
 8011946:	4610      	mov	r0, r2
 8011948:	f7fe fbc7 	bl	80100da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801194c:	2301      	movs	r3, #1
 801194e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011950:	697b      	ldr	r3, [r7, #20]
	}
 8011952:	4618      	mov	r0, r3
 8011954:	3718      	adds	r7, #24
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}
 801195a:	bf00      	nop
 801195c:	20004744 	.word	0x20004744
 8011960:	20004c20 	.word	0x20004c20
 8011964:	20004748 	.word	0x20004748

08011968 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b084      	sub	sp, #16
 801196c:	af00      	add	r7, sp, #0
 801196e:	6078      	str	r0, [r7, #4]
 8011970:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011972:	4b21      	ldr	r3, [pc, #132]	; (80119f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011978:	4b20      	ldr	r3, [pc, #128]	; (80119fc <prvAddCurrentTaskToDelayedList+0x94>)
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	3304      	adds	r3, #4
 801197e:	4618      	mov	r0, r3
 8011980:	f7fe fc08 	bl	8010194 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	f1b3 3fff 	cmp.w	r3, #4294967295
 801198a:	d10a      	bne.n	80119a2 <prvAddCurrentTaskToDelayedList+0x3a>
 801198c:	683b      	ldr	r3, [r7, #0]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d007      	beq.n	80119a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011992:	4b1a      	ldr	r3, [pc, #104]	; (80119fc <prvAddCurrentTaskToDelayedList+0x94>)
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	3304      	adds	r3, #4
 8011998:	4619      	mov	r1, r3
 801199a:	4819      	ldr	r0, [pc, #100]	; (8011a00 <prvAddCurrentTaskToDelayedList+0x98>)
 801199c:	f7fe fb9d 	bl	80100da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80119a0:	e026      	b.n	80119f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80119a2:	68fa      	ldr	r2, [r7, #12]
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	4413      	add	r3, r2
 80119a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80119aa:	4b14      	ldr	r3, [pc, #80]	; (80119fc <prvAddCurrentTaskToDelayedList+0x94>)
 80119ac:	681b      	ldr	r3, [r3, #0]
 80119ae:	68ba      	ldr	r2, [r7, #8]
 80119b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80119b2:	68ba      	ldr	r2, [r7, #8]
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d209      	bcs.n	80119ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80119ba:	4b12      	ldr	r3, [pc, #72]	; (8011a04 <prvAddCurrentTaskToDelayedList+0x9c>)
 80119bc:	681a      	ldr	r2, [r3, #0]
 80119be:	4b0f      	ldr	r3, [pc, #60]	; (80119fc <prvAddCurrentTaskToDelayedList+0x94>)
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	3304      	adds	r3, #4
 80119c4:	4619      	mov	r1, r3
 80119c6:	4610      	mov	r0, r2
 80119c8:	f7fe fbab 	bl	8010122 <vListInsert>
}
 80119cc:	e010      	b.n	80119f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80119ce:	4b0e      	ldr	r3, [pc, #56]	; (8011a08 <prvAddCurrentTaskToDelayedList+0xa0>)
 80119d0:	681a      	ldr	r2, [r3, #0]
 80119d2:	4b0a      	ldr	r3, [pc, #40]	; (80119fc <prvAddCurrentTaskToDelayedList+0x94>)
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	3304      	adds	r3, #4
 80119d8:	4619      	mov	r1, r3
 80119da:	4610      	mov	r0, r2
 80119dc:	f7fe fba1 	bl	8010122 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80119e0:	4b0a      	ldr	r3, [pc, #40]	; (8011a0c <prvAddCurrentTaskToDelayedList+0xa4>)
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	68ba      	ldr	r2, [r7, #8]
 80119e6:	429a      	cmp	r2, r3
 80119e8:	d202      	bcs.n	80119f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80119ea:	4a08      	ldr	r2, [pc, #32]	; (8011a0c <prvAddCurrentTaskToDelayedList+0xa4>)
 80119ec:	68bb      	ldr	r3, [r7, #8]
 80119ee:	6013      	str	r3, [r2, #0]
}
 80119f0:	bf00      	nop
 80119f2:	3710      	adds	r7, #16
 80119f4:	46bd      	mov	sp, r7
 80119f6:	bd80      	pop	{r7, pc}
 80119f8:	20004c1c 	.word	0x20004c1c
 80119fc:	20004744 	.word	0x20004744
 8011a00:	20004c04 	.word	0x20004c04
 8011a04:	20004bd4 	.word	0x20004bd4
 8011a08:	20004bd0 	.word	0x20004bd0
 8011a0c:	20004c38 	.word	0x20004c38

08011a10 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011a10:	b580      	push	{r7, lr}
 8011a12:	b08a      	sub	sp, #40	; 0x28
 8011a14:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011a16:	2300      	movs	r3, #0
 8011a18:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011a1a:	f000 fb07 	bl	801202c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011a1e:	4b1c      	ldr	r3, [pc, #112]	; (8011a90 <xTimerCreateTimerTask+0x80>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d021      	beq.n	8011a6a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011a26:	2300      	movs	r3, #0
 8011a28:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011a2a:	2300      	movs	r3, #0
 8011a2c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011a2e:	1d3a      	adds	r2, r7, #4
 8011a30:	f107 0108 	add.w	r1, r7, #8
 8011a34:	f107 030c 	add.w	r3, r7, #12
 8011a38:	4618      	mov	r0, r3
 8011a3a:	f7fe fb07 	bl	801004c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011a3e:	6879      	ldr	r1, [r7, #4]
 8011a40:	68bb      	ldr	r3, [r7, #8]
 8011a42:	68fa      	ldr	r2, [r7, #12]
 8011a44:	9202      	str	r2, [sp, #8]
 8011a46:	9301      	str	r3, [sp, #4]
 8011a48:	2302      	movs	r3, #2
 8011a4a:	9300      	str	r3, [sp, #0]
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	460a      	mov	r2, r1
 8011a50:	4910      	ldr	r1, [pc, #64]	; (8011a94 <xTimerCreateTimerTask+0x84>)
 8011a52:	4811      	ldr	r0, [pc, #68]	; (8011a98 <xTimerCreateTimerTask+0x88>)
 8011a54:	f7ff f8b4 	bl	8010bc0 <xTaskCreateStatic>
 8011a58:	4603      	mov	r3, r0
 8011a5a:	4a10      	ldr	r2, [pc, #64]	; (8011a9c <xTimerCreateTimerTask+0x8c>)
 8011a5c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011a5e:	4b0f      	ldr	r3, [pc, #60]	; (8011a9c <xTimerCreateTimerTask+0x8c>)
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d001      	beq.n	8011a6a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011a66:	2301      	movs	r3, #1
 8011a68:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011a6a:	697b      	ldr	r3, [r7, #20]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d10a      	bne.n	8011a86 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8011a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a74:	f383 8811 	msr	BASEPRI, r3
 8011a78:	f3bf 8f6f 	isb	sy
 8011a7c:	f3bf 8f4f 	dsb	sy
 8011a80:	613b      	str	r3, [r7, #16]
}
 8011a82:	bf00      	nop
 8011a84:	e7fe      	b.n	8011a84 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011a86:	697b      	ldr	r3, [r7, #20]
}
 8011a88:	4618      	mov	r0, r3
 8011a8a:	3718      	adds	r7, #24
 8011a8c:	46bd      	mov	sp, r7
 8011a8e:	bd80      	pop	{r7, pc}
 8011a90:	20004c74 	.word	0x20004c74
 8011a94:	0801693c 	.word	0x0801693c
 8011a98:	08011bd5 	.word	0x08011bd5
 8011a9c:	20004c78 	.word	0x20004c78

08011aa0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011aa0:	b580      	push	{r7, lr}
 8011aa2:	b08a      	sub	sp, #40	; 0x28
 8011aa4:	af00      	add	r7, sp, #0
 8011aa6:	60f8      	str	r0, [r7, #12]
 8011aa8:	60b9      	str	r1, [r7, #8]
 8011aaa:	607a      	str	r2, [r7, #4]
 8011aac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011aae:	2300      	movs	r3, #0
 8011ab0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d10a      	bne.n	8011ace <xTimerGenericCommand+0x2e>
	__asm volatile
 8011ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011abc:	f383 8811 	msr	BASEPRI, r3
 8011ac0:	f3bf 8f6f 	isb	sy
 8011ac4:	f3bf 8f4f 	dsb	sy
 8011ac8:	623b      	str	r3, [r7, #32]
}
 8011aca:	bf00      	nop
 8011acc:	e7fe      	b.n	8011acc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011ace:	4b1a      	ldr	r3, [pc, #104]	; (8011b38 <xTimerGenericCommand+0x98>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d02a      	beq.n	8011b2c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011ad6:	68bb      	ldr	r3, [r7, #8]
 8011ad8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011ae2:	68bb      	ldr	r3, [r7, #8]
 8011ae4:	2b05      	cmp	r3, #5
 8011ae6:	dc18      	bgt.n	8011b1a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011ae8:	f7ff feb2 	bl	8011850 <xTaskGetSchedulerState>
 8011aec:	4603      	mov	r3, r0
 8011aee:	2b02      	cmp	r3, #2
 8011af0:	d109      	bne.n	8011b06 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011af2:	4b11      	ldr	r3, [pc, #68]	; (8011b38 <xTimerGenericCommand+0x98>)
 8011af4:	6818      	ldr	r0, [r3, #0]
 8011af6:	f107 0110 	add.w	r1, r7, #16
 8011afa:	2300      	movs	r3, #0
 8011afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011afe:	f7fe fc77 	bl	80103f0 <xQueueGenericSend>
 8011b02:	6278      	str	r0, [r7, #36]	; 0x24
 8011b04:	e012      	b.n	8011b2c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011b06:	4b0c      	ldr	r3, [pc, #48]	; (8011b38 <xTimerGenericCommand+0x98>)
 8011b08:	6818      	ldr	r0, [r3, #0]
 8011b0a:	f107 0110 	add.w	r1, r7, #16
 8011b0e:	2300      	movs	r3, #0
 8011b10:	2200      	movs	r2, #0
 8011b12:	f7fe fc6d 	bl	80103f0 <xQueueGenericSend>
 8011b16:	6278      	str	r0, [r7, #36]	; 0x24
 8011b18:	e008      	b.n	8011b2c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011b1a:	4b07      	ldr	r3, [pc, #28]	; (8011b38 <xTimerGenericCommand+0x98>)
 8011b1c:	6818      	ldr	r0, [r3, #0]
 8011b1e:	f107 0110 	add.w	r1, r7, #16
 8011b22:	2300      	movs	r3, #0
 8011b24:	683a      	ldr	r2, [r7, #0]
 8011b26:	f7fe fd61 	bl	80105ec <xQueueGenericSendFromISR>
 8011b2a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011b2e:	4618      	mov	r0, r3
 8011b30:	3728      	adds	r7, #40	; 0x28
 8011b32:	46bd      	mov	sp, r7
 8011b34:	bd80      	pop	{r7, pc}
 8011b36:	bf00      	nop
 8011b38:	20004c74 	.word	0x20004c74

08011b3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011b3c:	b580      	push	{r7, lr}
 8011b3e:	b088      	sub	sp, #32
 8011b40:	af02      	add	r7, sp, #8
 8011b42:	6078      	str	r0, [r7, #4]
 8011b44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b46:	4b22      	ldr	r3, [pc, #136]	; (8011bd0 <prvProcessExpiredTimer+0x94>)
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	68db      	ldr	r3, [r3, #12]
 8011b4c:	68db      	ldr	r3, [r3, #12]
 8011b4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011b50:	697b      	ldr	r3, [r7, #20]
 8011b52:	3304      	adds	r3, #4
 8011b54:	4618      	mov	r0, r3
 8011b56:	f7fe fb1d 	bl	8010194 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011b5a:	697b      	ldr	r3, [r7, #20]
 8011b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011b60:	f003 0304 	and.w	r3, r3, #4
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d022      	beq.n	8011bae <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011b68:	697b      	ldr	r3, [r7, #20]
 8011b6a:	699a      	ldr	r2, [r3, #24]
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	18d1      	adds	r1, r2, r3
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	683a      	ldr	r2, [r7, #0]
 8011b74:	6978      	ldr	r0, [r7, #20]
 8011b76:	f000 f8d1 	bl	8011d1c <prvInsertTimerInActiveList>
 8011b7a:	4603      	mov	r3, r0
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d01f      	beq.n	8011bc0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011b80:	2300      	movs	r3, #0
 8011b82:	9300      	str	r3, [sp, #0]
 8011b84:	2300      	movs	r3, #0
 8011b86:	687a      	ldr	r2, [r7, #4]
 8011b88:	2100      	movs	r1, #0
 8011b8a:	6978      	ldr	r0, [r7, #20]
 8011b8c:	f7ff ff88 	bl	8011aa0 <xTimerGenericCommand>
 8011b90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011b92:	693b      	ldr	r3, [r7, #16]
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d113      	bne.n	8011bc0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b9c:	f383 8811 	msr	BASEPRI, r3
 8011ba0:	f3bf 8f6f 	isb	sy
 8011ba4:	f3bf 8f4f 	dsb	sy
 8011ba8:	60fb      	str	r3, [r7, #12]
}
 8011baa:	bf00      	nop
 8011bac:	e7fe      	b.n	8011bac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011bae:	697b      	ldr	r3, [r7, #20]
 8011bb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011bb4:	f023 0301 	bic.w	r3, r3, #1
 8011bb8:	b2da      	uxtb	r2, r3
 8011bba:	697b      	ldr	r3, [r7, #20]
 8011bbc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011bc0:	697b      	ldr	r3, [r7, #20]
 8011bc2:	6a1b      	ldr	r3, [r3, #32]
 8011bc4:	6978      	ldr	r0, [r7, #20]
 8011bc6:	4798      	blx	r3
}
 8011bc8:	bf00      	nop
 8011bca:	3718      	adds	r7, #24
 8011bcc:	46bd      	mov	sp, r7
 8011bce:	bd80      	pop	{r7, pc}
 8011bd0:	20004c6c 	.word	0x20004c6c

08011bd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	b084      	sub	sp, #16
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011bdc:	f107 0308 	add.w	r3, r7, #8
 8011be0:	4618      	mov	r0, r3
 8011be2:	f000 f857 	bl	8011c94 <prvGetNextExpireTime>
 8011be6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011be8:	68bb      	ldr	r3, [r7, #8]
 8011bea:	4619      	mov	r1, r3
 8011bec:	68f8      	ldr	r0, [r7, #12]
 8011bee:	f000 f803 	bl	8011bf8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011bf2:	f000 f8d5 	bl	8011da0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011bf6:	e7f1      	b.n	8011bdc <prvTimerTask+0x8>

08011bf8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011bf8:	b580      	push	{r7, lr}
 8011bfa:	b084      	sub	sp, #16
 8011bfc:	af00      	add	r7, sp, #0
 8011bfe:	6078      	str	r0, [r7, #4]
 8011c00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011c02:	f7ff fa39 	bl	8011078 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011c06:	f107 0308 	add.w	r3, r7, #8
 8011c0a:	4618      	mov	r0, r3
 8011c0c:	f000 f866 	bl	8011cdc <prvSampleTimeNow>
 8011c10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011c12:	68bb      	ldr	r3, [r7, #8]
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d130      	bne.n	8011c7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011c18:	683b      	ldr	r3, [r7, #0]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d10a      	bne.n	8011c34 <prvProcessTimerOrBlockTask+0x3c>
 8011c1e:	687a      	ldr	r2, [r7, #4]
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	429a      	cmp	r2, r3
 8011c24:	d806      	bhi.n	8011c34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011c26:	f7ff fa35 	bl	8011094 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011c2a:	68f9      	ldr	r1, [r7, #12]
 8011c2c:	6878      	ldr	r0, [r7, #4]
 8011c2e:	f7ff ff85 	bl	8011b3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011c32:	e024      	b.n	8011c7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011c34:	683b      	ldr	r3, [r7, #0]
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d008      	beq.n	8011c4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011c3a:	4b13      	ldr	r3, [pc, #76]	; (8011c88 <prvProcessTimerOrBlockTask+0x90>)
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d101      	bne.n	8011c48 <prvProcessTimerOrBlockTask+0x50>
 8011c44:	2301      	movs	r3, #1
 8011c46:	e000      	b.n	8011c4a <prvProcessTimerOrBlockTask+0x52>
 8011c48:	2300      	movs	r3, #0
 8011c4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011c4c:	4b0f      	ldr	r3, [pc, #60]	; (8011c8c <prvProcessTimerOrBlockTask+0x94>)
 8011c4e:	6818      	ldr	r0, [r3, #0]
 8011c50:	687a      	ldr	r2, [r7, #4]
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	1ad3      	subs	r3, r2, r3
 8011c56:	683a      	ldr	r2, [r7, #0]
 8011c58:	4619      	mov	r1, r3
 8011c5a:	f7fe ff7d 	bl	8010b58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011c5e:	f7ff fa19 	bl	8011094 <xTaskResumeAll>
 8011c62:	4603      	mov	r3, r0
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d10a      	bne.n	8011c7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011c68:	4b09      	ldr	r3, [pc, #36]	; (8011c90 <prvProcessTimerOrBlockTask+0x98>)
 8011c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c6e:	601a      	str	r2, [r3, #0]
 8011c70:	f3bf 8f4f 	dsb	sy
 8011c74:	f3bf 8f6f 	isb	sy
}
 8011c78:	e001      	b.n	8011c7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011c7a:	f7ff fa0b 	bl	8011094 <xTaskResumeAll>
}
 8011c7e:	bf00      	nop
 8011c80:	3710      	adds	r7, #16
 8011c82:	46bd      	mov	sp, r7
 8011c84:	bd80      	pop	{r7, pc}
 8011c86:	bf00      	nop
 8011c88:	20004c70 	.word	0x20004c70
 8011c8c:	20004c74 	.word	0x20004c74
 8011c90:	e000ed04 	.word	0xe000ed04

08011c94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011c94:	b480      	push	{r7}
 8011c96:	b085      	sub	sp, #20
 8011c98:	af00      	add	r7, sp, #0
 8011c9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011c9c:	4b0e      	ldr	r3, [pc, #56]	; (8011cd8 <prvGetNextExpireTime+0x44>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d101      	bne.n	8011caa <prvGetNextExpireTime+0x16>
 8011ca6:	2201      	movs	r2, #1
 8011ca8:	e000      	b.n	8011cac <prvGetNextExpireTime+0x18>
 8011caa:	2200      	movs	r2, #0
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d105      	bne.n	8011cc4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011cb8:	4b07      	ldr	r3, [pc, #28]	; (8011cd8 <prvGetNextExpireTime+0x44>)
 8011cba:	681b      	ldr	r3, [r3, #0]
 8011cbc:	68db      	ldr	r3, [r3, #12]
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	60fb      	str	r3, [r7, #12]
 8011cc2:	e001      	b.n	8011cc8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011cc4:	2300      	movs	r3, #0
 8011cc6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011cc8:	68fb      	ldr	r3, [r7, #12]
}
 8011cca:	4618      	mov	r0, r3
 8011ccc:	3714      	adds	r7, #20
 8011cce:	46bd      	mov	sp, r7
 8011cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd4:	4770      	bx	lr
 8011cd6:	bf00      	nop
 8011cd8:	20004c6c 	.word	0x20004c6c

08011cdc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b084      	sub	sp, #16
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011ce4:	f7ff fa74 	bl	80111d0 <xTaskGetTickCount>
 8011ce8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011cea:	4b0b      	ldr	r3, [pc, #44]	; (8011d18 <prvSampleTimeNow+0x3c>)
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	68fa      	ldr	r2, [r7, #12]
 8011cf0:	429a      	cmp	r2, r3
 8011cf2:	d205      	bcs.n	8011d00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011cf4:	f000 f936 	bl	8011f64 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	2201      	movs	r2, #1
 8011cfc:	601a      	str	r2, [r3, #0]
 8011cfe:	e002      	b.n	8011d06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	2200      	movs	r2, #0
 8011d04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011d06:	4a04      	ldr	r2, [pc, #16]	; (8011d18 <prvSampleTimeNow+0x3c>)
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011d0c:	68fb      	ldr	r3, [r7, #12]
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	3710      	adds	r7, #16
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bd80      	pop	{r7, pc}
 8011d16:	bf00      	nop
 8011d18:	20004c7c 	.word	0x20004c7c

08011d1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011d1c:	b580      	push	{r7, lr}
 8011d1e:	b086      	sub	sp, #24
 8011d20:	af00      	add	r7, sp, #0
 8011d22:	60f8      	str	r0, [r7, #12]
 8011d24:	60b9      	str	r1, [r7, #8]
 8011d26:	607a      	str	r2, [r7, #4]
 8011d28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	68ba      	ldr	r2, [r7, #8]
 8011d32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	68fa      	ldr	r2, [r7, #12]
 8011d38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011d3a:	68ba      	ldr	r2, [r7, #8]
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	429a      	cmp	r2, r3
 8011d40:	d812      	bhi.n	8011d68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d42:	687a      	ldr	r2, [r7, #4]
 8011d44:	683b      	ldr	r3, [r7, #0]
 8011d46:	1ad2      	subs	r2, r2, r3
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	699b      	ldr	r3, [r3, #24]
 8011d4c:	429a      	cmp	r2, r3
 8011d4e:	d302      	bcc.n	8011d56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011d50:	2301      	movs	r3, #1
 8011d52:	617b      	str	r3, [r7, #20]
 8011d54:	e01b      	b.n	8011d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011d56:	4b10      	ldr	r3, [pc, #64]	; (8011d98 <prvInsertTimerInActiveList+0x7c>)
 8011d58:	681a      	ldr	r2, [r3, #0]
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	3304      	adds	r3, #4
 8011d5e:	4619      	mov	r1, r3
 8011d60:	4610      	mov	r0, r2
 8011d62:	f7fe f9de 	bl	8010122 <vListInsert>
 8011d66:	e012      	b.n	8011d8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011d68:	687a      	ldr	r2, [r7, #4]
 8011d6a:	683b      	ldr	r3, [r7, #0]
 8011d6c:	429a      	cmp	r2, r3
 8011d6e:	d206      	bcs.n	8011d7e <prvInsertTimerInActiveList+0x62>
 8011d70:	68ba      	ldr	r2, [r7, #8]
 8011d72:	683b      	ldr	r3, [r7, #0]
 8011d74:	429a      	cmp	r2, r3
 8011d76:	d302      	bcc.n	8011d7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011d78:	2301      	movs	r3, #1
 8011d7a:	617b      	str	r3, [r7, #20]
 8011d7c:	e007      	b.n	8011d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011d7e:	4b07      	ldr	r3, [pc, #28]	; (8011d9c <prvInsertTimerInActiveList+0x80>)
 8011d80:	681a      	ldr	r2, [r3, #0]
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	3304      	adds	r3, #4
 8011d86:	4619      	mov	r1, r3
 8011d88:	4610      	mov	r0, r2
 8011d8a:	f7fe f9ca 	bl	8010122 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011d8e:	697b      	ldr	r3, [r7, #20]
}
 8011d90:	4618      	mov	r0, r3
 8011d92:	3718      	adds	r7, #24
 8011d94:	46bd      	mov	sp, r7
 8011d96:	bd80      	pop	{r7, pc}
 8011d98:	20004c70 	.word	0x20004c70
 8011d9c:	20004c6c 	.word	0x20004c6c

08011da0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b08e      	sub	sp, #56	; 0x38
 8011da4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011da6:	e0ca      	b.n	8011f3e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	da18      	bge.n	8011de0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011dae:	1d3b      	adds	r3, r7, #4
 8011db0:	3304      	adds	r3, #4
 8011db2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d10a      	bne.n	8011dd0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8011dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011dbe:	f383 8811 	msr	BASEPRI, r3
 8011dc2:	f3bf 8f6f 	isb	sy
 8011dc6:	f3bf 8f4f 	dsb	sy
 8011dca:	61fb      	str	r3, [r7, #28]
}
 8011dcc:	bf00      	nop
 8011dce:	e7fe      	b.n	8011dce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011dd6:	6850      	ldr	r0, [r2, #4]
 8011dd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011dda:	6892      	ldr	r2, [r2, #8]
 8011ddc:	4611      	mov	r1, r2
 8011dde:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	f2c0 80aa 	blt.w	8011f3c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dee:	695b      	ldr	r3, [r3, #20]
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d004      	beq.n	8011dfe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011df6:	3304      	adds	r3, #4
 8011df8:	4618      	mov	r0, r3
 8011dfa:	f7fe f9cb 	bl	8010194 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011dfe:	463b      	mov	r3, r7
 8011e00:	4618      	mov	r0, r3
 8011e02:	f7ff ff6b 	bl	8011cdc <prvSampleTimeNow>
 8011e06:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	2b09      	cmp	r3, #9
 8011e0c:	f200 8097 	bhi.w	8011f3e <prvProcessReceivedCommands+0x19e>
 8011e10:	a201      	add	r2, pc, #4	; (adr r2, 8011e18 <prvProcessReceivedCommands+0x78>)
 8011e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e16:	bf00      	nop
 8011e18:	08011e41 	.word	0x08011e41
 8011e1c:	08011e41 	.word	0x08011e41
 8011e20:	08011e41 	.word	0x08011e41
 8011e24:	08011eb5 	.word	0x08011eb5
 8011e28:	08011ec9 	.word	0x08011ec9
 8011e2c:	08011f13 	.word	0x08011f13
 8011e30:	08011e41 	.word	0x08011e41
 8011e34:	08011e41 	.word	0x08011e41
 8011e38:	08011eb5 	.word	0x08011eb5
 8011e3c:	08011ec9 	.word	0x08011ec9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e46:	f043 0301 	orr.w	r3, r3, #1
 8011e4a:	b2da      	uxtb	r2, r3
 8011e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011e52:	68ba      	ldr	r2, [r7, #8]
 8011e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e56:	699b      	ldr	r3, [r3, #24]
 8011e58:	18d1      	adds	r1, r2, r3
 8011e5a:	68bb      	ldr	r3, [r7, #8]
 8011e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e60:	f7ff ff5c 	bl	8011d1c <prvInsertTimerInActiveList>
 8011e64:	4603      	mov	r3, r0
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d069      	beq.n	8011f3e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e6c:	6a1b      	ldr	r3, [r3, #32]
 8011e6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e70:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e78:	f003 0304 	and.w	r3, r3, #4
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d05e      	beq.n	8011f3e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011e80:	68ba      	ldr	r2, [r7, #8]
 8011e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e84:	699b      	ldr	r3, [r3, #24]
 8011e86:	441a      	add	r2, r3
 8011e88:	2300      	movs	r3, #0
 8011e8a:	9300      	str	r3, [sp, #0]
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	2100      	movs	r1, #0
 8011e90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e92:	f7ff fe05 	bl	8011aa0 <xTimerGenericCommand>
 8011e96:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011e98:	6a3b      	ldr	r3, [r7, #32]
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d14f      	bne.n	8011f3e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8011e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ea2:	f383 8811 	msr	BASEPRI, r3
 8011ea6:	f3bf 8f6f 	isb	sy
 8011eaa:	f3bf 8f4f 	dsb	sy
 8011eae:	61bb      	str	r3, [r7, #24]
}
 8011eb0:	bf00      	nop
 8011eb2:	e7fe      	b.n	8011eb2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011eb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011eba:	f023 0301 	bic.w	r3, r3, #1
 8011ebe:	b2da      	uxtb	r2, r3
 8011ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ec2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8011ec6:	e03a      	b.n	8011f3e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011eca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011ece:	f043 0301 	orr.w	r3, r3, #1
 8011ed2:	b2da      	uxtb	r2, r3
 8011ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ed6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011eda:	68ba      	ldr	r2, [r7, #8]
 8011edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ede:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ee2:	699b      	ldr	r3, [r3, #24]
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d10a      	bne.n	8011efe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8011ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011eec:	f383 8811 	msr	BASEPRI, r3
 8011ef0:	f3bf 8f6f 	isb	sy
 8011ef4:	f3bf 8f4f 	dsb	sy
 8011ef8:	617b      	str	r3, [r7, #20]
}
 8011efa:	bf00      	nop
 8011efc:	e7fe      	b.n	8011efc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f00:	699a      	ldr	r2, [r3, #24]
 8011f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f04:	18d1      	adds	r1, r2, r3
 8011f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011f0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f0c:	f7ff ff06 	bl	8011d1c <prvInsertTimerInActiveList>
					break;
 8011f10:	e015      	b.n	8011f3e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011f18:	f003 0302 	and.w	r3, r3, #2
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d103      	bne.n	8011f28 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8011f20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011f22:	f000 fbdd 	bl	80126e0 <vPortFree>
 8011f26:	e00a      	b.n	8011f3e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011f2e:	f023 0301 	bic.w	r3, r3, #1
 8011f32:	b2da      	uxtb	r2, r3
 8011f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011f3a:	e000      	b.n	8011f3e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8011f3c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011f3e:	4b08      	ldr	r3, [pc, #32]	; (8011f60 <prvProcessReceivedCommands+0x1c0>)
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	1d39      	adds	r1, r7, #4
 8011f44:	2200      	movs	r2, #0
 8011f46:	4618      	mov	r0, r3
 8011f48:	f7fe fbec 	bl	8010724 <xQueueReceive>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	f47f af2a 	bne.w	8011da8 <prvProcessReceivedCommands+0x8>
	}
}
 8011f54:	bf00      	nop
 8011f56:	bf00      	nop
 8011f58:	3730      	adds	r7, #48	; 0x30
 8011f5a:	46bd      	mov	sp, r7
 8011f5c:	bd80      	pop	{r7, pc}
 8011f5e:	bf00      	nop
 8011f60:	20004c74 	.word	0x20004c74

08011f64 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011f64:	b580      	push	{r7, lr}
 8011f66:	b088      	sub	sp, #32
 8011f68:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011f6a:	e048      	b.n	8011ffe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011f6c:	4b2d      	ldr	r3, [pc, #180]	; (8012024 <prvSwitchTimerLists+0xc0>)
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	68db      	ldr	r3, [r3, #12]
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f76:	4b2b      	ldr	r3, [pc, #172]	; (8012024 <prvSwitchTimerLists+0xc0>)
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	68db      	ldr	r3, [r3, #12]
 8011f7c:	68db      	ldr	r3, [r3, #12]
 8011f7e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	3304      	adds	r3, #4
 8011f84:	4618      	mov	r0, r3
 8011f86:	f7fe f905 	bl	8010194 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	6a1b      	ldr	r3, [r3, #32]
 8011f8e:	68f8      	ldr	r0, [r7, #12]
 8011f90:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011f98:	f003 0304 	and.w	r3, r3, #4
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d02e      	beq.n	8011ffe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	699b      	ldr	r3, [r3, #24]
 8011fa4:	693a      	ldr	r2, [r7, #16]
 8011fa6:	4413      	add	r3, r2
 8011fa8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011faa:	68ba      	ldr	r2, [r7, #8]
 8011fac:	693b      	ldr	r3, [r7, #16]
 8011fae:	429a      	cmp	r2, r3
 8011fb0:	d90e      	bls.n	8011fd0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	68ba      	ldr	r2, [r7, #8]
 8011fb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	68fa      	ldr	r2, [r7, #12]
 8011fbc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011fbe:	4b19      	ldr	r3, [pc, #100]	; (8012024 <prvSwitchTimerLists+0xc0>)
 8011fc0:	681a      	ldr	r2, [r3, #0]
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	3304      	adds	r3, #4
 8011fc6:	4619      	mov	r1, r3
 8011fc8:	4610      	mov	r0, r2
 8011fca:	f7fe f8aa 	bl	8010122 <vListInsert>
 8011fce:	e016      	b.n	8011ffe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	9300      	str	r3, [sp, #0]
 8011fd4:	2300      	movs	r3, #0
 8011fd6:	693a      	ldr	r2, [r7, #16]
 8011fd8:	2100      	movs	r1, #0
 8011fda:	68f8      	ldr	r0, [r7, #12]
 8011fdc:	f7ff fd60 	bl	8011aa0 <xTimerGenericCommand>
 8011fe0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d10a      	bne.n	8011ffe <prvSwitchTimerLists+0x9a>
	__asm volatile
 8011fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fec:	f383 8811 	msr	BASEPRI, r3
 8011ff0:	f3bf 8f6f 	isb	sy
 8011ff4:	f3bf 8f4f 	dsb	sy
 8011ff8:	603b      	str	r3, [r7, #0]
}
 8011ffa:	bf00      	nop
 8011ffc:	e7fe      	b.n	8011ffc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011ffe:	4b09      	ldr	r3, [pc, #36]	; (8012024 <prvSwitchTimerLists+0xc0>)
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	2b00      	cmp	r3, #0
 8012006:	d1b1      	bne.n	8011f6c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012008:	4b06      	ldr	r3, [pc, #24]	; (8012024 <prvSwitchTimerLists+0xc0>)
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801200e:	4b06      	ldr	r3, [pc, #24]	; (8012028 <prvSwitchTimerLists+0xc4>)
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	4a04      	ldr	r2, [pc, #16]	; (8012024 <prvSwitchTimerLists+0xc0>)
 8012014:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012016:	4a04      	ldr	r2, [pc, #16]	; (8012028 <prvSwitchTimerLists+0xc4>)
 8012018:	697b      	ldr	r3, [r7, #20]
 801201a:	6013      	str	r3, [r2, #0]
}
 801201c:	bf00      	nop
 801201e:	3718      	adds	r7, #24
 8012020:	46bd      	mov	sp, r7
 8012022:	bd80      	pop	{r7, pc}
 8012024:	20004c6c 	.word	0x20004c6c
 8012028:	20004c70 	.word	0x20004c70

0801202c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801202c:	b580      	push	{r7, lr}
 801202e:	b082      	sub	sp, #8
 8012030:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012032:	f000 f967 	bl	8012304 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012036:	4b15      	ldr	r3, [pc, #84]	; (801208c <prvCheckForValidListAndQueue+0x60>)
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	2b00      	cmp	r3, #0
 801203c:	d120      	bne.n	8012080 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801203e:	4814      	ldr	r0, [pc, #80]	; (8012090 <prvCheckForValidListAndQueue+0x64>)
 8012040:	f7fe f81e 	bl	8010080 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012044:	4813      	ldr	r0, [pc, #76]	; (8012094 <prvCheckForValidListAndQueue+0x68>)
 8012046:	f7fe f81b 	bl	8010080 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801204a:	4b13      	ldr	r3, [pc, #76]	; (8012098 <prvCheckForValidListAndQueue+0x6c>)
 801204c:	4a10      	ldr	r2, [pc, #64]	; (8012090 <prvCheckForValidListAndQueue+0x64>)
 801204e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012050:	4b12      	ldr	r3, [pc, #72]	; (801209c <prvCheckForValidListAndQueue+0x70>)
 8012052:	4a10      	ldr	r2, [pc, #64]	; (8012094 <prvCheckForValidListAndQueue+0x68>)
 8012054:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012056:	2300      	movs	r3, #0
 8012058:	9300      	str	r3, [sp, #0]
 801205a:	4b11      	ldr	r3, [pc, #68]	; (80120a0 <prvCheckForValidListAndQueue+0x74>)
 801205c:	4a11      	ldr	r2, [pc, #68]	; (80120a4 <prvCheckForValidListAndQueue+0x78>)
 801205e:	2110      	movs	r1, #16
 8012060:	200a      	movs	r0, #10
 8012062:	f7fe f929 	bl	80102b8 <xQueueGenericCreateStatic>
 8012066:	4603      	mov	r3, r0
 8012068:	4a08      	ldr	r2, [pc, #32]	; (801208c <prvCheckForValidListAndQueue+0x60>)
 801206a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801206c:	4b07      	ldr	r3, [pc, #28]	; (801208c <prvCheckForValidListAndQueue+0x60>)
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	2b00      	cmp	r3, #0
 8012072:	d005      	beq.n	8012080 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012074:	4b05      	ldr	r3, [pc, #20]	; (801208c <prvCheckForValidListAndQueue+0x60>)
 8012076:	681b      	ldr	r3, [r3, #0]
 8012078:	490b      	ldr	r1, [pc, #44]	; (80120a8 <prvCheckForValidListAndQueue+0x7c>)
 801207a:	4618      	mov	r0, r3
 801207c:	f7fe fd42 	bl	8010b04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012080:	f000 f970 	bl	8012364 <vPortExitCritical>
}
 8012084:	bf00      	nop
 8012086:	46bd      	mov	sp, r7
 8012088:	bd80      	pop	{r7, pc}
 801208a:	bf00      	nop
 801208c:	20004c74 	.word	0x20004c74
 8012090:	20004c44 	.word	0x20004c44
 8012094:	20004c58 	.word	0x20004c58
 8012098:	20004c6c 	.word	0x20004c6c
 801209c:	20004c70 	.word	0x20004c70
 80120a0:	20004d20 	.word	0x20004d20
 80120a4:	20004c80 	.word	0x20004c80
 80120a8:	08016944 	.word	0x08016944

080120ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80120ac:	b480      	push	{r7}
 80120ae:	b085      	sub	sp, #20
 80120b0:	af00      	add	r7, sp, #0
 80120b2:	60f8      	str	r0, [r7, #12]
 80120b4:	60b9      	str	r1, [r7, #8]
 80120b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80120b8:	68fb      	ldr	r3, [r7, #12]
 80120ba:	3b04      	subs	r3, #4
 80120bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80120c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	3b04      	subs	r3, #4
 80120ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80120cc:	68bb      	ldr	r3, [r7, #8]
 80120ce:	f023 0201 	bic.w	r2, r3, #1
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	3b04      	subs	r3, #4
 80120da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80120dc:	4a0c      	ldr	r2, [pc, #48]	; (8012110 <pxPortInitialiseStack+0x64>)
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	3b14      	subs	r3, #20
 80120e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80120e8:	687a      	ldr	r2, [r7, #4]
 80120ea:	68fb      	ldr	r3, [r7, #12]
 80120ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	3b04      	subs	r3, #4
 80120f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80120f4:	68fb      	ldr	r3, [r7, #12]
 80120f6:	f06f 0202 	mvn.w	r2, #2
 80120fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80120fc:	68fb      	ldr	r3, [r7, #12]
 80120fe:	3b20      	subs	r3, #32
 8012100:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012102:	68fb      	ldr	r3, [r7, #12]
}
 8012104:	4618      	mov	r0, r3
 8012106:	3714      	adds	r7, #20
 8012108:	46bd      	mov	sp, r7
 801210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801210e:	4770      	bx	lr
 8012110:	08012115 	.word	0x08012115

08012114 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012114:	b480      	push	{r7}
 8012116:	b085      	sub	sp, #20
 8012118:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801211a:	2300      	movs	r3, #0
 801211c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801211e:	4b12      	ldr	r3, [pc, #72]	; (8012168 <prvTaskExitError+0x54>)
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012126:	d00a      	beq.n	801213e <prvTaskExitError+0x2a>
	__asm volatile
 8012128:	f04f 0350 	mov.w	r3, #80	; 0x50
 801212c:	f383 8811 	msr	BASEPRI, r3
 8012130:	f3bf 8f6f 	isb	sy
 8012134:	f3bf 8f4f 	dsb	sy
 8012138:	60fb      	str	r3, [r7, #12]
}
 801213a:	bf00      	nop
 801213c:	e7fe      	b.n	801213c <prvTaskExitError+0x28>
	__asm volatile
 801213e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012142:	f383 8811 	msr	BASEPRI, r3
 8012146:	f3bf 8f6f 	isb	sy
 801214a:	f3bf 8f4f 	dsb	sy
 801214e:	60bb      	str	r3, [r7, #8]
}
 8012150:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012152:	bf00      	nop
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	2b00      	cmp	r3, #0
 8012158:	d0fc      	beq.n	8012154 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801215a:	bf00      	nop
 801215c:	bf00      	nop
 801215e:	3714      	adds	r7, #20
 8012160:	46bd      	mov	sp, r7
 8012162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012166:	4770      	bx	lr
 8012168:	20000344 	.word	0x20000344
 801216c:	00000000 	.word	0x00000000

08012170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012170:	4b07      	ldr	r3, [pc, #28]	; (8012190 <pxCurrentTCBConst2>)
 8012172:	6819      	ldr	r1, [r3, #0]
 8012174:	6808      	ldr	r0, [r1, #0]
 8012176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801217a:	f380 8809 	msr	PSP, r0
 801217e:	f3bf 8f6f 	isb	sy
 8012182:	f04f 0000 	mov.w	r0, #0
 8012186:	f380 8811 	msr	BASEPRI, r0
 801218a:	4770      	bx	lr
 801218c:	f3af 8000 	nop.w

08012190 <pxCurrentTCBConst2>:
 8012190:	20004744 	.word	0x20004744
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012194:	bf00      	nop
 8012196:	bf00      	nop

08012198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012198:	4808      	ldr	r0, [pc, #32]	; (80121bc <prvPortStartFirstTask+0x24>)
 801219a:	6800      	ldr	r0, [r0, #0]
 801219c:	6800      	ldr	r0, [r0, #0]
 801219e:	f380 8808 	msr	MSP, r0
 80121a2:	f04f 0000 	mov.w	r0, #0
 80121a6:	f380 8814 	msr	CONTROL, r0
 80121aa:	b662      	cpsie	i
 80121ac:	b661      	cpsie	f
 80121ae:	f3bf 8f4f 	dsb	sy
 80121b2:	f3bf 8f6f 	isb	sy
 80121b6:	df00      	svc	0
 80121b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80121ba:	bf00      	nop
 80121bc:	e000ed08 	.word	0xe000ed08

080121c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b086      	sub	sp, #24
 80121c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80121c6:	4b46      	ldr	r3, [pc, #280]	; (80122e0 <xPortStartScheduler+0x120>)
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	4a46      	ldr	r2, [pc, #280]	; (80122e4 <xPortStartScheduler+0x124>)
 80121cc:	4293      	cmp	r3, r2
 80121ce:	d10a      	bne.n	80121e6 <xPortStartScheduler+0x26>
	__asm volatile
 80121d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121d4:	f383 8811 	msr	BASEPRI, r3
 80121d8:	f3bf 8f6f 	isb	sy
 80121dc:	f3bf 8f4f 	dsb	sy
 80121e0:	613b      	str	r3, [r7, #16]
}
 80121e2:	bf00      	nop
 80121e4:	e7fe      	b.n	80121e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80121e6:	4b3e      	ldr	r3, [pc, #248]	; (80122e0 <xPortStartScheduler+0x120>)
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	4a3f      	ldr	r2, [pc, #252]	; (80122e8 <xPortStartScheduler+0x128>)
 80121ec:	4293      	cmp	r3, r2
 80121ee:	d10a      	bne.n	8012206 <xPortStartScheduler+0x46>
	__asm volatile
 80121f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121f4:	f383 8811 	msr	BASEPRI, r3
 80121f8:	f3bf 8f6f 	isb	sy
 80121fc:	f3bf 8f4f 	dsb	sy
 8012200:	60fb      	str	r3, [r7, #12]
}
 8012202:	bf00      	nop
 8012204:	e7fe      	b.n	8012204 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012206:	4b39      	ldr	r3, [pc, #228]	; (80122ec <xPortStartScheduler+0x12c>)
 8012208:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801220a:	697b      	ldr	r3, [r7, #20]
 801220c:	781b      	ldrb	r3, [r3, #0]
 801220e:	b2db      	uxtb	r3, r3
 8012210:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012212:	697b      	ldr	r3, [r7, #20]
 8012214:	22ff      	movs	r2, #255	; 0xff
 8012216:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012218:	697b      	ldr	r3, [r7, #20]
 801221a:	781b      	ldrb	r3, [r3, #0]
 801221c:	b2db      	uxtb	r3, r3
 801221e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012220:	78fb      	ldrb	r3, [r7, #3]
 8012222:	b2db      	uxtb	r3, r3
 8012224:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8012228:	b2da      	uxtb	r2, r3
 801222a:	4b31      	ldr	r3, [pc, #196]	; (80122f0 <xPortStartScheduler+0x130>)
 801222c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801222e:	4b31      	ldr	r3, [pc, #196]	; (80122f4 <xPortStartScheduler+0x134>)
 8012230:	2207      	movs	r2, #7
 8012232:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012234:	e009      	b.n	801224a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8012236:	4b2f      	ldr	r3, [pc, #188]	; (80122f4 <xPortStartScheduler+0x134>)
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	3b01      	subs	r3, #1
 801223c:	4a2d      	ldr	r2, [pc, #180]	; (80122f4 <xPortStartScheduler+0x134>)
 801223e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012240:	78fb      	ldrb	r3, [r7, #3]
 8012242:	b2db      	uxtb	r3, r3
 8012244:	005b      	lsls	r3, r3, #1
 8012246:	b2db      	uxtb	r3, r3
 8012248:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801224a:	78fb      	ldrb	r3, [r7, #3]
 801224c:	b2db      	uxtb	r3, r3
 801224e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012252:	2b80      	cmp	r3, #128	; 0x80
 8012254:	d0ef      	beq.n	8012236 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012256:	4b27      	ldr	r3, [pc, #156]	; (80122f4 <xPortStartScheduler+0x134>)
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	f1c3 0307 	rsb	r3, r3, #7
 801225e:	2b04      	cmp	r3, #4
 8012260:	d00a      	beq.n	8012278 <xPortStartScheduler+0xb8>
	__asm volatile
 8012262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012266:	f383 8811 	msr	BASEPRI, r3
 801226a:	f3bf 8f6f 	isb	sy
 801226e:	f3bf 8f4f 	dsb	sy
 8012272:	60bb      	str	r3, [r7, #8]
}
 8012274:	bf00      	nop
 8012276:	e7fe      	b.n	8012276 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012278:	4b1e      	ldr	r3, [pc, #120]	; (80122f4 <xPortStartScheduler+0x134>)
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	021b      	lsls	r3, r3, #8
 801227e:	4a1d      	ldr	r2, [pc, #116]	; (80122f4 <xPortStartScheduler+0x134>)
 8012280:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012282:	4b1c      	ldr	r3, [pc, #112]	; (80122f4 <xPortStartScheduler+0x134>)
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801228a:	4a1a      	ldr	r2, [pc, #104]	; (80122f4 <xPortStartScheduler+0x134>)
 801228c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	b2da      	uxtb	r2, r3
 8012292:	697b      	ldr	r3, [r7, #20]
 8012294:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012296:	4b18      	ldr	r3, [pc, #96]	; (80122f8 <xPortStartScheduler+0x138>)
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	4a17      	ldr	r2, [pc, #92]	; (80122f8 <xPortStartScheduler+0x138>)
 801229c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80122a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80122a2:	4b15      	ldr	r3, [pc, #84]	; (80122f8 <xPortStartScheduler+0x138>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	4a14      	ldr	r2, [pc, #80]	; (80122f8 <xPortStartScheduler+0x138>)
 80122a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80122ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80122ae:	f000 f8dd 	bl	801246c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80122b2:	4b12      	ldr	r3, [pc, #72]	; (80122fc <xPortStartScheduler+0x13c>)
 80122b4:	2200      	movs	r2, #0
 80122b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80122b8:	f000 f8fc 	bl	80124b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80122bc:	4b10      	ldr	r3, [pc, #64]	; (8012300 <xPortStartScheduler+0x140>)
 80122be:	681b      	ldr	r3, [r3, #0]
 80122c0:	4a0f      	ldr	r2, [pc, #60]	; (8012300 <xPortStartScheduler+0x140>)
 80122c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80122c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80122c8:	f7ff ff66 	bl	8012198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80122cc:	f7ff f84a 	bl	8011364 <vTaskSwitchContext>
	prvTaskExitError();
 80122d0:	f7ff ff20 	bl	8012114 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80122d4:	2300      	movs	r3, #0
}
 80122d6:	4618      	mov	r0, r3
 80122d8:	3718      	adds	r7, #24
 80122da:	46bd      	mov	sp, r7
 80122dc:	bd80      	pop	{r7, pc}
 80122de:	bf00      	nop
 80122e0:	e000ed00 	.word	0xe000ed00
 80122e4:	410fc271 	.word	0x410fc271
 80122e8:	410fc270 	.word	0x410fc270
 80122ec:	e000e400 	.word	0xe000e400
 80122f0:	20004d70 	.word	0x20004d70
 80122f4:	20004d74 	.word	0x20004d74
 80122f8:	e000ed20 	.word	0xe000ed20
 80122fc:	20000344 	.word	0x20000344
 8012300:	e000ef34 	.word	0xe000ef34

08012304 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012304:	b480      	push	{r7}
 8012306:	b083      	sub	sp, #12
 8012308:	af00      	add	r7, sp, #0
	__asm volatile
 801230a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801230e:	f383 8811 	msr	BASEPRI, r3
 8012312:	f3bf 8f6f 	isb	sy
 8012316:	f3bf 8f4f 	dsb	sy
 801231a:	607b      	str	r3, [r7, #4]
}
 801231c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801231e:	4b0f      	ldr	r3, [pc, #60]	; (801235c <vPortEnterCritical+0x58>)
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	3301      	adds	r3, #1
 8012324:	4a0d      	ldr	r2, [pc, #52]	; (801235c <vPortEnterCritical+0x58>)
 8012326:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012328:	4b0c      	ldr	r3, [pc, #48]	; (801235c <vPortEnterCritical+0x58>)
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	2b01      	cmp	r3, #1
 801232e:	d10f      	bne.n	8012350 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012330:	4b0b      	ldr	r3, [pc, #44]	; (8012360 <vPortEnterCritical+0x5c>)
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	b2db      	uxtb	r3, r3
 8012336:	2b00      	cmp	r3, #0
 8012338:	d00a      	beq.n	8012350 <vPortEnterCritical+0x4c>
	__asm volatile
 801233a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801233e:	f383 8811 	msr	BASEPRI, r3
 8012342:	f3bf 8f6f 	isb	sy
 8012346:	f3bf 8f4f 	dsb	sy
 801234a:	603b      	str	r3, [r7, #0]
}
 801234c:	bf00      	nop
 801234e:	e7fe      	b.n	801234e <vPortEnterCritical+0x4a>
	}
}
 8012350:	bf00      	nop
 8012352:	370c      	adds	r7, #12
 8012354:	46bd      	mov	sp, r7
 8012356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801235a:	4770      	bx	lr
 801235c:	20000344 	.word	0x20000344
 8012360:	e000ed04 	.word	0xe000ed04

08012364 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012364:	b480      	push	{r7}
 8012366:	b083      	sub	sp, #12
 8012368:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801236a:	4b12      	ldr	r3, [pc, #72]	; (80123b4 <vPortExitCritical+0x50>)
 801236c:	681b      	ldr	r3, [r3, #0]
 801236e:	2b00      	cmp	r3, #0
 8012370:	d10a      	bne.n	8012388 <vPortExitCritical+0x24>
	__asm volatile
 8012372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012376:	f383 8811 	msr	BASEPRI, r3
 801237a:	f3bf 8f6f 	isb	sy
 801237e:	f3bf 8f4f 	dsb	sy
 8012382:	607b      	str	r3, [r7, #4]
}
 8012384:	bf00      	nop
 8012386:	e7fe      	b.n	8012386 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8012388:	4b0a      	ldr	r3, [pc, #40]	; (80123b4 <vPortExitCritical+0x50>)
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	3b01      	subs	r3, #1
 801238e:	4a09      	ldr	r2, [pc, #36]	; (80123b4 <vPortExitCritical+0x50>)
 8012390:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012392:	4b08      	ldr	r3, [pc, #32]	; (80123b4 <vPortExitCritical+0x50>)
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	2b00      	cmp	r3, #0
 8012398:	d105      	bne.n	80123a6 <vPortExitCritical+0x42>
 801239a:	2300      	movs	r3, #0
 801239c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801239e:	683b      	ldr	r3, [r7, #0]
 80123a0:	f383 8811 	msr	BASEPRI, r3
}
 80123a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80123a6:	bf00      	nop
 80123a8:	370c      	adds	r7, #12
 80123aa:	46bd      	mov	sp, r7
 80123ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123b0:	4770      	bx	lr
 80123b2:	bf00      	nop
 80123b4:	20000344 	.word	0x20000344
	...

080123c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80123c0:	f3ef 8009 	mrs	r0, PSP
 80123c4:	f3bf 8f6f 	isb	sy
 80123c8:	4b15      	ldr	r3, [pc, #84]	; (8012420 <pxCurrentTCBConst>)
 80123ca:	681a      	ldr	r2, [r3, #0]
 80123cc:	f01e 0f10 	tst.w	lr, #16
 80123d0:	bf08      	it	eq
 80123d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80123d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123da:	6010      	str	r0, [r2, #0]
 80123dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80123e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80123e4:	f380 8811 	msr	BASEPRI, r0
 80123e8:	f3bf 8f4f 	dsb	sy
 80123ec:	f3bf 8f6f 	isb	sy
 80123f0:	f7fe ffb8 	bl	8011364 <vTaskSwitchContext>
 80123f4:	f04f 0000 	mov.w	r0, #0
 80123f8:	f380 8811 	msr	BASEPRI, r0
 80123fc:	bc09      	pop	{r0, r3}
 80123fe:	6819      	ldr	r1, [r3, #0]
 8012400:	6808      	ldr	r0, [r1, #0]
 8012402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012406:	f01e 0f10 	tst.w	lr, #16
 801240a:	bf08      	it	eq
 801240c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012410:	f380 8809 	msr	PSP, r0
 8012414:	f3bf 8f6f 	isb	sy
 8012418:	4770      	bx	lr
 801241a:	bf00      	nop
 801241c:	f3af 8000 	nop.w

08012420 <pxCurrentTCBConst>:
 8012420:	20004744 	.word	0x20004744
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012424:	bf00      	nop
 8012426:	bf00      	nop

08012428 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012428:	b580      	push	{r7, lr}
 801242a:	b082      	sub	sp, #8
 801242c:	af00      	add	r7, sp, #0
	__asm volatile
 801242e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012432:	f383 8811 	msr	BASEPRI, r3
 8012436:	f3bf 8f6f 	isb	sy
 801243a:	f3bf 8f4f 	dsb	sy
 801243e:	607b      	str	r3, [r7, #4]
}
 8012440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012442:	f7fe fed5 	bl	80111f0 <xTaskIncrementTick>
 8012446:	4603      	mov	r3, r0
 8012448:	2b00      	cmp	r3, #0
 801244a:	d003      	beq.n	8012454 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801244c:	4b06      	ldr	r3, [pc, #24]	; (8012468 <xPortSysTickHandler+0x40>)
 801244e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012452:	601a      	str	r2, [r3, #0]
 8012454:	2300      	movs	r3, #0
 8012456:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012458:	683b      	ldr	r3, [r7, #0]
 801245a:	f383 8811 	msr	BASEPRI, r3
}
 801245e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012460:	bf00      	nop
 8012462:	3708      	adds	r7, #8
 8012464:	46bd      	mov	sp, r7
 8012466:	bd80      	pop	{r7, pc}
 8012468:	e000ed04 	.word	0xe000ed04

0801246c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801246c:	b480      	push	{r7}
 801246e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012470:	4b0b      	ldr	r3, [pc, #44]	; (80124a0 <vPortSetupTimerInterrupt+0x34>)
 8012472:	2200      	movs	r2, #0
 8012474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012476:	4b0b      	ldr	r3, [pc, #44]	; (80124a4 <vPortSetupTimerInterrupt+0x38>)
 8012478:	2200      	movs	r2, #0
 801247a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801247c:	4b0a      	ldr	r3, [pc, #40]	; (80124a8 <vPortSetupTimerInterrupt+0x3c>)
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	4a0a      	ldr	r2, [pc, #40]	; (80124ac <vPortSetupTimerInterrupt+0x40>)
 8012482:	fba2 2303 	umull	r2, r3, r2, r3
 8012486:	099b      	lsrs	r3, r3, #6
 8012488:	4a09      	ldr	r2, [pc, #36]	; (80124b0 <vPortSetupTimerInterrupt+0x44>)
 801248a:	3b01      	subs	r3, #1
 801248c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801248e:	4b04      	ldr	r3, [pc, #16]	; (80124a0 <vPortSetupTimerInterrupt+0x34>)
 8012490:	2207      	movs	r2, #7
 8012492:	601a      	str	r2, [r3, #0]
}
 8012494:	bf00      	nop
 8012496:	46bd      	mov	sp, r7
 8012498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801249c:	4770      	bx	lr
 801249e:	bf00      	nop
 80124a0:	e000e010 	.word	0xe000e010
 80124a4:	e000e018 	.word	0xe000e018
 80124a8:	20000228 	.word	0x20000228
 80124ac:	10624dd3 	.word	0x10624dd3
 80124b0:	e000e014 	.word	0xe000e014

080124b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80124b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80124c4 <vPortEnableVFP+0x10>
 80124b8:	6801      	ldr	r1, [r0, #0]
 80124ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80124be:	6001      	str	r1, [r0, #0]
 80124c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80124c2:	bf00      	nop
 80124c4:	e000ed88 	.word	0xe000ed88

080124c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80124c8:	b480      	push	{r7}
 80124ca:	b085      	sub	sp, #20
 80124cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80124ce:	f3ef 8305 	mrs	r3, IPSR
 80124d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80124d4:	68fb      	ldr	r3, [r7, #12]
 80124d6:	2b0f      	cmp	r3, #15
 80124d8:	d914      	bls.n	8012504 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80124da:	4a17      	ldr	r2, [pc, #92]	; (8012538 <vPortValidateInterruptPriority+0x70>)
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	4413      	add	r3, r2
 80124e0:	781b      	ldrb	r3, [r3, #0]
 80124e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80124e4:	4b15      	ldr	r3, [pc, #84]	; (801253c <vPortValidateInterruptPriority+0x74>)
 80124e6:	781b      	ldrb	r3, [r3, #0]
 80124e8:	7afa      	ldrb	r2, [r7, #11]
 80124ea:	429a      	cmp	r2, r3
 80124ec:	d20a      	bcs.n	8012504 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80124ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124f2:	f383 8811 	msr	BASEPRI, r3
 80124f6:	f3bf 8f6f 	isb	sy
 80124fa:	f3bf 8f4f 	dsb	sy
 80124fe:	607b      	str	r3, [r7, #4]
}
 8012500:	bf00      	nop
 8012502:	e7fe      	b.n	8012502 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012504:	4b0e      	ldr	r3, [pc, #56]	; (8012540 <vPortValidateInterruptPriority+0x78>)
 8012506:	681b      	ldr	r3, [r3, #0]
 8012508:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801250c:	4b0d      	ldr	r3, [pc, #52]	; (8012544 <vPortValidateInterruptPriority+0x7c>)
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	429a      	cmp	r2, r3
 8012512:	d90a      	bls.n	801252a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8012514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012518:	f383 8811 	msr	BASEPRI, r3
 801251c:	f3bf 8f6f 	isb	sy
 8012520:	f3bf 8f4f 	dsb	sy
 8012524:	603b      	str	r3, [r7, #0]
}
 8012526:	bf00      	nop
 8012528:	e7fe      	b.n	8012528 <vPortValidateInterruptPriority+0x60>
	}
 801252a:	bf00      	nop
 801252c:	3714      	adds	r7, #20
 801252e:	46bd      	mov	sp, r7
 8012530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012534:	4770      	bx	lr
 8012536:	bf00      	nop
 8012538:	e000e3f0 	.word	0xe000e3f0
 801253c:	20004d70 	.word	0x20004d70
 8012540:	e000ed0c 	.word	0xe000ed0c
 8012544:	20004d74 	.word	0x20004d74

08012548 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012548:	b580      	push	{r7, lr}
 801254a:	b08a      	sub	sp, #40	; 0x28
 801254c:	af00      	add	r7, sp, #0
 801254e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012550:	2300      	movs	r3, #0
 8012552:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012554:	f7fe fd90 	bl	8011078 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012558:	4b5b      	ldr	r3, [pc, #364]	; (80126c8 <pvPortMalloc+0x180>)
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	2b00      	cmp	r3, #0
 801255e:	d101      	bne.n	8012564 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012560:	f000 f920 	bl	80127a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012564:	4b59      	ldr	r3, [pc, #356]	; (80126cc <pvPortMalloc+0x184>)
 8012566:	681a      	ldr	r2, [r3, #0]
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	4013      	ands	r3, r2
 801256c:	2b00      	cmp	r3, #0
 801256e:	f040 8093 	bne.w	8012698 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	2b00      	cmp	r3, #0
 8012576:	d01d      	beq.n	80125b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8012578:	2208      	movs	r2, #8
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	4413      	add	r3, r2
 801257e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	f003 0307 	and.w	r3, r3, #7
 8012586:	2b00      	cmp	r3, #0
 8012588:	d014      	beq.n	80125b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	f023 0307 	bic.w	r3, r3, #7
 8012590:	3308      	adds	r3, #8
 8012592:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	f003 0307 	and.w	r3, r3, #7
 801259a:	2b00      	cmp	r3, #0
 801259c:	d00a      	beq.n	80125b4 <pvPortMalloc+0x6c>
	__asm volatile
 801259e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125a2:	f383 8811 	msr	BASEPRI, r3
 80125a6:	f3bf 8f6f 	isb	sy
 80125aa:	f3bf 8f4f 	dsb	sy
 80125ae:	617b      	str	r3, [r7, #20]
}
 80125b0:	bf00      	nop
 80125b2:	e7fe      	b.n	80125b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d06e      	beq.n	8012698 <pvPortMalloc+0x150>
 80125ba:	4b45      	ldr	r3, [pc, #276]	; (80126d0 <pvPortMalloc+0x188>)
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	687a      	ldr	r2, [r7, #4]
 80125c0:	429a      	cmp	r2, r3
 80125c2:	d869      	bhi.n	8012698 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80125c4:	4b43      	ldr	r3, [pc, #268]	; (80126d4 <pvPortMalloc+0x18c>)
 80125c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80125c8:	4b42      	ldr	r3, [pc, #264]	; (80126d4 <pvPortMalloc+0x18c>)
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80125ce:	e004      	b.n	80125da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80125d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80125d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80125da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125dc:	685b      	ldr	r3, [r3, #4]
 80125de:	687a      	ldr	r2, [r7, #4]
 80125e0:	429a      	cmp	r2, r3
 80125e2:	d903      	bls.n	80125ec <pvPortMalloc+0xa4>
 80125e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d1f1      	bne.n	80125d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80125ec:	4b36      	ldr	r3, [pc, #216]	; (80126c8 <pvPortMalloc+0x180>)
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80125f2:	429a      	cmp	r2, r3
 80125f4:	d050      	beq.n	8012698 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80125f6:	6a3b      	ldr	r3, [r7, #32]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	2208      	movs	r2, #8
 80125fc:	4413      	add	r3, r2
 80125fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012602:	681a      	ldr	r2, [r3, #0]
 8012604:	6a3b      	ldr	r3, [r7, #32]
 8012606:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801260a:	685a      	ldr	r2, [r3, #4]
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	1ad2      	subs	r2, r2, r3
 8012610:	2308      	movs	r3, #8
 8012612:	005b      	lsls	r3, r3, #1
 8012614:	429a      	cmp	r2, r3
 8012616:	d91f      	bls.n	8012658 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012618:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	4413      	add	r3, r2
 801261e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012620:	69bb      	ldr	r3, [r7, #24]
 8012622:	f003 0307 	and.w	r3, r3, #7
 8012626:	2b00      	cmp	r3, #0
 8012628:	d00a      	beq.n	8012640 <pvPortMalloc+0xf8>
	__asm volatile
 801262a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801262e:	f383 8811 	msr	BASEPRI, r3
 8012632:	f3bf 8f6f 	isb	sy
 8012636:	f3bf 8f4f 	dsb	sy
 801263a:	613b      	str	r3, [r7, #16]
}
 801263c:	bf00      	nop
 801263e:	e7fe      	b.n	801263e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012642:	685a      	ldr	r2, [r3, #4]
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	1ad2      	subs	r2, r2, r3
 8012648:	69bb      	ldr	r3, [r7, #24]
 801264a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801264c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801264e:	687a      	ldr	r2, [r7, #4]
 8012650:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012652:	69b8      	ldr	r0, [r7, #24]
 8012654:	f000 f908 	bl	8012868 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012658:	4b1d      	ldr	r3, [pc, #116]	; (80126d0 <pvPortMalloc+0x188>)
 801265a:	681a      	ldr	r2, [r3, #0]
 801265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801265e:	685b      	ldr	r3, [r3, #4]
 8012660:	1ad3      	subs	r3, r2, r3
 8012662:	4a1b      	ldr	r2, [pc, #108]	; (80126d0 <pvPortMalloc+0x188>)
 8012664:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012666:	4b1a      	ldr	r3, [pc, #104]	; (80126d0 <pvPortMalloc+0x188>)
 8012668:	681a      	ldr	r2, [r3, #0]
 801266a:	4b1b      	ldr	r3, [pc, #108]	; (80126d8 <pvPortMalloc+0x190>)
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	429a      	cmp	r2, r3
 8012670:	d203      	bcs.n	801267a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012672:	4b17      	ldr	r3, [pc, #92]	; (80126d0 <pvPortMalloc+0x188>)
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	4a18      	ldr	r2, [pc, #96]	; (80126d8 <pvPortMalloc+0x190>)
 8012678:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801267c:	685a      	ldr	r2, [r3, #4]
 801267e:	4b13      	ldr	r3, [pc, #76]	; (80126cc <pvPortMalloc+0x184>)
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	431a      	orrs	r2, r3
 8012684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012686:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801268a:	2200      	movs	r2, #0
 801268c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801268e:	4b13      	ldr	r3, [pc, #76]	; (80126dc <pvPortMalloc+0x194>)
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	3301      	adds	r3, #1
 8012694:	4a11      	ldr	r2, [pc, #68]	; (80126dc <pvPortMalloc+0x194>)
 8012696:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012698:	f7fe fcfc 	bl	8011094 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801269c:	69fb      	ldr	r3, [r7, #28]
 801269e:	f003 0307 	and.w	r3, r3, #7
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d00a      	beq.n	80126bc <pvPortMalloc+0x174>
	__asm volatile
 80126a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126aa:	f383 8811 	msr	BASEPRI, r3
 80126ae:	f3bf 8f6f 	isb	sy
 80126b2:	f3bf 8f4f 	dsb	sy
 80126b6:	60fb      	str	r3, [r7, #12]
}
 80126b8:	bf00      	nop
 80126ba:	e7fe      	b.n	80126ba <pvPortMalloc+0x172>
	return pvReturn;
 80126bc:	69fb      	ldr	r3, [r7, #28]
}
 80126be:	4618      	mov	r0, r3
 80126c0:	3728      	adds	r7, #40	; 0x28
 80126c2:	46bd      	mov	sp, r7
 80126c4:	bd80      	pop	{r7, pc}
 80126c6:	bf00      	nop
 80126c8:	20007c60 	.word	0x20007c60
 80126cc:	20007c74 	.word	0x20007c74
 80126d0:	20007c64 	.word	0x20007c64
 80126d4:	20007c58 	.word	0x20007c58
 80126d8:	20007c68 	.word	0x20007c68
 80126dc:	20007c6c 	.word	0x20007c6c

080126e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b086      	sub	sp, #24
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d04d      	beq.n	801278e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80126f2:	2308      	movs	r3, #8
 80126f4:	425b      	negs	r3, r3
 80126f6:	697a      	ldr	r2, [r7, #20]
 80126f8:	4413      	add	r3, r2
 80126fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80126fc:	697b      	ldr	r3, [r7, #20]
 80126fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012700:	693b      	ldr	r3, [r7, #16]
 8012702:	685a      	ldr	r2, [r3, #4]
 8012704:	4b24      	ldr	r3, [pc, #144]	; (8012798 <vPortFree+0xb8>)
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	4013      	ands	r3, r2
 801270a:	2b00      	cmp	r3, #0
 801270c:	d10a      	bne.n	8012724 <vPortFree+0x44>
	__asm volatile
 801270e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012712:	f383 8811 	msr	BASEPRI, r3
 8012716:	f3bf 8f6f 	isb	sy
 801271a:	f3bf 8f4f 	dsb	sy
 801271e:	60fb      	str	r3, [r7, #12]
}
 8012720:	bf00      	nop
 8012722:	e7fe      	b.n	8012722 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012724:	693b      	ldr	r3, [r7, #16]
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d00a      	beq.n	8012742 <vPortFree+0x62>
	__asm volatile
 801272c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012730:	f383 8811 	msr	BASEPRI, r3
 8012734:	f3bf 8f6f 	isb	sy
 8012738:	f3bf 8f4f 	dsb	sy
 801273c:	60bb      	str	r3, [r7, #8]
}
 801273e:	bf00      	nop
 8012740:	e7fe      	b.n	8012740 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012742:	693b      	ldr	r3, [r7, #16]
 8012744:	685a      	ldr	r2, [r3, #4]
 8012746:	4b14      	ldr	r3, [pc, #80]	; (8012798 <vPortFree+0xb8>)
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	4013      	ands	r3, r2
 801274c:	2b00      	cmp	r3, #0
 801274e:	d01e      	beq.n	801278e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012750:	693b      	ldr	r3, [r7, #16]
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d11a      	bne.n	801278e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012758:	693b      	ldr	r3, [r7, #16]
 801275a:	685a      	ldr	r2, [r3, #4]
 801275c:	4b0e      	ldr	r3, [pc, #56]	; (8012798 <vPortFree+0xb8>)
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	43db      	mvns	r3, r3
 8012762:	401a      	ands	r2, r3
 8012764:	693b      	ldr	r3, [r7, #16]
 8012766:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012768:	f7fe fc86 	bl	8011078 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801276c:	693b      	ldr	r3, [r7, #16]
 801276e:	685a      	ldr	r2, [r3, #4]
 8012770:	4b0a      	ldr	r3, [pc, #40]	; (801279c <vPortFree+0xbc>)
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	4413      	add	r3, r2
 8012776:	4a09      	ldr	r2, [pc, #36]	; (801279c <vPortFree+0xbc>)
 8012778:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801277a:	6938      	ldr	r0, [r7, #16]
 801277c:	f000 f874 	bl	8012868 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8012780:	4b07      	ldr	r3, [pc, #28]	; (80127a0 <vPortFree+0xc0>)
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	3301      	adds	r3, #1
 8012786:	4a06      	ldr	r2, [pc, #24]	; (80127a0 <vPortFree+0xc0>)
 8012788:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801278a:	f7fe fc83 	bl	8011094 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801278e:	bf00      	nop
 8012790:	3718      	adds	r7, #24
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}
 8012796:	bf00      	nop
 8012798:	20007c74 	.word	0x20007c74
 801279c:	20007c64 	.word	0x20007c64
 80127a0:	20007c70 	.word	0x20007c70

080127a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80127a4:	b480      	push	{r7}
 80127a6:	b085      	sub	sp, #20
 80127a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80127aa:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80127ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80127b0:	4b27      	ldr	r3, [pc, #156]	; (8012850 <prvHeapInit+0xac>)
 80127b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	f003 0307 	and.w	r3, r3, #7
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d00c      	beq.n	80127d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80127be:	68fb      	ldr	r3, [r7, #12]
 80127c0:	3307      	adds	r3, #7
 80127c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	f023 0307 	bic.w	r3, r3, #7
 80127ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80127cc:	68ba      	ldr	r2, [r7, #8]
 80127ce:	68fb      	ldr	r3, [r7, #12]
 80127d0:	1ad3      	subs	r3, r2, r3
 80127d2:	4a1f      	ldr	r2, [pc, #124]	; (8012850 <prvHeapInit+0xac>)
 80127d4:	4413      	add	r3, r2
 80127d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80127dc:	4a1d      	ldr	r2, [pc, #116]	; (8012854 <prvHeapInit+0xb0>)
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80127e2:	4b1c      	ldr	r3, [pc, #112]	; (8012854 <prvHeapInit+0xb0>)
 80127e4:	2200      	movs	r2, #0
 80127e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	68ba      	ldr	r2, [r7, #8]
 80127ec:	4413      	add	r3, r2
 80127ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80127f0:	2208      	movs	r2, #8
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	1a9b      	subs	r3, r3, r2
 80127f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	f023 0307 	bic.w	r3, r3, #7
 80127fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	4a15      	ldr	r2, [pc, #84]	; (8012858 <prvHeapInit+0xb4>)
 8012804:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012806:	4b14      	ldr	r3, [pc, #80]	; (8012858 <prvHeapInit+0xb4>)
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	2200      	movs	r2, #0
 801280c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801280e:	4b12      	ldr	r3, [pc, #72]	; (8012858 <prvHeapInit+0xb4>)
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	2200      	movs	r2, #0
 8012814:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801281a:	683b      	ldr	r3, [r7, #0]
 801281c:	68fa      	ldr	r2, [r7, #12]
 801281e:	1ad2      	subs	r2, r2, r3
 8012820:	683b      	ldr	r3, [r7, #0]
 8012822:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012824:	4b0c      	ldr	r3, [pc, #48]	; (8012858 <prvHeapInit+0xb4>)
 8012826:	681a      	ldr	r2, [r3, #0]
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801282c:	683b      	ldr	r3, [r7, #0]
 801282e:	685b      	ldr	r3, [r3, #4]
 8012830:	4a0a      	ldr	r2, [pc, #40]	; (801285c <prvHeapInit+0xb8>)
 8012832:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012834:	683b      	ldr	r3, [r7, #0]
 8012836:	685b      	ldr	r3, [r3, #4]
 8012838:	4a09      	ldr	r2, [pc, #36]	; (8012860 <prvHeapInit+0xbc>)
 801283a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801283c:	4b09      	ldr	r3, [pc, #36]	; (8012864 <prvHeapInit+0xc0>)
 801283e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012842:	601a      	str	r2, [r3, #0]
}
 8012844:	bf00      	nop
 8012846:	3714      	adds	r7, #20
 8012848:	46bd      	mov	sp, r7
 801284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801284e:	4770      	bx	lr
 8012850:	20004d78 	.word	0x20004d78
 8012854:	20007c58 	.word	0x20007c58
 8012858:	20007c60 	.word	0x20007c60
 801285c:	20007c68 	.word	0x20007c68
 8012860:	20007c64 	.word	0x20007c64
 8012864:	20007c74 	.word	0x20007c74

08012868 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012868:	b480      	push	{r7}
 801286a:	b085      	sub	sp, #20
 801286c:	af00      	add	r7, sp, #0
 801286e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012870:	4b28      	ldr	r3, [pc, #160]	; (8012914 <prvInsertBlockIntoFreeList+0xac>)
 8012872:	60fb      	str	r3, [r7, #12]
 8012874:	e002      	b.n	801287c <prvInsertBlockIntoFreeList+0x14>
 8012876:	68fb      	ldr	r3, [r7, #12]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	60fb      	str	r3, [r7, #12]
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	687a      	ldr	r2, [r7, #4]
 8012882:	429a      	cmp	r2, r3
 8012884:	d8f7      	bhi.n	8012876 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012886:	68fb      	ldr	r3, [r7, #12]
 8012888:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	685b      	ldr	r3, [r3, #4]
 801288e:	68ba      	ldr	r2, [r7, #8]
 8012890:	4413      	add	r3, r2
 8012892:	687a      	ldr	r2, [r7, #4]
 8012894:	429a      	cmp	r2, r3
 8012896:	d108      	bne.n	80128aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	685a      	ldr	r2, [r3, #4]
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	685b      	ldr	r3, [r3, #4]
 80128a0:	441a      	add	r2, r3
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	685b      	ldr	r3, [r3, #4]
 80128b2:	68ba      	ldr	r2, [r7, #8]
 80128b4:	441a      	add	r2, r3
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	429a      	cmp	r2, r3
 80128bc:	d118      	bne.n	80128f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	681a      	ldr	r2, [r3, #0]
 80128c2:	4b15      	ldr	r3, [pc, #84]	; (8012918 <prvInsertBlockIntoFreeList+0xb0>)
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	429a      	cmp	r2, r3
 80128c8:	d00d      	beq.n	80128e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	685a      	ldr	r2, [r3, #4]
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	685b      	ldr	r3, [r3, #4]
 80128d4:	441a      	add	r2, r3
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	681a      	ldr	r2, [r3, #0]
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	601a      	str	r2, [r3, #0]
 80128e4:	e008      	b.n	80128f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80128e6:	4b0c      	ldr	r3, [pc, #48]	; (8012918 <prvInsertBlockIntoFreeList+0xb0>)
 80128e8:	681a      	ldr	r2, [r3, #0]
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	601a      	str	r2, [r3, #0]
 80128ee:	e003      	b.n	80128f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80128f0:	68fb      	ldr	r3, [r7, #12]
 80128f2:	681a      	ldr	r2, [r3, #0]
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80128f8:	68fa      	ldr	r2, [r7, #12]
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	429a      	cmp	r2, r3
 80128fe:	d002      	beq.n	8012906 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012900:	68fb      	ldr	r3, [r7, #12]
 8012902:	687a      	ldr	r2, [r7, #4]
 8012904:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012906:	bf00      	nop
 8012908:	3714      	adds	r7, #20
 801290a:	46bd      	mov	sp, r7
 801290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012910:	4770      	bx	lr
 8012912:	bf00      	nop
 8012914:	20007c58 	.word	0x20007c58
 8012918:	20007c60 	.word	0x20007c60

0801291c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801291c:	b580      	push	{r7, lr}
 801291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012920:	2200      	movs	r2, #0
 8012922:	4912      	ldr	r1, [pc, #72]	; (801296c <MX_USB_DEVICE_Init+0x50>)
 8012924:	4812      	ldr	r0, [pc, #72]	; (8012970 <MX_USB_DEVICE_Init+0x54>)
 8012926:	f7fc f8a7 	bl	800ea78 <USBD_Init>
 801292a:	4603      	mov	r3, r0
 801292c:	2b00      	cmp	r3, #0
 801292e:	d001      	beq.n	8012934 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012930:	f7f1 f9a6 	bl	8003c80 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012934:	490f      	ldr	r1, [pc, #60]	; (8012974 <MX_USB_DEVICE_Init+0x58>)
 8012936:	480e      	ldr	r0, [pc, #56]	; (8012970 <MX_USB_DEVICE_Init+0x54>)
 8012938:	f7fc f8ce 	bl	800ead8 <USBD_RegisterClass>
 801293c:	4603      	mov	r3, r0
 801293e:	2b00      	cmp	r3, #0
 8012940:	d001      	beq.n	8012946 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012942:	f7f1 f99d 	bl	8003c80 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012946:	490c      	ldr	r1, [pc, #48]	; (8012978 <MX_USB_DEVICE_Init+0x5c>)
 8012948:	4809      	ldr	r0, [pc, #36]	; (8012970 <MX_USB_DEVICE_Init+0x54>)
 801294a:	f7fb ffef 	bl	800e92c <USBD_CDC_RegisterInterface>
 801294e:	4603      	mov	r3, r0
 8012950:	2b00      	cmp	r3, #0
 8012952:	d001      	beq.n	8012958 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012954:	f7f1 f994 	bl	8003c80 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012958:	4805      	ldr	r0, [pc, #20]	; (8012970 <MX_USB_DEVICE_Init+0x54>)
 801295a:	f7fc f8e4 	bl	800eb26 <USBD_Start>
 801295e:	4603      	mov	r3, r0
 8012960:	2b00      	cmp	r3, #0
 8012962:	d001      	beq.n	8012968 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012964:	f7f1 f98c 	bl	8003c80 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012968:	bf00      	nop
 801296a:	bd80      	pop	{r7, pc}
 801296c:	2000035c 	.word	0x2000035c
 8012970:	20007c78 	.word	0x20007c78
 8012974:	20000240 	.word	0x20000240
 8012978:	20000348 	.word	0x20000348

0801297c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012980:	2200      	movs	r2, #0
 8012982:	4905      	ldr	r1, [pc, #20]	; (8012998 <CDC_Init_FS+0x1c>)
 8012984:	4805      	ldr	r0, [pc, #20]	; (801299c <CDC_Init_FS+0x20>)
 8012986:	f7fb ffe6 	bl	800e956 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801298a:	4905      	ldr	r1, [pc, #20]	; (80129a0 <CDC_Init_FS+0x24>)
 801298c:	4803      	ldr	r0, [pc, #12]	; (801299c <CDC_Init_FS+0x20>)
 801298e:	f7fc f800 	bl	800e992 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012992:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012994:	4618      	mov	r0, r3
 8012996:	bd80      	pop	{r7, pc}
 8012998:	20008748 	.word	0x20008748
 801299c:	20007c78 	.word	0x20007c78
 80129a0:	20007f48 	.word	0x20007f48

080129a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80129a4:	b480      	push	{r7}
 80129a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80129a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80129aa:	4618      	mov	r0, r3
 80129ac:	46bd      	mov	sp, r7
 80129ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129b2:	4770      	bx	lr

080129b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80129b4:	b480      	push	{r7}
 80129b6:	b083      	sub	sp, #12
 80129b8:	af00      	add	r7, sp, #0
 80129ba:	4603      	mov	r3, r0
 80129bc:	6039      	str	r1, [r7, #0]
 80129be:	71fb      	strb	r3, [r7, #7]
 80129c0:	4613      	mov	r3, r2
 80129c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80129c4:	79fb      	ldrb	r3, [r7, #7]
 80129c6:	2b23      	cmp	r3, #35	; 0x23
 80129c8:	d84a      	bhi.n	8012a60 <CDC_Control_FS+0xac>
 80129ca:	a201      	add	r2, pc, #4	; (adr r2, 80129d0 <CDC_Control_FS+0x1c>)
 80129cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129d0:	08012a61 	.word	0x08012a61
 80129d4:	08012a61 	.word	0x08012a61
 80129d8:	08012a61 	.word	0x08012a61
 80129dc:	08012a61 	.word	0x08012a61
 80129e0:	08012a61 	.word	0x08012a61
 80129e4:	08012a61 	.word	0x08012a61
 80129e8:	08012a61 	.word	0x08012a61
 80129ec:	08012a61 	.word	0x08012a61
 80129f0:	08012a61 	.word	0x08012a61
 80129f4:	08012a61 	.word	0x08012a61
 80129f8:	08012a61 	.word	0x08012a61
 80129fc:	08012a61 	.word	0x08012a61
 8012a00:	08012a61 	.word	0x08012a61
 8012a04:	08012a61 	.word	0x08012a61
 8012a08:	08012a61 	.word	0x08012a61
 8012a0c:	08012a61 	.word	0x08012a61
 8012a10:	08012a61 	.word	0x08012a61
 8012a14:	08012a61 	.word	0x08012a61
 8012a18:	08012a61 	.word	0x08012a61
 8012a1c:	08012a61 	.word	0x08012a61
 8012a20:	08012a61 	.word	0x08012a61
 8012a24:	08012a61 	.word	0x08012a61
 8012a28:	08012a61 	.word	0x08012a61
 8012a2c:	08012a61 	.word	0x08012a61
 8012a30:	08012a61 	.word	0x08012a61
 8012a34:	08012a61 	.word	0x08012a61
 8012a38:	08012a61 	.word	0x08012a61
 8012a3c:	08012a61 	.word	0x08012a61
 8012a40:	08012a61 	.word	0x08012a61
 8012a44:	08012a61 	.word	0x08012a61
 8012a48:	08012a61 	.word	0x08012a61
 8012a4c:	08012a61 	.word	0x08012a61
 8012a50:	08012a61 	.word	0x08012a61
 8012a54:	08012a61 	.word	0x08012a61
 8012a58:	08012a61 	.word	0x08012a61
 8012a5c:	08012a61 	.word	0x08012a61
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8012a60:	bf00      	nop
  }

  return (USBD_OK);
 8012a62:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012a64:	4618      	mov	r0, r3
 8012a66:	370c      	adds	r7, #12
 8012a68:	46bd      	mov	sp, r7
 8012a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a6e:	4770      	bx	lr

08012a70 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012a70:	b580      	push	{r7, lr}
 8012a72:	b082      	sub	sp, #8
 8012a74:	af00      	add	r7, sp, #0
 8012a76:	6078      	str	r0, [r7, #4]
 8012a78:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012a7a:	6879      	ldr	r1, [r7, #4]
 8012a7c:	4805      	ldr	r0, [pc, #20]	; (8012a94 <CDC_Receive_FS+0x24>)
 8012a7e:	f7fb ff88 	bl	800e992 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012a82:	4804      	ldr	r0, [pc, #16]	; (8012a94 <CDC_Receive_FS+0x24>)
 8012a84:	f7fb ffce 	bl	800ea24 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012a88:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012a8a:	4618      	mov	r0, r3
 8012a8c:	3708      	adds	r7, #8
 8012a8e:	46bd      	mov	sp, r7
 8012a90:	bd80      	pop	{r7, pc}
 8012a92:	bf00      	nop
 8012a94:	20007c78 	.word	0x20007c78

08012a98 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8012a98:	b580      	push	{r7, lr}
 8012a9a:	b084      	sub	sp, #16
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	6078      	str	r0, [r7, #4]
 8012aa0:	460b      	mov	r3, r1
 8012aa2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8012aa4:	2300      	movs	r3, #0
 8012aa6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012aa8:	4b0d      	ldr	r3, [pc, #52]	; (8012ae0 <CDC_Transmit_FS+0x48>)
 8012aaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012aae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8012ab0:	68bb      	ldr	r3, [r7, #8]
 8012ab2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d001      	beq.n	8012abe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8012aba:	2301      	movs	r3, #1
 8012abc:	e00b      	b.n	8012ad6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8012abe:	887b      	ldrh	r3, [r7, #2]
 8012ac0:	461a      	mov	r2, r3
 8012ac2:	6879      	ldr	r1, [r7, #4]
 8012ac4:	4806      	ldr	r0, [pc, #24]	; (8012ae0 <CDC_Transmit_FS+0x48>)
 8012ac6:	f7fb ff46 	bl	800e956 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012aca:	4805      	ldr	r0, [pc, #20]	; (8012ae0 <CDC_Transmit_FS+0x48>)
 8012acc:	f7fb ff7a 	bl	800e9c4 <USBD_CDC_TransmitPacket>
 8012ad0:	4603      	mov	r3, r0
 8012ad2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	3710      	adds	r7, #16
 8012ada:	46bd      	mov	sp, r7
 8012adc:	bd80      	pop	{r7, pc}
 8012ade:	bf00      	nop
 8012ae0:	20007c78 	.word	0x20007c78

08012ae4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012ae4:	b480      	push	{r7}
 8012ae6:	b087      	sub	sp, #28
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	60f8      	str	r0, [r7, #12]
 8012aec:	60b9      	str	r1, [r7, #8]
 8012aee:	4613      	mov	r3, r2
 8012af0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012af2:	2300      	movs	r3, #0
 8012af4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012af6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012afa:	4618      	mov	r0, r3
 8012afc:	371c      	adds	r7, #28
 8012afe:	46bd      	mov	sp, r7
 8012b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b04:	4770      	bx	lr
	...

08012b08 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b08:	b480      	push	{r7}
 8012b0a:	b083      	sub	sp, #12
 8012b0c:	af00      	add	r7, sp, #0
 8012b0e:	4603      	mov	r3, r0
 8012b10:	6039      	str	r1, [r7, #0]
 8012b12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012b14:	683b      	ldr	r3, [r7, #0]
 8012b16:	2212      	movs	r2, #18
 8012b18:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012b1a:	4b03      	ldr	r3, [pc, #12]	; (8012b28 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012b1c:	4618      	mov	r0, r3
 8012b1e:	370c      	adds	r7, #12
 8012b20:	46bd      	mov	sp, r7
 8012b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b26:	4770      	bx	lr
 8012b28:	2000037c 	.word	0x2000037c

08012b2c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b2c:	b480      	push	{r7}
 8012b2e:	b083      	sub	sp, #12
 8012b30:	af00      	add	r7, sp, #0
 8012b32:	4603      	mov	r3, r0
 8012b34:	6039      	str	r1, [r7, #0]
 8012b36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012b38:	683b      	ldr	r3, [r7, #0]
 8012b3a:	2204      	movs	r2, #4
 8012b3c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012b3e:	4b03      	ldr	r3, [pc, #12]	; (8012b4c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012b40:	4618      	mov	r0, r3
 8012b42:	370c      	adds	r7, #12
 8012b44:	46bd      	mov	sp, r7
 8012b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b4a:	4770      	bx	lr
 8012b4c:	2000039c 	.word	0x2000039c

08012b50 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b50:	b580      	push	{r7, lr}
 8012b52:	b082      	sub	sp, #8
 8012b54:	af00      	add	r7, sp, #0
 8012b56:	4603      	mov	r3, r0
 8012b58:	6039      	str	r1, [r7, #0]
 8012b5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012b5c:	79fb      	ldrb	r3, [r7, #7]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d105      	bne.n	8012b6e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012b62:	683a      	ldr	r2, [r7, #0]
 8012b64:	4907      	ldr	r1, [pc, #28]	; (8012b84 <USBD_FS_ProductStrDescriptor+0x34>)
 8012b66:	4808      	ldr	r0, [pc, #32]	; (8012b88 <USBD_FS_ProductStrDescriptor+0x38>)
 8012b68:	f7fd f839 	bl	800fbde <USBD_GetString>
 8012b6c:	e004      	b.n	8012b78 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012b6e:	683a      	ldr	r2, [r7, #0]
 8012b70:	4904      	ldr	r1, [pc, #16]	; (8012b84 <USBD_FS_ProductStrDescriptor+0x34>)
 8012b72:	4805      	ldr	r0, [pc, #20]	; (8012b88 <USBD_FS_ProductStrDescriptor+0x38>)
 8012b74:	f7fd f833 	bl	800fbde <USBD_GetString>
  }
  return USBD_StrDesc;
 8012b78:	4b02      	ldr	r3, [pc, #8]	; (8012b84 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	3708      	adds	r7, #8
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	bd80      	pop	{r7, pc}
 8012b82:	bf00      	nop
 8012b84:	20008f48 	.word	0x20008f48
 8012b88:	0801694c 	.word	0x0801694c

08012b8c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b8c:	b580      	push	{r7, lr}
 8012b8e:	b082      	sub	sp, #8
 8012b90:	af00      	add	r7, sp, #0
 8012b92:	4603      	mov	r3, r0
 8012b94:	6039      	str	r1, [r7, #0]
 8012b96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012b98:	683a      	ldr	r2, [r7, #0]
 8012b9a:	4904      	ldr	r1, [pc, #16]	; (8012bac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012b9c:	4804      	ldr	r0, [pc, #16]	; (8012bb0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012b9e:	f7fd f81e 	bl	800fbde <USBD_GetString>
  return USBD_StrDesc;
 8012ba2:	4b02      	ldr	r3, [pc, #8]	; (8012bac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	3708      	adds	r7, #8
 8012ba8:	46bd      	mov	sp, r7
 8012baa:	bd80      	pop	{r7, pc}
 8012bac:	20008f48 	.word	0x20008f48
 8012bb0:	08016964 	.word	0x08016964

08012bb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012bb4:	b580      	push	{r7, lr}
 8012bb6:	b082      	sub	sp, #8
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	4603      	mov	r3, r0
 8012bbc:	6039      	str	r1, [r7, #0]
 8012bbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012bc0:	683b      	ldr	r3, [r7, #0]
 8012bc2:	221a      	movs	r2, #26
 8012bc4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012bc6:	f000 f855 	bl	8012c74 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012bca:	4b02      	ldr	r3, [pc, #8]	; (8012bd4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012bcc:	4618      	mov	r0, r3
 8012bce:	3708      	adds	r7, #8
 8012bd0:	46bd      	mov	sp, r7
 8012bd2:	bd80      	pop	{r7, pc}
 8012bd4:	200003a0 	.word	0x200003a0

08012bd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b082      	sub	sp, #8
 8012bdc:	af00      	add	r7, sp, #0
 8012bde:	4603      	mov	r3, r0
 8012be0:	6039      	str	r1, [r7, #0]
 8012be2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012be4:	79fb      	ldrb	r3, [r7, #7]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d105      	bne.n	8012bf6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012bea:	683a      	ldr	r2, [r7, #0]
 8012bec:	4907      	ldr	r1, [pc, #28]	; (8012c0c <USBD_FS_ConfigStrDescriptor+0x34>)
 8012bee:	4808      	ldr	r0, [pc, #32]	; (8012c10 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012bf0:	f7fc fff5 	bl	800fbde <USBD_GetString>
 8012bf4:	e004      	b.n	8012c00 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012bf6:	683a      	ldr	r2, [r7, #0]
 8012bf8:	4904      	ldr	r1, [pc, #16]	; (8012c0c <USBD_FS_ConfigStrDescriptor+0x34>)
 8012bfa:	4805      	ldr	r0, [pc, #20]	; (8012c10 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012bfc:	f7fc ffef 	bl	800fbde <USBD_GetString>
  }
  return USBD_StrDesc;
 8012c00:	4b02      	ldr	r3, [pc, #8]	; (8012c0c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012c02:	4618      	mov	r0, r3
 8012c04:	3708      	adds	r7, #8
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}
 8012c0a:	bf00      	nop
 8012c0c:	20008f48 	.word	0x20008f48
 8012c10:	08016978 	.word	0x08016978

08012c14 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c14:	b580      	push	{r7, lr}
 8012c16:	b082      	sub	sp, #8
 8012c18:	af00      	add	r7, sp, #0
 8012c1a:	4603      	mov	r3, r0
 8012c1c:	6039      	str	r1, [r7, #0]
 8012c1e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012c20:	79fb      	ldrb	r3, [r7, #7]
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d105      	bne.n	8012c32 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012c26:	683a      	ldr	r2, [r7, #0]
 8012c28:	4907      	ldr	r1, [pc, #28]	; (8012c48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012c2a:	4808      	ldr	r0, [pc, #32]	; (8012c4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012c2c:	f7fc ffd7 	bl	800fbde <USBD_GetString>
 8012c30:	e004      	b.n	8012c3c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012c32:	683a      	ldr	r2, [r7, #0]
 8012c34:	4904      	ldr	r1, [pc, #16]	; (8012c48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012c36:	4805      	ldr	r0, [pc, #20]	; (8012c4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012c38:	f7fc ffd1 	bl	800fbde <USBD_GetString>
  }
  return USBD_StrDesc;
 8012c3c:	4b02      	ldr	r3, [pc, #8]	; (8012c48 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012c3e:	4618      	mov	r0, r3
 8012c40:	3708      	adds	r7, #8
 8012c42:	46bd      	mov	sp, r7
 8012c44:	bd80      	pop	{r7, pc}
 8012c46:	bf00      	nop
 8012c48:	20008f48 	.word	0x20008f48
 8012c4c:	08016984 	.word	0x08016984

08012c50 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c50:	b480      	push	{r7}
 8012c52:	b083      	sub	sp, #12
 8012c54:	af00      	add	r7, sp, #0
 8012c56:	4603      	mov	r3, r0
 8012c58:	6039      	str	r1, [r7, #0]
 8012c5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8012c5c:	683b      	ldr	r3, [r7, #0]
 8012c5e:	220c      	movs	r2, #12
 8012c60:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8012c62:	4b03      	ldr	r3, [pc, #12]	; (8012c70 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8012c64:	4618      	mov	r0, r3
 8012c66:	370c      	adds	r7, #12
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c6e:	4770      	bx	lr
 8012c70:	20000390 	.word	0x20000390

08012c74 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012c74:	b580      	push	{r7, lr}
 8012c76:	b084      	sub	sp, #16
 8012c78:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012c7a:	4b0f      	ldr	r3, [pc, #60]	; (8012cb8 <Get_SerialNum+0x44>)
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012c80:	4b0e      	ldr	r3, [pc, #56]	; (8012cbc <Get_SerialNum+0x48>)
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012c86:	4b0e      	ldr	r3, [pc, #56]	; (8012cc0 <Get_SerialNum+0x4c>)
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012c8c:	68fa      	ldr	r2, [r7, #12]
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	4413      	add	r3, r2
 8012c92:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012c94:	68fb      	ldr	r3, [r7, #12]
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d009      	beq.n	8012cae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012c9a:	2208      	movs	r2, #8
 8012c9c:	4909      	ldr	r1, [pc, #36]	; (8012cc4 <Get_SerialNum+0x50>)
 8012c9e:	68f8      	ldr	r0, [r7, #12]
 8012ca0:	f000 f814 	bl	8012ccc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012ca4:	2204      	movs	r2, #4
 8012ca6:	4908      	ldr	r1, [pc, #32]	; (8012cc8 <Get_SerialNum+0x54>)
 8012ca8:	68b8      	ldr	r0, [r7, #8]
 8012caa:	f000 f80f 	bl	8012ccc <IntToUnicode>
  }
}
 8012cae:	bf00      	nop
 8012cb0:	3710      	adds	r7, #16
 8012cb2:	46bd      	mov	sp, r7
 8012cb4:	bd80      	pop	{r7, pc}
 8012cb6:	bf00      	nop
 8012cb8:	1fff7590 	.word	0x1fff7590
 8012cbc:	1fff7594 	.word	0x1fff7594
 8012cc0:	1fff7598 	.word	0x1fff7598
 8012cc4:	200003a2 	.word	0x200003a2
 8012cc8:	200003b2 	.word	0x200003b2

08012ccc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012ccc:	b480      	push	{r7}
 8012cce:	b087      	sub	sp, #28
 8012cd0:	af00      	add	r7, sp, #0
 8012cd2:	60f8      	str	r0, [r7, #12]
 8012cd4:	60b9      	str	r1, [r7, #8]
 8012cd6:	4613      	mov	r3, r2
 8012cd8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012cda:	2300      	movs	r3, #0
 8012cdc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012cde:	2300      	movs	r3, #0
 8012ce0:	75fb      	strb	r3, [r7, #23]
 8012ce2:	e027      	b.n	8012d34 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	0f1b      	lsrs	r3, r3, #28
 8012ce8:	2b09      	cmp	r3, #9
 8012cea:	d80b      	bhi.n	8012d04 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	0f1b      	lsrs	r3, r3, #28
 8012cf0:	b2da      	uxtb	r2, r3
 8012cf2:	7dfb      	ldrb	r3, [r7, #23]
 8012cf4:	005b      	lsls	r3, r3, #1
 8012cf6:	4619      	mov	r1, r3
 8012cf8:	68bb      	ldr	r3, [r7, #8]
 8012cfa:	440b      	add	r3, r1
 8012cfc:	3230      	adds	r2, #48	; 0x30
 8012cfe:	b2d2      	uxtb	r2, r2
 8012d00:	701a      	strb	r2, [r3, #0]
 8012d02:	e00a      	b.n	8012d1a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	0f1b      	lsrs	r3, r3, #28
 8012d08:	b2da      	uxtb	r2, r3
 8012d0a:	7dfb      	ldrb	r3, [r7, #23]
 8012d0c:	005b      	lsls	r3, r3, #1
 8012d0e:	4619      	mov	r1, r3
 8012d10:	68bb      	ldr	r3, [r7, #8]
 8012d12:	440b      	add	r3, r1
 8012d14:	3237      	adds	r2, #55	; 0x37
 8012d16:	b2d2      	uxtb	r2, r2
 8012d18:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	011b      	lsls	r3, r3, #4
 8012d1e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012d20:	7dfb      	ldrb	r3, [r7, #23]
 8012d22:	005b      	lsls	r3, r3, #1
 8012d24:	3301      	adds	r3, #1
 8012d26:	68ba      	ldr	r2, [r7, #8]
 8012d28:	4413      	add	r3, r2
 8012d2a:	2200      	movs	r2, #0
 8012d2c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012d2e:	7dfb      	ldrb	r3, [r7, #23]
 8012d30:	3301      	adds	r3, #1
 8012d32:	75fb      	strb	r3, [r7, #23]
 8012d34:	7dfa      	ldrb	r2, [r7, #23]
 8012d36:	79fb      	ldrb	r3, [r7, #7]
 8012d38:	429a      	cmp	r2, r3
 8012d3a:	d3d3      	bcc.n	8012ce4 <IntToUnicode+0x18>
  }
}
 8012d3c:	bf00      	nop
 8012d3e:	bf00      	nop
 8012d40:	371c      	adds	r7, #28
 8012d42:	46bd      	mov	sp, r7
 8012d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d48:	4770      	bx	lr
	...

08012d4c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012d4c:	b580      	push	{r7, lr}
 8012d4e:	b0b0      	sub	sp, #192	; 0xc0
 8012d50:	af00      	add	r7, sp, #0
 8012d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012d54:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8012d58:	2200      	movs	r2, #0
 8012d5a:	601a      	str	r2, [r3, #0]
 8012d5c:	605a      	str	r2, [r3, #4]
 8012d5e:	609a      	str	r2, [r3, #8]
 8012d60:	60da      	str	r2, [r3, #12]
 8012d62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8012d64:	f107 0314 	add.w	r3, r7, #20
 8012d68:	2298      	movs	r2, #152	; 0x98
 8012d6a:	2100      	movs	r1, #0
 8012d6c:	4618      	mov	r0, r3
 8012d6e:	f000 fe9e 	bl	8013aae <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012d7a:	d163      	bne.n	8012e44 <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012d7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012d80:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8012d82:	2300      	movs	r3, #0
 8012d84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012d88:	f107 0314 	add.w	r3, r7, #20
 8012d8c:	4618      	mov	r0, r3
 8012d8e:	f7f7 fcdf 	bl	800a750 <HAL_RCCEx_PeriphCLKConfig>
 8012d92:	4603      	mov	r3, r0
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d001      	beq.n	8012d9c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8012d98:	f7f0 ff72 	bl	8003c80 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012d9c:	4b2b      	ldr	r3, [pc, #172]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012da0:	4a2a      	ldr	r2, [pc, #168]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012da2:	f043 0301 	orr.w	r3, r3, #1
 8012da6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012da8:	4b28      	ldr	r3, [pc, #160]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012dac:	f003 0301 	and.w	r3, r3, #1
 8012db0:	613b      	str	r3, [r7, #16]
 8012db2:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8012db4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8012db8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012dbc:	2302      	movs	r3, #2
 8012dbe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012dc8:	2303      	movs	r3, #3
 8012dca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012dce:	230a      	movs	r3, #10
 8012dd0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012dd4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8012dd8:	4619      	mov	r1, r3
 8012dda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8012dde:	f7f5 f8a1 	bl	8007f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012de2:	4b1a      	ldr	r3, [pc, #104]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012de6:	4a19      	ldr	r2, [pc, #100]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012de8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012dec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012dee:	4b17      	ldr	r3, [pc, #92]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012df2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012df6:	60fb      	str	r3, [r7, #12]
 8012df8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8012dfa:	4b14      	ldr	r3, [pc, #80]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d114      	bne.n	8012e30 <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8012e06:	4b11      	ldr	r3, [pc, #68]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012e0a:	4a10      	ldr	r2, [pc, #64]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012e10:	6593      	str	r3, [r2, #88]	; 0x58
 8012e12:	4b0e      	ldr	r3, [pc, #56]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012e1a:	60bb      	str	r3, [r7, #8]
 8012e1c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8012e1e:	f7f6 fcdf 	bl	80097e0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8012e22:	4b0a      	ldr	r3, [pc, #40]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012e26:	4a09      	ldr	r2, [pc, #36]	; (8012e4c <HAL_PCD_MspInit+0x100>)
 8012e28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012e2c:	6593      	str	r3, [r2, #88]	; 0x58
 8012e2e:	e001      	b.n	8012e34 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8012e30:	f7f6 fcd6 	bl	80097e0 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012e34:	2200      	movs	r2, #0
 8012e36:	2105      	movs	r1, #5
 8012e38:	2043      	movs	r0, #67	; 0x43
 8012e3a:	f7f4 fdd7 	bl	80079ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8012e3e:	2043      	movs	r0, #67	; 0x43
 8012e40:	f7f4 fdf0 	bl	8007a24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012e44:	bf00      	nop
 8012e46:	37c0      	adds	r7, #192	; 0xc0
 8012e48:	46bd      	mov	sp, r7
 8012e4a:	bd80      	pop	{r7, pc}
 8012e4c:	40021000 	.word	0x40021000

08012e50 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e50:	b580      	push	{r7, lr}
 8012e52:	b082      	sub	sp, #8
 8012e54:	af00      	add	r7, sp, #0
 8012e56:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012e58:	687b      	ldr	r3, [r7, #4]
 8012e5a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8012e64:	4619      	mov	r1, r3
 8012e66:	4610      	mov	r0, r2
 8012e68:	f7fb fea8 	bl	800ebbc <USBD_LL_SetupStage>
}
 8012e6c:	bf00      	nop
 8012e6e:	3708      	adds	r7, #8
 8012e70:	46bd      	mov	sp, r7
 8012e72:	bd80      	pop	{r7, pc}

08012e74 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b082      	sub	sp, #8
 8012e78:	af00      	add	r7, sp, #0
 8012e7a:	6078      	str	r0, [r7, #4]
 8012e7c:	460b      	mov	r3, r1
 8012e7e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8012e86:	78fa      	ldrb	r2, [r7, #3]
 8012e88:	6879      	ldr	r1, [r7, #4]
 8012e8a:	4613      	mov	r3, r2
 8012e8c:	00db      	lsls	r3, r3, #3
 8012e8e:	4413      	add	r3, r2
 8012e90:	009b      	lsls	r3, r3, #2
 8012e92:	440b      	add	r3, r1
 8012e94:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8012e98:	681a      	ldr	r2, [r3, #0]
 8012e9a:	78fb      	ldrb	r3, [r7, #3]
 8012e9c:	4619      	mov	r1, r3
 8012e9e:	f7fb fee2 	bl	800ec66 <USBD_LL_DataOutStage>
}
 8012ea2:	bf00      	nop
 8012ea4:	3708      	adds	r7, #8
 8012ea6:	46bd      	mov	sp, r7
 8012ea8:	bd80      	pop	{r7, pc}

08012eaa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012eaa:	b580      	push	{r7, lr}
 8012eac:	b082      	sub	sp, #8
 8012eae:	af00      	add	r7, sp, #0
 8012eb0:	6078      	str	r0, [r7, #4]
 8012eb2:	460b      	mov	r3, r1
 8012eb4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8012ebc:	78fa      	ldrb	r2, [r7, #3]
 8012ebe:	6879      	ldr	r1, [r7, #4]
 8012ec0:	4613      	mov	r3, r2
 8012ec2:	00db      	lsls	r3, r3, #3
 8012ec4:	4413      	add	r3, r2
 8012ec6:	009b      	lsls	r3, r3, #2
 8012ec8:	440b      	add	r3, r1
 8012eca:	334c      	adds	r3, #76	; 0x4c
 8012ecc:	681a      	ldr	r2, [r3, #0]
 8012ece:	78fb      	ldrb	r3, [r7, #3]
 8012ed0:	4619      	mov	r1, r3
 8012ed2:	f7fb ff2b 	bl	800ed2c <USBD_LL_DataInStage>
}
 8012ed6:	bf00      	nop
 8012ed8:	3708      	adds	r7, #8
 8012eda:	46bd      	mov	sp, r7
 8012edc:	bd80      	pop	{r7, pc}

08012ede <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ede:	b580      	push	{r7, lr}
 8012ee0:	b082      	sub	sp, #8
 8012ee2:	af00      	add	r7, sp, #0
 8012ee4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012eec:	4618      	mov	r0, r3
 8012eee:	f7fc f83f 	bl	800ef70 <USBD_LL_SOF>
}
 8012ef2:	bf00      	nop
 8012ef4:	3708      	adds	r7, #8
 8012ef6:	46bd      	mov	sp, r7
 8012ef8:	bd80      	pop	{r7, pc}

08012efa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012efa:	b580      	push	{r7, lr}
 8012efc:	b084      	sub	sp, #16
 8012efe:	af00      	add	r7, sp, #0
 8012f00:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012f02:	2301      	movs	r3, #1
 8012f04:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	68db      	ldr	r3, [r3, #12]
 8012f0a:	2b02      	cmp	r3, #2
 8012f0c:	d001      	beq.n	8012f12 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8012f0e:	f7f0 feb7 	bl	8003c80 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f18:	7bfa      	ldrb	r2, [r7, #15]
 8012f1a:	4611      	mov	r1, r2
 8012f1c:	4618      	mov	r0, r3
 8012f1e:	f7fb ffe9 	bl	800eef4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f28:	4618      	mov	r0, r3
 8012f2a:	f7fb ff95 	bl	800ee58 <USBD_LL_Reset>
}
 8012f2e:	bf00      	nop
 8012f30:	3710      	adds	r7, #16
 8012f32:	46bd      	mov	sp, r7
 8012f34:	bd80      	pop	{r7, pc}
	...

08012f38 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f38:	b580      	push	{r7, lr}
 8012f3a:	b082      	sub	sp, #8
 8012f3c:	af00      	add	r7, sp, #0
 8012f3e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	687a      	ldr	r2, [r7, #4]
 8012f4c:	6812      	ldr	r2, [r2, #0]
 8012f4e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012f52:	f043 0301 	orr.w	r3, r3, #1
 8012f56:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f5e:	4618      	mov	r0, r3
 8012f60:	f7fb ffd8 	bl	800ef14 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	6a1b      	ldr	r3, [r3, #32]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d005      	beq.n	8012f78 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012f6c:	4b04      	ldr	r3, [pc, #16]	; (8012f80 <HAL_PCD_SuspendCallback+0x48>)
 8012f6e:	691b      	ldr	r3, [r3, #16]
 8012f70:	4a03      	ldr	r2, [pc, #12]	; (8012f80 <HAL_PCD_SuspendCallback+0x48>)
 8012f72:	f043 0306 	orr.w	r3, r3, #6
 8012f76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012f78:	bf00      	nop
 8012f7a:	3708      	adds	r7, #8
 8012f7c:	46bd      	mov	sp, r7
 8012f7e:	bd80      	pop	{r7, pc}
 8012f80:	e000ed00 	.word	0xe000ed00

08012f84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f84:	b580      	push	{r7, lr}
 8012f86:	b082      	sub	sp, #8
 8012f88:	af00      	add	r7, sp, #0
 8012f8a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	687a      	ldr	r2, [r7, #4]
 8012f98:	6812      	ldr	r2, [r2, #0]
 8012f9a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012f9e:	f023 0301 	bic.w	r3, r3, #1
 8012fa2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	6a1b      	ldr	r3, [r3, #32]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d007      	beq.n	8012fbc <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012fac:	4b08      	ldr	r3, [pc, #32]	; (8012fd0 <HAL_PCD_ResumeCallback+0x4c>)
 8012fae:	691b      	ldr	r3, [r3, #16]
 8012fb0:	4a07      	ldr	r2, [pc, #28]	; (8012fd0 <HAL_PCD_ResumeCallback+0x4c>)
 8012fb2:	f023 0306 	bic.w	r3, r3, #6
 8012fb6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8012fb8:	f000 faf4 	bl	80135a4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	f7fb ffbc 	bl	800ef40 <USBD_LL_Resume>
}
 8012fc8:	bf00      	nop
 8012fca:	3708      	adds	r7, #8
 8012fcc:	46bd      	mov	sp, r7
 8012fce:	bd80      	pop	{r7, pc}
 8012fd0:	e000ed00 	.word	0xe000ed00

08012fd4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012fd4:	b580      	push	{r7, lr}
 8012fd6:	b082      	sub	sp, #8
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	6078      	str	r0, [r7, #4]
 8012fdc:	460b      	mov	r3, r1
 8012fde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012fe6:	78fa      	ldrb	r2, [r7, #3]
 8012fe8:	4611      	mov	r1, r2
 8012fea:	4618      	mov	r0, r3
 8012fec:	f7fc f808 	bl	800f000 <USBD_LL_IsoOUTIncomplete>
}
 8012ff0:	bf00      	nop
 8012ff2:	3708      	adds	r7, #8
 8012ff4:	46bd      	mov	sp, r7
 8012ff6:	bd80      	pop	{r7, pc}

08012ff8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ff8:	b580      	push	{r7, lr}
 8012ffa:	b082      	sub	sp, #8
 8012ffc:	af00      	add	r7, sp, #0
 8012ffe:	6078      	str	r0, [r7, #4]
 8013000:	460b      	mov	r3, r1
 8013002:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801300a:	78fa      	ldrb	r2, [r7, #3]
 801300c:	4611      	mov	r1, r2
 801300e:	4618      	mov	r0, r3
 8013010:	f7fb ffd0 	bl	800efb4 <USBD_LL_IsoINIncomplete>
}
 8013014:	bf00      	nop
 8013016:	3708      	adds	r7, #8
 8013018:	46bd      	mov	sp, r7
 801301a:	bd80      	pop	{r7, pc}

0801301c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801301c:	b580      	push	{r7, lr}
 801301e:	b082      	sub	sp, #8
 8013020:	af00      	add	r7, sp, #0
 8013022:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801302a:	4618      	mov	r0, r3
 801302c:	f7fc f80e 	bl	800f04c <USBD_LL_DevConnected>
}
 8013030:	bf00      	nop
 8013032:	3708      	adds	r7, #8
 8013034:	46bd      	mov	sp, r7
 8013036:	bd80      	pop	{r7, pc}

08013038 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b082      	sub	sp, #8
 801303c:	af00      	add	r7, sp, #0
 801303e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013046:	4618      	mov	r0, r3
 8013048:	f7fc f80b 	bl	800f062 <USBD_LL_DevDisconnected>
}
 801304c:	bf00      	nop
 801304e:	3708      	adds	r7, #8
 8013050:	46bd      	mov	sp, r7
 8013052:	bd80      	pop	{r7, pc}

08013054 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013054:	b580      	push	{r7, lr}
 8013056:	b082      	sub	sp, #8
 8013058:	af00      	add	r7, sp, #0
 801305a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	781b      	ldrb	r3, [r3, #0]
 8013060:	2b00      	cmp	r3, #0
 8013062:	d139      	bne.n	80130d8 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8013064:	4a1f      	ldr	r2, [pc, #124]	; (80130e4 <USBD_LL_Init+0x90>)
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	4a1d      	ldr	r2, [pc, #116]	; (80130e4 <USBD_LL_Init+0x90>)
 8013070:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013074:	4b1b      	ldr	r3, [pc, #108]	; (80130e4 <USBD_LL_Init+0x90>)
 8013076:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801307a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801307c:	4b19      	ldr	r3, [pc, #100]	; (80130e4 <USBD_LL_Init+0x90>)
 801307e:	2206      	movs	r2, #6
 8013080:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8013082:	4b18      	ldr	r3, [pc, #96]	; (80130e4 <USBD_LL_Init+0x90>)
 8013084:	2202      	movs	r2, #2
 8013086:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8013088:	4b16      	ldr	r3, [pc, #88]	; (80130e4 <USBD_LL_Init+0x90>)
 801308a:	2200      	movs	r2, #0
 801308c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801308e:	4b15      	ldr	r3, [pc, #84]	; (80130e4 <USBD_LL_Init+0x90>)
 8013090:	2200      	movs	r2, #0
 8013092:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8013094:	4b13      	ldr	r3, [pc, #76]	; (80130e4 <USBD_LL_Init+0x90>)
 8013096:	2200      	movs	r2, #0
 8013098:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 801309a:	4b12      	ldr	r3, [pc, #72]	; (80130e4 <USBD_LL_Init+0x90>)
 801309c:	2200      	movs	r2, #0
 801309e:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80130a0:	4b10      	ldr	r3, [pc, #64]	; (80130e4 <USBD_LL_Init+0x90>)
 80130a2:	2200      	movs	r2, #0
 80130a4:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80130a6:	4b0f      	ldr	r3, [pc, #60]	; (80130e4 <USBD_LL_Init+0x90>)
 80130a8:	2200      	movs	r2, #0
 80130aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80130ac:	480d      	ldr	r0, [pc, #52]	; (80130e4 <USBD_LL_Init+0x90>)
 80130ae:	f7f5 f8fb 	bl	80082a8 <HAL_PCD_Init>
 80130b2:	4603      	mov	r3, r0
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d001      	beq.n	80130bc <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80130b8:	f7f0 fde2 	bl	8003c80 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80130bc:	2180      	movs	r1, #128	; 0x80
 80130be:	4809      	ldr	r0, [pc, #36]	; (80130e4 <USBD_LL_Init+0x90>)
 80130c0:	f7f6 fa7d 	bl	80095be <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80130c4:	2240      	movs	r2, #64	; 0x40
 80130c6:	2100      	movs	r1, #0
 80130c8:	4806      	ldr	r0, [pc, #24]	; (80130e4 <USBD_LL_Init+0x90>)
 80130ca:	f7f6 fa31 	bl	8009530 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80130ce:	2280      	movs	r2, #128	; 0x80
 80130d0:	2101      	movs	r1, #1
 80130d2:	4804      	ldr	r0, [pc, #16]	; (80130e4 <USBD_LL_Init+0x90>)
 80130d4:	f7f6 fa2c 	bl	8009530 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80130d8:	2300      	movs	r3, #0
}
 80130da:	4618      	mov	r0, r3
 80130dc:	3708      	adds	r7, #8
 80130de:	46bd      	mov	sp, r7
 80130e0:	bd80      	pop	{r7, pc}
 80130e2:	bf00      	nop
 80130e4:	20009148 	.word	0x20009148

080130e8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80130e8:	b580      	push	{r7, lr}
 80130ea:	b084      	sub	sp, #16
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80130f0:	2300      	movs	r3, #0
 80130f2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80130f4:	2300      	movs	r3, #0
 80130f6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80130fe:	4618      	mov	r0, r3
 8013100:	f7f5 f9f6 	bl	80084f0 <HAL_PCD_Start>
 8013104:	4603      	mov	r3, r0
 8013106:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013108:	7bbb      	ldrb	r3, [r7, #14]
 801310a:	2b03      	cmp	r3, #3
 801310c:	d816      	bhi.n	801313c <USBD_LL_Start+0x54>
 801310e:	a201      	add	r2, pc, #4	; (adr r2, 8013114 <USBD_LL_Start+0x2c>)
 8013110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013114:	08013125 	.word	0x08013125
 8013118:	0801312b 	.word	0x0801312b
 801311c:	08013131 	.word	0x08013131
 8013120:	08013137 	.word	0x08013137
    case HAL_OK :
      usb_status = USBD_OK;
 8013124:	2300      	movs	r3, #0
 8013126:	73fb      	strb	r3, [r7, #15]
    break;
 8013128:	e00b      	b.n	8013142 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801312a:	2303      	movs	r3, #3
 801312c:	73fb      	strb	r3, [r7, #15]
    break;
 801312e:	e008      	b.n	8013142 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013130:	2301      	movs	r3, #1
 8013132:	73fb      	strb	r3, [r7, #15]
    break;
 8013134:	e005      	b.n	8013142 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013136:	2303      	movs	r3, #3
 8013138:	73fb      	strb	r3, [r7, #15]
    break;
 801313a:	e002      	b.n	8013142 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 801313c:	2303      	movs	r3, #3
 801313e:	73fb      	strb	r3, [r7, #15]
    break;
 8013140:	bf00      	nop
  }
  return usb_status;
 8013142:	7bfb      	ldrb	r3, [r7, #15]
}
 8013144:	4618      	mov	r0, r3
 8013146:	3710      	adds	r7, #16
 8013148:	46bd      	mov	sp, r7
 801314a:	bd80      	pop	{r7, pc}

0801314c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801314c:	b580      	push	{r7, lr}
 801314e:	b084      	sub	sp, #16
 8013150:	af00      	add	r7, sp, #0
 8013152:	6078      	str	r0, [r7, #4]
 8013154:	4608      	mov	r0, r1
 8013156:	4611      	mov	r1, r2
 8013158:	461a      	mov	r2, r3
 801315a:	4603      	mov	r3, r0
 801315c:	70fb      	strb	r3, [r7, #3]
 801315e:	460b      	mov	r3, r1
 8013160:	70bb      	strb	r3, [r7, #2]
 8013162:	4613      	mov	r3, r2
 8013164:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013166:	2300      	movs	r3, #0
 8013168:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801316a:	2300      	movs	r3, #0
 801316c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8013174:	78bb      	ldrb	r3, [r7, #2]
 8013176:	883a      	ldrh	r2, [r7, #0]
 8013178:	78f9      	ldrb	r1, [r7, #3]
 801317a:	f7f5 fea0 	bl	8008ebe <HAL_PCD_EP_Open>
 801317e:	4603      	mov	r3, r0
 8013180:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013182:	7bbb      	ldrb	r3, [r7, #14]
 8013184:	2b03      	cmp	r3, #3
 8013186:	d817      	bhi.n	80131b8 <USBD_LL_OpenEP+0x6c>
 8013188:	a201      	add	r2, pc, #4	; (adr r2, 8013190 <USBD_LL_OpenEP+0x44>)
 801318a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801318e:	bf00      	nop
 8013190:	080131a1 	.word	0x080131a1
 8013194:	080131a7 	.word	0x080131a7
 8013198:	080131ad 	.word	0x080131ad
 801319c:	080131b3 	.word	0x080131b3
    case HAL_OK :
      usb_status = USBD_OK;
 80131a0:	2300      	movs	r3, #0
 80131a2:	73fb      	strb	r3, [r7, #15]
    break;
 80131a4:	e00b      	b.n	80131be <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80131a6:	2303      	movs	r3, #3
 80131a8:	73fb      	strb	r3, [r7, #15]
    break;
 80131aa:	e008      	b.n	80131be <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80131ac:	2301      	movs	r3, #1
 80131ae:	73fb      	strb	r3, [r7, #15]
    break;
 80131b0:	e005      	b.n	80131be <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80131b2:	2303      	movs	r3, #3
 80131b4:	73fb      	strb	r3, [r7, #15]
    break;
 80131b6:	e002      	b.n	80131be <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 80131b8:	2303      	movs	r3, #3
 80131ba:	73fb      	strb	r3, [r7, #15]
    break;
 80131bc:	bf00      	nop
  }
  return usb_status;
 80131be:	7bfb      	ldrb	r3, [r7, #15]
}
 80131c0:	4618      	mov	r0, r3
 80131c2:	3710      	adds	r7, #16
 80131c4:	46bd      	mov	sp, r7
 80131c6:	bd80      	pop	{r7, pc}

080131c8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80131c8:	b580      	push	{r7, lr}
 80131ca:	b084      	sub	sp, #16
 80131cc:	af00      	add	r7, sp, #0
 80131ce:	6078      	str	r0, [r7, #4]
 80131d0:	460b      	mov	r3, r1
 80131d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80131d4:	2300      	movs	r3, #0
 80131d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80131d8:	2300      	movs	r3, #0
 80131da:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80131e2:	78fa      	ldrb	r2, [r7, #3]
 80131e4:	4611      	mov	r1, r2
 80131e6:	4618      	mov	r0, r3
 80131e8:	f7f5 fed1 	bl	8008f8e <HAL_PCD_EP_Close>
 80131ec:	4603      	mov	r3, r0
 80131ee:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80131f0:	7bbb      	ldrb	r3, [r7, #14]
 80131f2:	2b03      	cmp	r3, #3
 80131f4:	d816      	bhi.n	8013224 <USBD_LL_CloseEP+0x5c>
 80131f6:	a201      	add	r2, pc, #4	; (adr r2, 80131fc <USBD_LL_CloseEP+0x34>)
 80131f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131fc:	0801320d 	.word	0x0801320d
 8013200:	08013213 	.word	0x08013213
 8013204:	08013219 	.word	0x08013219
 8013208:	0801321f 	.word	0x0801321f
    case HAL_OK :
      usb_status = USBD_OK;
 801320c:	2300      	movs	r3, #0
 801320e:	73fb      	strb	r3, [r7, #15]
    break;
 8013210:	e00b      	b.n	801322a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013212:	2303      	movs	r3, #3
 8013214:	73fb      	strb	r3, [r7, #15]
    break;
 8013216:	e008      	b.n	801322a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013218:	2301      	movs	r3, #1
 801321a:	73fb      	strb	r3, [r7, #15]
    break;
 801321c:	e005      	b.n	801322a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801321e:	2303      	movs	r3, #3
 8013220:	73fb      	strb	r3, [r7, #15]
    break;
 8013222:	e002      	b.n	801322a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8013224:	2303      	movs	r3, #3
 8013226:	73fb      	strb	r3, [r7, #15]
    break;
 8013228:	bf00      	nop
  }
  return usb_status;
 801322a:	7bfb      	ldrb	r3, [r7, #15]
}
 801322c:	4618      	mov	r0, r3
 801322e:	3710      	adds	r7, #16
 8013230:	46bd      	mov	sp, r7
 8013232:	bd80      	pop	{r7, pc}

08013234 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013234:	b580      	push	{r7, lr}
 8013236:	b084      	sub	sp, #16
 8013238:	af00      	add	r7, sp, #0
 801323a:	6078      	str	r0, [r7, #4]
 801323c:	460b      	mov	r3, r1
 801323e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013240:	2300      	movs	r3, #0
 8013242:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013244:	2300      	movs	r3, #0
 8013246:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801324e:	78fa      	ldrb	r2, [r7, #3]
 8013250:	4611      	mov	r1, r2
 8013252:	4618      	mov	r0, r3
 8013254:	f7f5 ff78 	bl	8009148 <HAL_PCD_EP_SetStall>
 8013258:	4603      	mov	r3, r0
 801325a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801325c:	7bbb      	ldrb	r3, [r7, #14]
 801325e:	2b03      	cmp	r3, #3
 8013260:	d816      	bhi.n	8013290 <USBD_LL_StallEP+0x5c>
 8013262:	a201      	add	r2, pc, #4	; (adr r2, 8013268 <USBD_LL_StallEP+0x34>)
 8013264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013268:	08013279 	.word	0x08013279
 801326c:	0801327f 	.word	0x0801327f
 8013270:	08013285 	.word	0x08013285
 8013274:	0801328b 	.word	0x0801328b
    case HAL_OK :
      usb_status = USBD_OK;
 8013278:	2300      	movs	r3, #0
 801327a:	73fb      	strb	r3, [r7, #15]
    break;
 801327c:	e00b      	b.n	8013296 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801327e:	2303      	movs	r3, #3
 8013280:	73fb      	strb	r3, [r7, #15]
    break;
 8013282:	e008      	b.n	8013296 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013284:	2301      	movs	r3, #1
 8013286:	73fb      	strb	r3, [r7, #15]
    break;
 8013288:	e005      	b.n	8013296 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801328a:	2303      	movs	r3, #3
 801328c:	73fb      	strb	r3, [r7, #15]
    break;
 801328e:	e002      	b.n	8013296 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8013290:	2303      	movs	r3, #3
 8013292:	73fb      	strb	r3, [r7, #15]
    break;
 8013294:	bf00      	nop
  }
  return usb_status;
 8013296:	7bfb      	ldrb	r3, [r7, #15]
}
 8013298:	4618      	mov	r0, r3
 801329a:	3710      	adds	r7, #16
 801329c:	46bd      	mov	sp, r7
 801329e:	bd80      	pop	{r7, pc}

080132a0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	b084      	sub	sp, #16
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	6078      	str	r0, [r7, #4]
 80132a8:	460b      	mov	r3, r1
 80132aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80132ac:	2300      	movs	r3, #0
 80132ae:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132b0:	2300      	movs	r3, #0
 80132b2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80132ba:	78fa      	ldrb	r2, [r7, #3]
 80132bc:	4611      	mov	r1, r2
 80132be:	4618      	mov	r0, r3
 80132c0:	f7f5 ffa4 	bl	800920c <HAL_PCD_EP_ClrStall>
 80132c4:	4603      	mov	r3, r0
 80132c6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80132c8:	7bbb      	ldrb	r3, [r7, #14]
 80132ca:	2b03      	cmp	r3, #3
 80132cc:	d816      	bhi.n	80132fc <USBD_LL_ClearStallEP+0x5c>
 80132ce:	a201      	add	r2, pc, #4	; (adr r2, 80132d4 <USBD_LL_ClearStallEP+0x34>)
 80132d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132d4:	080132e5 	.word	0x080132e5
 80132d8:	080132eb 	.word	0x080132eb
 80132dc:	080132f1 	.word	0x080132f1
 80132e0:	080132f7 	.word	0x080132f7
    case HAL_OK :
      usb_status = USBD_OK;
 80132e4:	2300      	movs	r3, #0
 80132e6:	73fb      	strb	r3, [r7, #15]
    break;
 80132e8:	e00b      	b.n	8013302 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80132ea:	2303      	movs	r3, #3
 80132ec:	73fb      	strb	r3, [r7, #15]
    break;
 80132ee:	e008      	b.n	8013302 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80132f0:	2301      	movs	r3, #1
 80132f2:	73fb      	strb	r3, [r7, #15]
    break;
 80132f4:	e005      	b.n	8013302 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80132f6:	2303      	movs	r3, #3
 80132f8:	73fb      	strb	r3, [r7, #15]
    break;
 80132fa:	e002      	b.n	8013302 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80132fc:	2303      	movs	r3, #3
 80132fe:	73fb      	strb	r3, [r7, #15]
    break;
 8013300:	bf00      	nop
  }
  return usb_status;
 8013302:	7bfb      	ldrb	r3, [r7, #15]
}
 8013304:	4618      	mov	r0, r3
 8013306:	3710      	adds	r7, #16
 8013308:	46bd      	mov	sp, r7
 801330a:	bd80      	pop	{r7, pc}

0801330c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801330c:	b480      	push	{r7}
 801330e:	b085      	sub	sp, #20
 8013310:	af00      	add	r7, sp, #0
 8013312:	6078      	str	r0, [r7, #4]
 8013314:	460b      	mov	r3, r1
 8013316:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801331e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013320:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013324:	2b00      	cmp	r3, #0
 8013326:	da0b      	bge.n	8013340 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013328:	78fb      	ldrb	r3, [r7, #3]
 801332a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801332e:	68f9      	ldr	r1, [r7, #12]
 8013330:	4613      	mov	r3, r2
 8013332:	00db      	lsls	r3, r3, #3
 8013334:	4413      	add	r3, r2
 8013336:	009b      	lsls	r3, r3, #2
 8013338:	440b      	add	r3, r1
 801333a:	333e      	adds	r3, #62	; 0x3e
 801333c:	781b      	ldrb	r3, [r3, #0]
 801333e:	e00b      	b.n	8013358 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013340:	78fb      	ldrb	r3, [r7, #3]
 8013342:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013346:	68f9      	ldr	r1, [r7, #12]
 8013348:	4613      	mov	r3, r2
 801334a:	00db      	lsls	r3, r3, #3
 801334c:	4413      	add	r3, r2
 801334e:	009b      	lsls	r3, r3, #2
 8013350:	440b      	add	r3, r1
 8013352:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8013356:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013358:	4618      	mov	r0, r3
 801335a:	3714      	adds	r7, #20
 801335c:	46bd      	mov	sp, r7
 801335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013362:	4770      	bx	lr

08013364 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b084      	sub	sp, #16
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
 801336c:	460b      	mov	r3, r1
 801336e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013370:	2300      	movs	r3, #0
 8013372:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013374:	2300      	movs	r3, #0
 8013376:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801337e:	78fa      	ldrb	r2, [r7, #3]
 8013380:	4611      	mov	r1, r2
 8013382:	4618      	mov	r0, r3
 8013384:	f7f5 fd76 	bl	8008e74 <HAL_PCD_SetAddress>
 8013388:	4603      	mov	r3, r0
 801338a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801338c:	7bbb      	ldrb	r3, [r7, #14]
 801338e:	2b03      	cmp	r3, #3
 8013390:	d816      	bhi.n	80133c0 <USBD_LL_SetUSBAddress+0x5c>
 8013392:	a201      	add	r2, pc, #4	; (adr r2, 8013398 <USBD_LL_SetUSBAddress+0x34>)
 8013394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013398:	080133a9 	.word	0x080133a9
 801339c:	080133af 	.word	0x080133af
 80133a0:	080133b5 	.word	0x080133b5
 80133a4:	080133bb 	.word	0x080133bb
    case HAL_OK :
      usb_status = USBD_OK;
 80133a8:	2300      	movs	r3, #0
 80133aa:	73fb      	strb	r3, [r7, #15]
    break;
 80133ac:	e00b      	b.n	80133c6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80133ae:	2303      	movs	r3, #3
 80133b0:	73fb      	strb	r3, [r7, #15]
    break;
 80133b2:	e008      	b.n	80133c6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80133b4:	2301      	movs	r3, #1
 80133b6:	73fb      	strb	r3, [r7, #15]
    break;
 80133b8:	e005      	b.n	80133c6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80133ba:	2303      	movs	r3, #3
 80133bc:	73fb      	strb	r3, [r7, #15]
    break;
 80133be:	e002      	b.n	80133c6 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80133c0:	2303      	movs	r3, #3
 80133c2:	73fb      	strb	r3, [r7, #15]
    break;
 80133c4:	bf00      	nop
  }
  return usb_status;
 80133c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80133c8:	4618      	mov	r0, r3
 80133ca:	3710      	adds	r7, #16
 80133cc:	46bd      	mov	sp, r7
 80133ce:	bd80      	pop	{r7, pc}

080133d0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	b086      	sub	sp, #24
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	60f8      	str	r0, [r7, #12]
 80133d8:	607a      	str	r2, [r7, #4]
 80133da:	603b      	str	r3, [r7, #0]
 80133dc:	460b      	mov	r3, r1
 80133de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133e0:	2300      	movs	r3, #0
 80133e2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133e4:	2300      	movs	r3, #0
 80133e6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80133ee:	7af9      	ldrb	r1, [r7, #11]
 80133f0:	683b      	ldr	r3, [r7, #0]
 80133f2:	687a      	ldr	r2, [r7, #4]
 80133f4:	f7f5 fe6b 	bl	80090ce <HAL_PCD_EP_Transmit>
 80133f8:	4603      	mov	r3, r0
 80133fa:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80133fc:	7dbb      	ldrb	r3, [r7, #22]
 80133fe:	2b03      	cmp	r3, #3
 8013400:	d816      	bhi.n	8013430 <USBD_LL_Transmit+0x60>
 8013402:	a201      	add	r2, pc, #4	; (adr r2, 8013408 <USBD_LL_Transmit+0x38>)
 8013404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013408:	08013419 	.word	0x08013419
 801340c:	0801341f 	.word	0x0801341f
 8013410:	08013425 	.word	0x08013425
 8013414:	0801342b 	.word	0x0801342b
    case HAL_OK :
      usb_status = USBD_OK;
 8013418:	2300      	movs	r3, #0
 801341a:	75fb      	strb	r3, [r7, #23]
    break;
 801341c:	e00b      	b.n	8013436 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801341e:	2303      	movs	r3, #3
 8013420:	75fb      	strb	r3, [r7, #23]
    break;
 8013422:	e008      	b.n	8013436 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013424:	2301      	movs	r3, #1
 8013426:	75fb      	strb	r3, [r7, #23]
    break;
 8013428:	e005      	b.n	8013436 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801342a:	2303      	movs	r3, #3
 801342c:	75fb      	strb	r3, [r7, #23]
    break;
 801342e:	e002      	b.n	8013436 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8013430:	2303      	movs	r3, #3
 8013432:	75fb      	strb	r3, [r7, #23]
    break;
 8013434:	bf00      	nop
  }
  return usb_status;
 8013436:	7dfb      	ldrb	r3, [r7, #23]
}
 8013438:	4618      	mov	r0, r3
 801343a:	3718      	adds	r7, #24
 801343c:	46bd      	mov	sp, r7
 801343e:	bd80      	pop	{r7, pc}

08013440 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013440:	b580      	push	{r7, lr}
 8013442:	b086      	sub	sp, #24
 8013444:	af00      	add	r7, sp, #0
 8013446:	60f8      	str	r0, [r7, #12]
 8013448:	607a      	str	r2, [r7, #4]
 801344a:	603b      	str	r3, [r7, #0]
 801344c:	460b      	mov	r3, r1
 801344e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013450:	2300      	movs	r3, #0
 8013452:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013454:	2300      	movs	r3, #0
 8013456:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801345e:	7af9      	ldrb	r1, [r7, #11]
 8013460:	683b      	ldr	r3, [r7, #0]
 8013462:	687a      	ldr	r2, [r7, #4]
 8013464:	f7f5 fddd 	bl	8009022 <HAL_PCD_EP_Receive>
 8013468:	4603      	mov	r3, r0
 801346a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 801346c:	7dbb      	ldrb	r3, [r7, #22]
 801346e:	2b03      	cmp	r3, #3
 8013470:	d816      	bhi.n	80134a0 <USBD_LL_PrepareReceive+0x60>
 8013472:	a201      	add	r2, pc, #4	; (adr r2, 8013478 <USBD_LL_PrepareReceive+0x38>)
 8013474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013478:	08013489 	.word	0x08013489
 801347c:	0801348f 	.word	0x0801348f
 8013480:	08013495 	.word	0x08013495
 8013484:	0801349b 	.word	0x0801349b
    case HAL_OK :
      usb_status = USBD_OK;
 8013488:	2300      	movs	r3, #0
 801348a:	75fb      	strb	r3, [r7, #23]
    break;
 801348c:	e00b      	b.n	80134a6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801348e:	2303      	movs	r3, #3
 8013490:	75fb      	strb	r3, [r7, #23]
    break;
 8013492:	e008      	b.n	80134a6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013494:	2301      	movs	r3, #1
 8013496:	75fb      	strb	r3, [r7, #23]
    break;
 8013498:	e005      	b.n	80134a6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801349a:	2303      	movs	r3, #3
 801349c:	75fb      	strb	r3, [r7, #23]
    break;
 801349e:	e002      	b.n	80134a6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80134a0:	2303      	movs	r3, #3
 80134a2:	75fb      	strb	r3, [r7, #23]
    break;
 80134a4:	bf00      	nop
  }
  return usb_status;
 80134a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80134a8:	4618      	mov	r0, r3
 80134aa:	3718      	adds	r7, #24
 80134ac:	46bd      	mov	sp, r7
 80134ae:	bd80      	pop	{r7, pc}

080134b0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80134b0:	b580      	push	{r7, lr}
 80134b2:	b082      	sub	sp, #8
 80134b4:	af00      	add	r7, sp, #0
 80134b6:	6078      	str	r0, [r7, #4]
 80134b8:	460b      	mov	r3, r1
 80134ba:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80134c2:	78fa      	ldrb	r2, [r7, #3]
 80134c4:	4611      	mov	r1, r2
 80134c6:	4618      	mov	r0, r3
 80134c8:	f7f5 fde9 	bl	800909e <HAL_PCD_EP_GetRxCount>
 80134cc:	4603      	mov	r3, r0
}
 80134ce:	4618      	mov	r0, r3
 80134d0:	3708      	adds	r7, #8
 80134d2:	46bd      	mov	sp, r7
 80134d4:	bd80      	pop	{r7, pc}
	...

080134d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80134d8:	b580      	push	{r7, lr}
 80134da:	b082      	sub	sp, #8
 80134dc:	af00      	add	r7, sp, #0
 80134de:	6078      	str	r0, [r7, #4]
 80134e0:	460b      	mov	r3, r1
 80134e2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80134e4:	78fb      	ldrb	r3, [r7, #3]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d002      	beq.n	80134f0 <HAL_PCDEx_LPM_Callback+0x18>
 80134ea:	2b01      	cmp	r3, #1
 80134ec:	d01f      	beq.n	801352e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80134ee:	e03b      	b.n	8013568 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	6a1b      	ldr	r3, [r3, #32]
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d007      	beq.n	8013508 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80134f8:	f000 f854 	bl	80135a4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80134fc:	4b1c      	ldr	r3, [pc, #112]	; (8013570 <HAL_PCDEx_LPM_Callback+0x98>)
 80134fe:	691b      	ldr	r3, [r3, #16]
 8013500:	4a1b      	ldr	r2, [pc, #108]	; (8013570 <HAL_PCDEx_LPM_Callback+0x98>)
 8013502:	f023 0306 	bic.w	r3, r3, #6
 8013506:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	687a      	ldr	r2, [r7, #4]
 8013514:	6812      	ldr	r2, [r2, #0]
 8013516:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801351a:	f023 0301 	bic.w	r3, r3, #1
 801351e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013526:	4618      	mov	r0, r3
 8013528:	f7fb fd0a 	bl	800ef40 <USBD_LL_Resume>
    break;
 801352c:	e01c      	b.n	8013568 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	687a      	ldr	r2, [r7, #4]
 801353a:	6812      	ldr	r2, [r2, #0]
 801353c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013540:	f043 0301 	orr.w	r3, r3, #1
 8013544:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801354c:	4618      	mov	r0, r3
 801354e:	f7fb fce1 	bl	800ef14 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	6a1b      	ldr	r3, [r3, #32]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d005      	beq.n	8013566 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801355a:	4b05      	ldr	r3, [pc, #20]	; (8013570 <HAL_PCDEx_LPM_Callback+0x98>)
 801355c:	691b      	ldr	r3, [r3, #16]
 801355e:	4a04      	ldr	r2, [pc, #16]	; (8013570 <HAL_PCDEx_LPM_Callback+0x98>)
 8013560:	f043 0306 	orr.w	r3, r3, #6
 8013564:	6113      	str	r3, [r2, #16]
    break;
 8013566:	bf00      	nop
}
 8013568:	bf00      	nop
 801356a:	3708      	adds	r7, #8
 801356c:	46bd      	mov	sp, r7
 801356e:	bd80      	pop	{r7, pc}
 8013570:	e000ed00 	.word	0xe000ed00

08013574 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8013574:	b480      	push	{r7}
 8013576:	b083      	sub	sp, #12
 8013578:	af00      	add	r7, sp, #0
 801357a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801357c:	4b03      	ldr	r3, [pc, #12]	; (801358c <USBD_static_malloc+0x18>)
}
 801357e:	4618      	mov	r0, r3
 8013580:	370c      	adds	r7, #12
 8013582:	46bd      	mov	sp, r7
 8013584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013588:	4770      	bx	lr
 801358a:	bf00      	nop
 801358c:	20009654 	.word	0x20009654

08013590 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013590:	b480      	push	{r7}
 8013592:	b083      	sub	sp, #12
 8013594:	af00      	add	r7, sp, #0
 8013596:	6078      	str	r0, [r7, #4]

}
 8013598:	bf00      	nop
 801359a:	370c      	adds	r7, #12
 801359c:	46bd      	mov	sp, r7
 801359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135a2:	4770      	bx	lr

080135a4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80135a4:	b580      	push	{r7, lr}
 80135a6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80135a8:	f7ef fea0 	bl	80032ec <SystemClock_Config>
}
 80135ac:	bf00      	nop
 80135ae:	bd80      	pop	{r7, pc}

080135b0 <expf>:
 80135b0:	b508      	push	{r3, lr}
 80135b2:	ed2d 8b02 	vpush	{d8}
 80135b6:	eef0 8a40 	vmov.f32	s17, s0
 80135ba:	f000 f82f 	bl	801361c <__ieee754_expf>
 80135be:	eeb0 8a40 	vmov.f32	s16, s0
 80135c2:	eeb0 0a68 	vmov.f32	s0, s17
 80135c6:	f000 f919 	bl	80137fc <finitef>
 80135ca:	b160      	cbz	r0, 80135e6 <expf+0x36>
 80135cc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 801360c <expf+0x5c>
 80135d0:	eef4 8ae7 	vcmpe.f32	s17, s15
 80135d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135d8:	dd0a      	ble.n	80135f0 <expf+0x40>
 80135da:	f000 f91d 	bl	8013818 <__errno>
 80135de:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8013610 <expf+0x60>
 80135e2:	2322      	movs	r3, #34	; 0x22
 80135e4:	6003      	str	r3, [r0, #0]
 80135e6:	eeb0 0a48 	vmov.f32	s0, s16
 80135ea:	ecbd 8b02 	vpop	{d8}
 80135ee:	bd08      	pop	{r3, pc}
 80135f0:	eddf 7a08 	vldr	s15, [pc, #32]	; 8013614 <expf+0x64>
 80135f4:	eef4 8ae7 	vcmpe.f32	s17, s15
 80135f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135fc:	d5f3      	bpl.n	80135e6 <expf+0x36>
 80135fe:	f000 f90b 	bl	8013818 <__errno>
 8013602:	2322      	movs	r3, #34	; 0x22
 8013604:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8013618 <expf+0x68>
 8013608:	6003      	str	r3, [r0, #0]
 801360a:	e7ec      	b.n	80135e6 <expf+0x36>
 801360c:	42b17180 	.word	0x42b17180
 8013610:	7f800000 	.word	0x7f800000
 8013614:	c2cff1b5 	.word	0xc2cff1b5
 8013618:	00000000 	.word	0x00000000

0801361c <__ieee754_expf>:
 801361c:	ee10 2a10 	vmov	r2, s0
 8013620:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8013624:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013628:	d902      	bls.n	8013630 <__ieee754_expf+0x14>
 801362a:	ee30 0a00 	vadd.f32	s0, s0, s0
 801362e:	4770      	bx	lr
 8013630:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 8013634:	d106      	bne.n	8013644 <__ieee754_expf+0x28>
 8013636:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8013770 <__ieee754_expf+0x154>
 801363a:	2b00      	cmp	r3, #0
 801363c:	bf18      	it	ne
 801363e:	eeb0 0a67 	vmovne.f32	s0, s15
 8013642:	4770      	bx	lr
 8013644:	484b      	ldr	r0, [pc, #300]	; (8013774 <__ieee754_expf+0x158>)
 8013646:	4282      	cmp	r2, r0
 8013648:	dd02      	ble.n	8013650 <__ieee754_expf+0x34>
 801364a:	2000      	movs	r0, #0
 801364c:	f000 b8d0 	b.w	80137f0 <__math_oflowf>
 8013650:	2a00      	cmp	r2, #0
 8013652:	da05      	bge.n	8013660 <__ieee754_expf+0x44>
 8013654:	4a48      	ldr	r2, [pc, #288]	; (8013778 <__ieee754_expf+0x15c>)
 8013656:	4291      	cmp	r1, r2
 8013658:	d902      	bls.n	8013660 <__ieee754_expf+0x44>
 801365a:	2000      	movs	r0, #0
 801365c:	f000 b8c2 	b.w	80137e4 <__math_uflowf>
 8013660:	4a46      	ldr	r2, [pc, #280]	; (801377c <__ieee754_expf+0x160>)
 8013662:	4291      	cmp	r1, r2
 8013664:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8013668:	d952      	bls.n	8013710 <__ieee754_expf+0xf4>
 801366a:	4a45      	ldr	r2, [pc, #276]	; (8013780 <__ieee754_expf+0x164>)
 801366c:	4291      	cmp	r1, r2
 801366e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8013672:	d834      	bhi.n	80136de <__ieee754_expf+0xc2>
 8013674:	4943      	ldr	r1, [pc, #268]	; (8013784 <__ieee754_expf+0x168>)
 8013676:	4411      	add	r1, r2
 8013678:	ed91 7a00 	vldr	s14, [r1]
 801367c:	4942      	ldr	r1, [pc, #264]	; (8013788 <__ieee754_expf+0x16c>)
 801367e:	440a      	add	r2, r1
 8013680:	edd2 7a00 	vldr	s15, [r2]
 8013684:	ee30 7a47 	vsub.f32	s14, s0, s14
 8013688:	f1c3 0201 	rsb	r2, r3, #1
 801368c:	1ad2      	subs	r2, r2, r3
 801368e:	ee37 0a67 	vsub.f32	s0, s14, s15
 8013692:	ee20 6a00 	vmul.f32	s12, s0, s0
 8013696:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 801378c <__ieee754_expf+0x170>
 801369a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8013790 <__ieee754_expf+0x174>
 801369e:	eee6 6a05 	vfma.f32	s13, s12, s10
 80136a2:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8013794 <__ieee754_expf+0x178>
 80136a6:	eea6 5a86 	vfma.f32	s10, s13, s12
 80136aa:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8013798 <__ieee754_expf+0x17c>
 80136ae:	eee5 6a06 	vfma.f32	s13, s10, s12
 80136b2:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 801379c <__ieee754_expf+0x180>
 80136b6:	eea6 5a86 	vfma.f32	s10, s13, s12
 80136ba:	eef0 6a40 	vmov.f32	s13, s0
 80136be:	eee5 6a46 	vfms.f32	s13, s10, s12
 80136c2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80136c6:	ee20 5a26 	vmul.f32	s10, s0, s13
 80136ca:	bb92      	cbnz	r2, 8013732 <__ieee754_expf+0x116>
 80136cc:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80136d0:	eec5 7a26 	vdiv.f32	s15, s10, s13
 80136d4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80136d8:	ee35 0ac0 	vsub.f32	s0, s11, s0
 80136dc:	4770      	bx	lr
 80136de:	4b30      	ldr	r3, [pc, #192]	; (80137a0 <__ieee754_expf+0x184>)
 80136e0:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80137a4 <__ieee754_expf+0x188>
 80136e4:	eddf 6a30 	vldr	s13, [pc, #192]	; 80137a8 <__ieee754_expf+0x18c>
 80136e8:	4413      	add	r3, r2
 80136ea:	edd3 7a00 	vldr	s15, [r3]
 80136ee:	eee0 7a07 	vfma.f32	s15, s0, s14
 80136f2:	eeb0 7a40 	vmov.f32	s14, s0
 80136f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80136fa:	ee17 2a90 	vmov	r2, s15
 80136fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013702:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8013706:	eddf 6a29 	vldr	s13, [pc, #164]	; 80137ac <__ieee754_expf+0x190>
 801370a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801370e:	e7be      	b.n	801368e <__ieee754_expf+0x72>
 8013710:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 8013714:	d20b      	bcs.n	801372e <__ieee754_expf+0x112>
 8013716:	eddf 6a26 	vldr	s13, [pc, #152]	; 80137b0 <__ieee754_expf+0x194>
 801371a:	ee70 6a26 	vadd.f32	s13, s0, s13
 801371e:	eef4 6ae5 	vcmpe.f32	s13, s11
 8013722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013726:	dd02      	ble.n	801372e <__ieee754_expf+0x112>
 8013728:	ee30 0a25 	vadd.f32	s0, s0, s11
 801372c:	4770      	bx	lr
 801372e:	2200      	movs	r2, #0
 8013730:	e7af      	b.n	8013692 <__ieee754_expf+0x76>
 8013732:	ee76 6a66 	vsub.f32	s13, s12, s13
 8013736:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 801373a:	ee85 0a26 	vdiv.f32	s0, s10, s13
 801373e:	bfb8      	it	lt
 8013740:	3264      	addlt	r2, #100	; 0x64
 8013742:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013746:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801374a:	ee75 7ac0 	vsub.f32	s15, s11, s0
 801374e:	ee17 3a90 	vmov	r3, s15
 8013752:	bfab      	itete	ge
 8013754:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8013758:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 801375c:	ee00 3a10 	vmovge	s0, r3
 8013760:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 80137b4 <__ieee754_expf+0x198>
 8013764:	bfbc      	itt	lt
 8013766:	ee00 3a10 	vmovlt	s0, r3
 801376a:	ee20 0a27 	vmullt.f32	s0, s0, s15
 801376e:	4770      	bx	lr
 8013770:	00000000 	.word	0x00000000
 8013774:	42b17217 	.word	0x42b17217
 8013778:	42cff1b5 	.word	0x42cff1b5
 801377c:	3eb17218 	.word	0x3eb17218
 8013780:	3f851591 	.word	0x3f851591
 8013784:	08016d60 	.word	0x08016d60
 8013788:	08016d68 	.word	0x08016d68
 801378c:	3331bb4c 	.word	0x3331bb4c
 8013790:	b5ddea0e 	.word	0xb5ddea0e
 8013794:	388ab355 	.word	0x388ab355
 8013798:	bb360b61 	.word	0xbb360b61
 801379c:	3e2aaaab 	.word	0x3e2aaaab
 80137a0:	08016d58 	.word	0x08016d58
 80137a4:	3fb8aa3b 	.word	0x3fb8aa3b
 80137a8:	3f317180 	.word	0x3f317180
 80137ac:	3717f7d1 	.word	0x3717f7d1
 80137b0:	7149f2ca 	.word	0x7149f2ca
 80137b4:	0d800000 	.word	0x0d800000

080137b8 <with_errnof>:
 80137b8:	b513      	push	{r0, r1, r4, lr}
 80137ba:	4604      	mov	r4, r0
 80137bc:	ed8d 0a01 	vstr	s0, [sp, #4]
 80137c0:	f000 f82a 	bl	8013818 <__errno>
 80137c4:	ed9d 0a01 	vldr	s0, [sp, #4]
 80137c8:	6004      	str	r4, [r0, #0]
 80137ca:	b002      	add	sp, #8
 80137cc:	bd10      	pop	{r4, pc}

080137ce <xflowf>:
 80137ce:	b130      	cbz	r0, 80137de <xflowf+0x10>
 80137d0:	eef1 7a40 	vneg.f32	s15, s0
 80137d4:	ee27 0a80 	vmul.f32	s0, s15, s0
 80137d8:	2022      	movs	r0, #34	; 0x22
 80137da:	f7ff bfed 	b.w	80137b8 <with_errnof>
 80137de:	eef0 7a40 	vmov.f32	s15, s0
 80137e2:	e7f7      	b.n	80137d4 <xflowf+0x6>

080137e4 <__math_uflowf>:
 80137e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80137ec <__math_uflowf+0x8>
 80137e8:	f7ff bff1 	b.w	80137ce <xflowf>
 80137ec:	10000000 	.word	0x10000000

080137f0 <__math_oflowf>:
 80137f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80137f8 <__math_oflowf+0x8>
 80137f4:	f7ff bfeb 	b.w	80137ce <xflowf>
 80137f8:	70000000 	.word	0x70000000

080137fc <finitef>:
 80137fc:	b082      	sub	sp, #8
 80137fe:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013802:	9801      	ldr	r0, [sp, #4]
 8013804:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8013808:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 801380c:	bfac      	ite	ge
 801380e:	2000      	movge	r0, #0
 8013810:	2001      	movlt	r0, #1
 8013812:	b002      	add	sp, #8
 8013814:	4770      	bx	lr
	...

08013818 <__errno>:
 8013818:	4b01      	ldr	r3, [pc, #4]	; (8013820 <__errno+0x8>)
 801381a:	6818      	ldr	r0, [r3, #0]
 801381c:	4770      	bx	lr
 801381e:	bf00      	nop
 8013820:	200003bc 	.word	0x200003bc

08013824 <std>:
 8013824:	2300      	movs	r3, #0
 8013826:	b510      	push	{r4, lr}
 8013828:	4604      	mov	r4, r0
 801382a:	e9c0 3300 	strd	r3, r3, [r0]
 801382e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013832:	6083      	str	r3, [r0, #8]
 8013834:	8181      	strh	r1, [r0, #12]
 8013836:	6643      	str	r3, [r0, #100]	; 0x64
 8013838:	81c2      	strh	r2, [r0, #14]
 801383a:	6183      	str	r3, [r0, #24]
 801383c:	4619      	mov	r1, r3
 801383e:	2208      	movs	r2, #8
 8013840:	305c      	adds	r0, #92	; 0x5c
 8013842:	f000 f934 	bl	8013aae <memset>
 8013846:	4b05      	ldr	r3, [pc, #20]	; (801385c <std+0x38>)
 8013848:	6263      	str	r3, [r4, #36]	; 0x24
 801384a:	4b05      	ldr	r3, [pc, #20]	; (8013860 <std+0x3c>)
 801384c:	62a3      	str	r3, [r4, #40]	; 0x28
 801384e:	4b05      	ldr	r3, [pc, #20]	; (8013864 <std+0x40>)
 8013850:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013852:	4b05      	ldr	r3, [pc, #20]	; (8013868 <std+0x44>)
 8013854:	6224      	str	r4, [r4, #32]
 8013856:	6323      	str	r3, [r4, #48]	; 0x30
 8013858:	bd10      	pop	{r4, pc}
 801385a:	bf00      	nop
 801385c:	080145f1 	.word	0x080145f1
 8013860:	08014613 	.word	0x08014613
 8013864:	0801464b 	.word	0x0801464b
 8013868:	0801466f 	.word	0x0801466f

0801386c <_cleanup_r>:
 801386c:	4901      	ldr	r1, [pc, #4]	; (8013874 <_cleanup_r+0x8>)
 801386e:	f000 b8af 	b.w	80139d0 <_fwalk_reent>
 8013872:	bf00      	nop
 8013874:	080154c1 	.word	0x080154c1

08013878 <__sfmoreglue>:
 8013878:	b570      	push	{r4, r5, r6, lr}
 801387a:	2268      	movs	r2, #104	; 0x68
 801387c:	1e4d      	subs	r5, r1, #1
 801387e:	4355      	muls	r5, r2
 8013880:	460e      	mov	r6, r1
 8013882:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013886:	f000 f93b 	bl	8013b00 <_malloc_r>
 801388a:	4604      	mov	r4, r0
 801388c:	b140      	cbz	r0, 80138a0 <__sfmoreglue+0x28>
 801388e:	2100      	movs	r1, #0
 8013890:	e9c0 1600 	strd	r1, r6, [r0]
 8013894:	300c      	adds	r0, #12
 8013896:	60a0      	str	r0, [r4, #8]
 8013898:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801389c:	f000 f907 	bl	8013aae <memset>
 80138a0:	4620      	mov	r0, r4
 80138a2:	bd70      	pop	{r4, r5, r6, pc}

080138a4 <__sfp_lock_acquire>:
 80138a4:	4801      	ldr	r0, [pc, #4]	; (80138ac <__sfp_lock_acquire+0x8>)
 80138a6:	f000 b8d8 	b.w	8013a5a <__retarget_lock_acquire_recursive>
 80138aa:	bf00      	nop
 80138ac:	20009875 	.word	0x20009875

080138b0 <__sfp_lock_release>:
 80138b0:	4801      	ldr	r0, [pc, #4]	; (80138b8 <__sfp_lock_release+0x8>)
 80138b2:	f000 b8d3 	b.w	8013a5c <__retarget_lock_release_recursive>
 80138b6:	bf00      	nop
 80138b8:	20009875 	.word	0x20009875

080138bc <__sinit_lock_acquire>:
 80138bc:	4801      	ldr	r0, [pc, #4]	; (80138c4 <__sinit_lock_acquire+0x8>)
 80138be:	f000 b8cc 	b.w	8013a5a <__retarget_lock_acquire_recursive>
 80138c2:	bf00      	nop
 80138c4:	20009876 	.word	0x20009876

080138c8 <__sinit_lock_release>:
 80138c8:	4801      	ldr	r0, [pc, #4]	; (80138d0 <__sinit_lock_release+0x8>)
 80138ca:	f000 b8c7 	b.w	8013a5c <__retarget_lock_release_recursive>
 80138ce:	bf00      	nop
 80138d0:	20009876 	.word	0x20009876

080138d4 <__sinit>:
 80138d4:	b510      	push	{r4, lr}
 80138d6:	4604      	mov	r4, r0
 80138d8:	f7ff fff0 	bl	80138bc <__sinit_lock_acquire>
 80138dc:	69a3      	ldr	r3, [r4, #24]
 80138de:	b11b      	cbz	r3, 80138e8 <__sinit+0x14>
 80138e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138e4:	f7ff bff0 	b.w	80138c8 <__sinit_lock_release>
 80138e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80138ec:	6523      	str	r3, [r4, #80]	; 0x50
 80138ee:	4b13      	ldr	r3, [pc, #76]	; (801393c <__sinit+0x68>)
 80138f0:	4a13      	ldr	r2, [pc, #76]	; (8013940 <__sinit+0x6c>)
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80138f6:	42a3      	cmp	r3, r4
 80138f8:	bf04      	itt	eq
 80138fa:	2301      	moveq	r3, #1
 80138fc:	61a3      	streq	r3, [r4, #24]
 80138fe:	4620      	mov	r0, r4
 8013900:	f000 f820 	bl	8013944 <__sfp>
 8013904:	6060      	str	r0, [r4, #4]
 8013906:	4620      	mov	r0, r4
 8013908:	f000 f81c 	bl	8013944 <__sfp>
 801390c:	60a0      	str	r0, [r4, #8]
 801390e:	4620      	mov	r0, r4
 8013910:	f000 f818 	bl	8013944 <__sfp>
 8013914:	2200      	movs	r2, #0
 8013916:	60e0      	str	r0, [r4, #12]
 8013918:	2104      	movs	r1, #4
 801391a:	6860      	ldr	r0, [r4, #4]
 801391c:	f7ff ff82 	bl	8013824 <std>
 8013920:	68a0      	ldr	r0, [r4, #8]
 8013922:	2201      	movs	r2, #1
 8013924:	2109      	movs	r1, #9
 8013926:	f7ff ff7d 	bl	8013824 <std>
 801392a:	68e0      	ldr	r0, [r4, #12]
 801392c:	2202      	movs	r2, #2
 801392e:	2112      	movs	r1, #18
 8013930:	f7ff ff78 	bl	8013824 <std>
 8013934:	2301      	movs	r3, #1
 8013936:	61a3      	str	r3, [r4, #24]
 8013938:	e7d2      	b.n	80138e0 <__sinit+0xc>
 801393a:	bf00      	nop
 801393c:	08016dd0 	.word	0x08016dd0
 8013940:	0801386d 	.word	0x0801386d

08013944 <__sfp>:
 8013944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013946:	4607      	mov	r7, r0
 8013948:	f7ff ffac 	bl	80138a4 <__sfp_lock_acquire>
 801394c:	4b1e      	ldr	r3, [pc, #120]	; (80139c8 <__sfp+0x84>)
 801394e:	681e      	ldr	r6, [r3, #0]
 8013950:	69b3      	ldr	r3, [r6, #24]
 8013952:	b913      	cbnz	r3, 801395a <__sfp+0x16>
 8013954:	4630      	mov	r0, r6
 8013956:	f7ff ffbd 	bl	80138d4 <__sinit>
 801395a:	3648      	adds	r6, #72	; 0x48
 801395c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013960:	3b01      	subs	r3, #1
 8013962:	d503      	bpl.n	801396c <__sfp+0x28>
 8013964:	6833      	ldr	r3, [r6, #0]
 8013966:	b30b      	cbz	r3, 80139ac <__sfp+0x68>
 8013968:	6836      	ldr	r6, [r6, #0]
 801396a:	e7f7      	b.n	801395c <__sfp+0x18>
 801396c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013970:	b9d5      	cbnz	r5, 80139a8 <__sfp+0x64>
 8013972:	4b16      	ldr	r3, [pc, #88]	; (80139cc <__sfp+0x88>)
 8013974:	60e3      	str	r3, [r4, #12]
 8013976:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801397a:	6665      	str	r5, [r4, #100]	; 0x64
 801397c:	f000 f86c 	bl	8013a58 <__retarget_lock_init_recursive>
 8013980:	f7ff ff96 	bl	80138b0 <__sfp_lock_release>
 8013984:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013988:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801398c:	6025      	str	r5, [r4, #0]
 801398e:	61a5      	str	r5, [r4, #24]
 8013990:	2208      	movs	r2, #8
 8013992:	4629      	mov	r1, r5
 8013994:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013998:	f000 f889 	bl	8013aae <memset>
 801399c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80139a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80139a4:	4620      	mov	r0, r4
 80139a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80139a8:	3468      	adds	r4, #104	; 0x68
 80139aa:	e7d9      	b.n	8013960 <__sfp+0x1c>
 80139ac:	2104      	movs	r1, #4
 80139ae:	4638      	mov	r0, r7
 80139b0:	f7ff ff62 	bl	8013878 <__sfmoreglue>
 80139b4:	4604      	mov	r4, r0
 80139b6:	6030      	str	r0, [r6, #0]
 80139b8:	2800      	cmp	r0, #0
 80139ba:	d1d5      	bne.n	8013968 <__sfp+0x24>
 80139bc:	f7ff ff78 	bl	80138b0 <__sfp_lock_release>
 80139c0:	230c      	movs	r3, #12
 80139c2:	603b      	str	r3, [r7, #0]
 80139c4:	e7ee      	b.n	80139a4 <__sfp+0x60>
 80139c6:	bf00      	nop
 80139c8:	08016dd0 	.word	0x08016dd0
 80139cc:	ffff0001 	.word	0xffff0001

080139d0 <_fwalk_reent>:
 80139d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80139d4:	4606      	mov	r6, r0
 80139d6:	4688      	mov	r8, r1
 80139d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80139dc:	2700      	movs	r7, #0
 80139de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80139e2:	f1b9 0901 	subs.w	r9, r9, #1
 80139e6:	d505      	bpl.n	80139f4 <_fwalk_reent+0x24>
 80139e8:	6824      	ldr	r4, [r4, #0]
 80139ea:	2c00      	cmp	r4, #0
 80139ec:	d1f7      	bne.n	80139de <_fwalk_reent+0xe>
 80139ee:	4638      	mov	r0, r7
 80139f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80139f4:	89ab      	ldrh	r3, [r5, #12]
 80139f6:	2b01      	cmp	r3, #1
 80139f8:	d907      	bls.n	8013a0a <_fwalk_reent+0x3a>
 80139fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80139fe:	3301      	adds	r3, #1
 8013a00:	d003      	beq.n	8013a0a <_fwalk_reent+0x3a>
 8013a02:	4629      	mov	r1, r5
 8013a04:	4630      	mov	r0, r6
 8013a06:	47c0      	blx	r8
 8013a08:	4307      	orrs	r7, r0
 8013a0a:	3568      	adds	r5, #104	; 0x68
 8013a0c:	e7e9      	b.n	80139e2 <_fwalk_reent+0x12>
	...

08013a10 <__libc_init_array>:
 8013a10:	b570      	push	{r4, r5, r6, lr}
 8013a12:	4d0d      	ldr	r5, [pc, #52]	; (8013a48 <__libc_init_array+0x38>)
 8013a14:	4c0d      	ldr	r4, [pc, #52]	; (8013a4c <__libc_init_array+0x3c>)
 8013a16:	1b64      	subs	r4, r4, r5
 8013a18:	10a4      	asrs	r4, r4, #2
 8013a1a:	2600      	movs	r6, #0
 8013a1c:	42a6      	cmp	r6, r4
 8013a1e:	d109      	bne.n	8013a34 <__libc_init_array+0x24>
 8013a20:	4d0b      	ldr	r5, [pc, #44]	; (8013a50 <__libc_init_array+0x40>)
 8013a22:	4c0c      	ldr	r4, [pc, #48]	; (8013a54 <__libc_init_array+0x44>)
 8013a24:	f002 fe78 	bl	8016718 <_init>
 8013a28:	1b64      	subs	r4, r4, r5
 8013a2a:	10a4      	asrs	r4, r4, #2
 8013a2c:	2600      	movs	r6, #0
 8013a2e:	42a6      	cmp	r6, r4
 8013a30:	d105      	bne.n	8013a3e <__libc_init_array+0x2e>
 8013a32:	bd70      	pop	{r4, r5, r6, pc}
 8013a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a38:	4798      	blx	r3
 8013a3a:	3601      	adds	r6, #1
 8013a3c:	e7ee      	b.n	8013a1c <__libc_init_array+0xc>
 8013a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013a42:	4798      	blx	r3
 8013a44:	3601      	adds	r6, #1
 8013a46:	e7f2      	b.n	8013a2e <__libc_init_array+0x1e>
 8013a48:	0801714c 	.word	0x0801714c
 8013a4c:	0801714c 	.word	0x0801714c
 8013a50:	0801714c 	.word	0x0801714c
 8013a54:	0801715c 	.word	0x0801715c

08013a58 <__retarget_lock_init_recursive>:
 8013a58:	4770      	bx	lr

08013a5a <__retarget_lock_acquire_recursive>:
 8013a5a:	4770      	bx	lr

08013a5c <__retarget_lock_release_recursive>:
 8013a5c:	4770      	bx	lr

08013a5e <memcpy>:
 8013a5e:	440a      	add	r2, r1
 8013a60:	4291      	cmp	r1, r2
 8013a62:	f100 33ff 	add.w	r3, r0, #4294967295
 8013a66:	d100      	bne.n	8013a6a <memcpy+0xc>
 8013a68:	4770      	bx	lr
 8013a6a:	b510      	push	{r4, lr}
 8013a6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013a70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013a74:	4291      	cmp	r1, r2
 8013a76:	d1f9      	bne.n	8013a6c <memcpy+0xe>
 8013a78:	bd10      	pop	{r4, pc}

08013a7a <memmove>:
 8013a7a:	4288      	cmp	r0, r1
 8013a7c:	b510      	push	{r4, lr}
 8013a7e:	eb01 0402 	add.w	r4, r1, r2
 8013a82:	d902      	bls.n	8013a8a <memmove+0x10>
 8013a84:	4284      	cmp	r4, r0
 8013a86:	4623      	mov	r3, r4
 8013a88:	d807      	bhi.n	8013a9a <memmove+0x20>
 8013a8a:	1e43      	subs	r3, r0, #1
 8013a8c:	42a1      	cmp	r1, r4
 8013a8e:	d008      	beq.n	8013aa2 <memmove+0x28>
 8013a90:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013a94:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013a98:	e7f8      	b.n	8013a8c <memmove+0x12>
 8013a9a:	4402      	add	r2, r0
 8013a9c:	4601      	mov	r1, r0
 8013a9e:	428a      	cmp	r2, r1
 8013aa0:	d100      	bne.n	8013aa4 <memmove+0x2a>
 8013aa2:	bd10      	pop	{r4, pc}
 8013aa4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013aa8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013aac:	e7f7      	b.n	8013a9e <memmove+0x24>

08013aae <memset>:
 8013aae:	4402      	add	r2, r0
 8013ab0:	4603      	mov	r3, r0
 8013ab2:	4293      	cmp	r3, r2
 8013ab4:	d100      	bne.n	8013ab8 <memset+0xa>
 8013ab6:	4770      	bx	lr
 8013ab8:	f803 1b01 	strb.w	r1, [r3], #1
 8013abc:	e7f9      	b.n	8013ab2 <memset+0x4>
	...

08013ac0 <sbrk_aligned>:
 8013ac0:	b570      	push	{r4, r5, r6, lr}
 8013ac2:	4e0e      	ldr	r6, [pc, #56]	; (8013afc <sbrk_aligned+0x3c>)
 8013ac4:	460c      	mov	r4, r1
 8013ac6:	6831      	ldr	r1, [r6, #0]
 8013ac8:	4605      	mov	r5, r0
 8013aca:	b911      	cbnz	r1, 8013ad2 <sbrk_aligned+0x12>
 8013acc:	f000 fd60 	bl	8014590 <_sbrk_r>
 8013ad0:	6030      	str	r0, [r6, #0]
 8013ad2:	4621      	mov	r1, r4
 8013ad4:	4628      	mov	r0, r5
 8013ad6:	f000 fd5b 	bl	8014590 <_sbrk_r>
 8013ada:	1c43      	adds	r3, r0, #1
 8013adc:	d00a      	beq.n	8013af4 <sbrk_aligned+0x34>
 8013ade:	1cc4      	adds	r4, r0, #3
 8013ae0:	f024 0403 	bic.w	r4, r4, #3
 8013ae4:	42a0      	cmp	r0, r4
 8013ae6:	d007      	beq.n	8013af8 <sbrk_aligned+0x38>
 8013ae8:	1a21      	subs	r1, r4, r0
 8013aea:	4628      	mov	r0, r5
 8013aec:	f000 fd50 	bl	8014590 <_sbrk_r>
 8013af0:	3001      	adds	r0, #1
 8013af2:	d101      	bne.n	8013af8 <sbrk_aligned+0x38>
 8013af4:	f04f 34ff 	mov.w	r4, #4294967295
 8013af8:	4620      	mov	r0, r4
 8013afa:	bd70      	pop	{r4, r5, r6, pc}
 8013afc:	2000987c 	.word	0x2000987c

08013b00 <_malloc_r>:
 8013b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b04:	1ccd      	adds	r5, r1, #3
 8013b06:	f025 0503 	bic.w	r5, r5, #3
 8013b0a:	3508      	adds	r5, #8
 8013b0c:	2d0c      	cmp	r5, #12
 8013b0e:	bf38      	it	cc
 8013b10:	250c      	movcc	r5, #12
 8013b12:	2d00      	cmp	r5, #0
 8013b14:	4607      	mov	r7, r0
 8013b16:	db01      	blt.n	8013b1c <_malloc_r+0x1c>
 8013b18:	42a9      	cmp	r1, r5
 8013b1a:	d905      	bls.n	8013b28 <_malloc_r+0x28>
 8013b1c:	230c      	movs	r3, #12
 8013b1e:	603b      	str	r3, [r7, #0]
 8013b20:	2600      	movs	r6, #0
 8013b22:	4630      	mov	r0, r6
 8013b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b28:	4e2e      	ldr	r6, [pc, #184]	; (8013be4 <_malloc_r+0xe4>)
 8013b2a:	f001 fd23 	bl	8015574 <__malloc_lock>
 8013b2e:	6833      	ldr	r3, [r6, #0]
 8013b30:	461c      	mov	r4, r3
 8013b32:	bb34      	cbnz	r4, 8013b82 <_malloc_r+0x82>
 8013b34:	4629      	mov	r1, r5
 8013b36:	4638      	mov	r0, r7
 8013b38:	f7ff ffc2 	bl	8013ac0 <sbrk_aligned>
 8013b3c:	1c43      	adds	r3, r0, #1
 8013b3e:	4604      	mov	r4, r0
 8013b40:	d14d      	bne.n	8013bde <_malloc_r+0xde>
 8013b42:	6834      	ldr	r4, [r6, #0]
 8013b44:	4626      	mov	r6, r4
 8013b46:	2e00      	cmp	r6, #0
 8013b48:	d140      	bne.n	8013bcc <_malloc_r+0xcc>
 8013b4a:	6823      	ldr	r3, [r4, #0]
 8013b4c:	4631      	mov	r1, r6
 8013b4e:	4638      	mov	r0, r7
 8013b50:	eb04 0803 	add.w	r8, r4, r3
 8013b54:	f000 fd1c 	bl	8014590 <_sbrk_r>
 8013b58:	4580      	cmp	r8, r0
 8013b5a:	d13a      	bne.n	8013bd2 <_malloc_r+0xd2>
 8013b5c:	6821      	ldr	r1, [r4, #0]
 8013b5e:	3503      	adds	r5, #3
 8013b60:	1a6d      	subs	r5, r5, r1
 8013b62:	f025 0503 	bic.w	r5, r5, #3
 8013b66:	3508      	adds	r5, #8
 8013b68:	2d0c      	cmp	r5, #12
 8013b6a:	bf38      	it	cc
 8013b6c:	250c      	movcc	r5, #12
 8013b6e:	4629      	mov	r1, r5
 8013b70:	4638      	mov	r0, r7
 8013b72:	f7ff ffa5 	bl	8013ac0 <sbrk_aligned>
 8013b76:	3001      	adds	r0, #1
 8013b78:	d02b      	beq.n	8013bd2 <_malloc_r+0xd2>
 8013b7a:	6823      	ldr	r3, [r4, #0]
 8013b7c:	442b      	add	r3, r5
 8013b7e:	6023      	str	r3, [r4, #0]
 8013b80:	e00e      	b.n	8013ba0 <_malloc_r+0xa0>
 8013b82:	6822      	ldr	r2, [r4, #0]
 8013b84:	1b52      	subs	r2, r2, r5
 8013b86:	d41e      	bmi.n	8013bc6 <_malloc_r+0xc6>
 8013b88:	2a0b      	cmp	r2, #11
 8013b8a:	d916      	bls.n	8013bba <_malloc_r+0xba>
 8013b8c:	1961      	adds	r1, r4, r5
 8013b8e:	42a3      	cmp	r3, r4
 8013b90:	6025      	str	r5, [r4, #0]
 8013b92:	bf18      	it	ne
 8013b94:	6059      	strne	r1, [r3, #4]
 8013b96:	6863      	ldr	r3, [r4, #4]
 8013b98:	bf08      	it	eq
 8013b9a:	6031      	streq	r1, [r6, #0]
 8013b9c:	5162      	str	r2, [r4, r5]
 8013b9e:	604b      	str	r3, [r1, #4]
 8013ba0:	4638      	mov	r0, r7
 8013ba2:	f104 060b 	add.w	r6, r4, #11
 8013ba6:	f001 fceb 	bl	8015580 <__malloc_unlock>
 8013baa:	f026 0607 	bic.w	r6, r6, #7
 8013bae:	1d23      	adds	r3, r4, #4
 8013bb0:	1af2      	subs	r2, r6, r3
 8013bb2:	d0b6      	beq.n	8013b22 <_malloc_r+0x22>
 8013bb4:	1b9b      	subs	r3, r3, r6
 8013bb6:	50a3      	str	r3, [r4, r2]
 8013bb8:	e7b3      	b.n	8013b22 <_malloc_r+0x22>
 8013bba:	6862      	ldr	r2, [r4, #4]
 8013bbc:	42a3      	cmp	r3, r4
 8013bbe:	bf0c      	ite	eq
 8013bc0:	6032      	streq	r2, [r6, #0]
 8013bc2:	605a      	strne	r2, [r3, #4]
 8013bc4:	e7ec      	b.n	8013ba0 <_malloc_r+0xa0>
 8013bc6:	4623      	mov	r3, r4
 8013bc8:	6864      	ldr	r4, [r4, #4]
 8013bca:	e7b2      	b.n	8013b32 <_malloc_r+0x32>
 8013bcc:	4634      	mov	r4, r6
 8013bce:	6876      	ldr	r6, [r6, #4]
 8013bd0:	e7b9      	b.n	8013b46 <_malloc_r+0x46>
 8013bd2:	230c      	movs	r3, #12
 8013bd4:	603b      	str	r3, [r7, #0]
 8013bd6:	4638      	mov	r0, r7
 8013bd8:	f001 fcd2 	bl	8015580 <__malloc_unlock>
 8013bdc:	e7a1      	b.n	8013b22 <_malloc_r+0x22>
 8013bde:	6025      	str	r5, [r4, #0]
 8013be0:	e7de      	b.n	8013ba0 <_malloc_r+0xa0>
 8013be2:	bf00      	nop
 8013be4:	20009878 	.word	0x20009878

08013be8 <__cvt>:
 8013be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013bec:	ec55 4b10 	vmov	r4, r5, d0
 8013bf0:	2d00      	cmp	r5, #0
 8013bf2:	460e      	mov	r6, r1
 8013bf4:	4619      	mov	r1, r3
 8013bf6:	462b      	mov	r3, r5
 8013bf8:	bfbb      	ittet	lt
 8013bfa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013bfe:	461d      	movlt	r5, r3
 8013c00:	2300      	movge	r3, #0
 8013c02:	232d      	movlt	r3, #45	; 0x2d
 8013c04:	700b      	strb	r3, [r1, #0]
 8013c06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013c08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013c0c:	4691      	mov	r9, r2
 8013c0e:	f023 0820 	bic.w	r8, r3, #32
 8013c12:	bfbc      	itt	lt
 8013c14:	4622      	movlt	r2, r4
 8013c16:	4614      	movlt	r4, r2
 8013c18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013c1c:	d005      	beq.n	8013c2a <__cvt+0x42>
 8013c1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8013c22:	d100      	bne.n	8013c26 <__cvt+0x3e>
 8013c24:	3601      	adds	r6, #1
 8013c26:	2102      	movs	r1, #2
 8013c28:	e000      	b.n	8013c2c <__cvt+0x44>
 8013c2a:	2103      	movs	r1, #3
 8013c2c:	ab03      	add	r3, sp, #12
 8013c2e:	9301      	str	r3, [sp, #4]
 8013c30:	ab02      	add	r3, sp, #8
 8013c32:	9300      	str	r3, [sp, #0]
 8013c34:	ec45 4b10 	vmov	d0, r4, r5
 8013c38:	4653      	mov	r3, sl
 8013c3a:	4632      	mov	r2, r6
 8013c3c:	f000 fdcc 	bl	80147d8 <_dtoa_r>
 8013c40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013c44:	4607      	mov	r7, r0
 8013c46:	d102      	bne.n	8013c4e <__cvt+0x66>
 8013c48:	f019 0f01 	tst.w	r9, #1
 8013c4c:	d022      	beq.n	8013c94 <__cvt+0xac>
 8013c4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013c52:	eb07 0906 	add.w	r9, r7, r6
 8013c56:	d110      	bne.n	8013c7a <__cvt+0x92>
 8013c58:	783b      	ldrb	r3, [r7, #0]
 8013c5a:	2b30      	cmp	r3, #48	; 0x30
 8013c5c:	d10a      	bne.n	8013c74 <__cvt+0x8c>
 8013c5e:	2200      	movs	r2, #0
 8013c60:	2300      	movs	r3, #0
 8013c62:	4620      	mov	r0, r4
 8013c64:	4629      	mov	r1, r5
 8013c66:	f7ec ff47 	bl	8000af8 <__aeabi_dcmpeq>
 8013c6a:	b918      	cbnz	r0, 8013c74 <__cvt+0x8c>
 8013c6c:	f1c6 0601 	rsb	r6, r6, #1
 8013c70:	f8ca 6000 	str.w	r6, [sl]
 8013c74:	f8da 3000 	ldr.w	r3, [sl]
 8013c78:	4499      	add	r9, r3
 8013c7a:	2200      	movs	r2, #0
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	4620      	mov	r0, r4
 8013c80:	4629      	mov	r1, r5
 8013c82:	f7ec ff39 	bl	8000af8 <__aeabi_dcmpeq>
 8013c86:	b108      	cbz	r0, 8013c8c <__cvt+0xa4>
 8013c88:	f8cd 900c 	str.w	r9, [sp, #12]
 8013c8c:	2230      	movs	r2, #48	; 0x30
 8013c8e:	9b03      	ldr	r3, [sp, #12]
 8013c90:	454b      	cmp	r3, r9
 8013c92:	d307      	bcc.n	8013ca4 <__cvt+0xbc>
 8013c94:	9b03      	ldr	r3, [sp, #12]
 8013c96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013c98:	1bdb      	subs	r3, r3, r7
 8013c9a:	4638      	mov	r0, r7
 8013c9c:	6013      	str	r3, [r2, #0]
 8013c9e:	b004      	add	sp, #16
 8013ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ca4:	1c59      	adds	r1, r3, #1
 8013ca6:	9103      	str	r1, [sp, #12]
 8013ca8:	701a      	strb	r2, [r3, #0]
 8013caa:	e7f0      	b.n	8013c8e <__cvt+0xa6>

08013cac <__exponent>:
 8013cac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013cae:	4603      	mov	r3, r0
 8013cb0:	2900      	cmp	r1, #0
 8013cb2:	bfb8      	it	lt
 8013cb4:	4249      	neglt	r1, r1
 8013cb6:	f803 2b02 	strb.w	r2, [r3], #2
 8013cba:	bfb4      	ite	lt
 8013cbc:	222d      	movlt	r2, #45	; 0x2d
 8013cbe:	222b      	movge	r2, #43	; 0x2b
 8013cc0:	2909      	cmp	r1, #9
 8013cc2:	7042      	strb	r2, [r0, #1]
 8013cc4:	dd2a      	ble.n	8013d1c <__exponent+0x70>
 8013cc6:	f10d 0407 	add.w	r4, sp, #7
 8013cca:	46a4      	mov	ip, r4
 8013ccc:	270a      	movs	r7, #10
 8013cce:	46a6      	mov	lr, r4
 8013cd0:	460a      	mov	r2, r1
 8013cd2:	fb91 f6f7 	sdiv	r6, r1, r7
 8013cd6:	fb07 1516 	mls	r5, r7, r6, r1
 8013cda:	3530      	adds	r5, #48	; 0x30
 8013cdc:	2a63      	cmp	r2, #99	; 0x63
 8013cde:	f104 34ff 	add.w	r4, r4, #4294967295
 8013ce2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8013ce6:	4631      	mov	r1, r6
 8013ce8:	dcf1      	bgt.n	8013cce <__exponent+0x22>
 8013cea:	3130      	adds	r1, #48	; 0x30
 8013cec:	f1ae 0502 	sub.w	r5, lr, #2
 8013cf0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8013cf4:	1c44      	adds	r4, r0, #1
 8013cf6:	4629      	mov	r1, r5
 8013cf8:	4561      	cmp	r1, ip
 8013cfa:	d30a      	bcc.n	8013d12 <__exponent+0x66>
 8013cfc:	f10d 0209 	add.w	r2, sp, #9
 8013d00:	eba2 020e 	sub.w	r2, r2, lr
 8013d04:	4565      	cmp	r5, ip
 8013d06:	bf88      	it	hi
 8013d08:	2200      	movhi	r2, #0
 8013d0a:	4413      	add	r3, r2
 8013d0c:	1a18      	subs	r0, r3, r0
 8013d0e:	b003      	add	sp, #12
 8013d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013d12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013d16:	f804 2f01 	strb.w	r2, [r4, #1]!
 8013d1a:	e7ed      	b.n	8013cf8 <__exponent+0x4c>
 8013d1c:	2330      	movs	r3, #48	; 0x30
 8013d1e:	3130      	adds	r1, #48	; 0x30
 8013d20:	7083      	strb	r3, [r0, #2]
 8013d22:	70c1      	strb	r1, [r0, #3]
 8013d24:	1d03      	adds	r3, r0, #4
 8013d26:	e7f1      	b.n	8013d0c <__exponent+0x60>

08013d28 <_printf_float>:
 8013d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d2c:	ed2d 8b02 	vpush	{d8}
 8013d30:	b08d      	sub	sp, #52	; 0x34
 8013d32:	460c      	mov	r4, r1
 8013d34:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8013d38:	4616      	mov	r6, r2
 8013d3a:	461f      	mov	r7, r3
 8013d3c:	4605      	mov	r5, r0
 8013d3e:	f001 fbfb 	bl	8015538 <_localeconv_r>
 8013d42:	f8d0 a000 	ldr.w	sl, [r0]
 8013d46:	4650      	mov	r0, sl
 8013d48:	f7ec fa5a 	bl	8000200 <strlen>
 8013d4c:	2300      	movs	r3, #0
 8013d4e:	930a      	str	r3, [sp, #40]	; 0x28
 8013d50:	6823      	ldr	r3, [r4, #0]
 8013d52:	9305      	str	r3, [sp, #20]
 8013d54:	f8d8 3000 	ldr.w	r3, [r8]
 8013d58:	f894 b018 	ldrb.w	fp, [r4, #24]
 8013d5c:	3307      	adds	r3, #7
 8013d5e:	f023 0307 	bic.w	r3, r3, #7
 8013d62:	f103 0208 	add.w	r2, r3, #8
 8013d66:	f8c8 2000 	str.w	r2, [r8]
 8013d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d6e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013d72:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013d76:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013d7a:	9307      	str	r3, [sp, #28]
 8013d7c:	f8cd 8018 	str.w	r8, [sp, #24]
 8013d80:	ee08 0a10 	vmov	s16, r0
 8013d84:	4b9f      	ldr	r3, [pc, #636]	; (8014004 <_printf_float+0x2dc>)
 8013d86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8013d8e:	f7ec fee5 	bl	8000b5c <__aeabi_dcmpun>
 8013d92:	bb88      	cbnz	r0, 8013df8 <_printf_float+0xd0>
 8013d94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013d98:	4b9a      	ldr	r3, [pc, #616]	; (8014004 <_printf_float+0x2dc>)
 8013d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8013d9e:	f7ec febf 	bl	8000b20 <__aeabi_dcmple>
 8013da2:	bb48      	cbnz	r0, 8013df8 <_printf_float+0xd0>
 8013da4:	2200      	movs	r2, #0
 8013da6:	2300      	movs	r3, #0
 8013da8:	4640      	mov	r0, r8
 8013daa:	4649      	mov	r1, r9
 8013dac:	f7ec feae 	bl	8000b0c <__aeabi_dcmplt>
 8013db0:	b110      	cbz	r0, 8013db8 <_printf_float+0x90>
 8013db2:	232d      	movs	r3, #45	; 0x2d
 8013db4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013db8:	4b93      	ldr	r3, [pc, #588]	; (8014008 <_printf_float+0x2e0>)
 8013dba:	4894      	ldr	r0, [pc, #592]	; (801400c <_printf_float+0x2e4>)
 8013dbc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013dc0:	bf94      	ite	ls
 8013dc2:	4698      	movls	r8, r3
 8013dc4:	4680      	movhi	r8, r0
 8013dc6:	2303      	movs	r3, #3
 8013dc8:	6123      	str	r3, [r4, #16]
 8013dca:	9b05      	ldr	r3, [sp, #20]
 8013dcc:	f023 0204 	bic.w	r2, r3, #4
 8013dd0:	6022      	str	r2, [r4, #0]
 8013dd2:	f04f 0900 	mov.w	r9, #0
 8013dd6:	9700      	str	r7, [sp, #0]
 8013dd8:	4633      	mov	r3, r6
 8013dda:	aa0b      	add	r2, sp, #44	; 0x2c
 8013ddc:	4621      	mov	r1, r4
 8013dde:	4628      	mov	r0, r5
 8013de0:	f000 f9d8 	bl	8014194 <_printf_common>
 8013de4:	3001      	adds	r0, #1
 8013de6:	f040 8090 	bne.w	8013f0a <_printf_float+0x1e2>
 8013dea:	f04f 30ff 	mov.w	r0, #4294967295
 8013dee:	b00d      	add	sp, #52	; 0x34
 8013df0:	ecbd 8b02 	vpop	{d8}
 8013df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013df8:	4642      	mov	r2, r8
 8013dfa:	464b      	mov	r3, r9
 8013dfc:	4640      	mov	r0, r8
 8013dfe:	4649      	mov	r1, r9
 8013e00:	f7ec feac 	bl	8000b5c <__aeabi_dcmpun>
 8013e04:	b140      	cbz	r0, 8013e18 <_printf_float+0xf0>
 8013e06:	464b      	mov	r3, r9
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	bfbc      	itt	lt
 8013e0c:	232d      	movlt	r3, #45	; 0x2d
 8013e0e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013e12:	487f      	ldr	r0, [pc, #508]	; (8014010 <_printf_float+0x2e8>)
 8013e14:	4b7f      	ldr	r3, [pc, #508]	; (8014014 <_printf_float+0x2ec>)
 8013e16:	e7d1      	b.n	8013dbc <_printf_float+0x94>
 8013e18:	6863      	ldr	r3, [r4, #4]
 8013e1a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8013e1e:	9206      	str	r2, [sp, #24]
 8013e20:	1c5a      	adds	r2, r3, #1
 8013e22:	d13f      	bne.n	8013ea4 <_printf_float+0x17c>
 8013e24:	2306      	movs	r3, #6
 8013e26:	6063      	str	r3, [r4, #4]
 8013e28:	9b05      	ldr	r3, [sp, #20]
 8013e2a:	6861      	ldr	r1, [r4, #4]
 8013e2c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013e30:	2300      	movs	r3, #0
 8013e32:	9303      	str	r3, [sp, #12]
 8013e34:	ab0a      	add	r3, sp, #40	; 0x28
 8013e36:	e9cd b301 	strd	fp, r3, [sp, #4]
 8013e3a:	ab09      	add	r3, sp, #36	; 0x24
 8013e3c:	ec49 8b10 	vmov	d0, r8, r9
 8013e40:	9300      	str	r3, [sp, #0]
 8013e42:	6022      	str	r2, [r4, #0]
 8013e44:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013e48:	4628      	mov	r0, r5
 8013e4a:	f7ff fecd 	bl	8013be8 <__cvt>
 8013e4e:	9b06      	ldr	r3, [sp, #24]
 8013e50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013e52:	2b47      	cmp	r3, #71	; 0x47
 8013e54:	4680      	mov	r8, r0
 8013e56:	d108      	bne.n	8013e6a <_printf_float+0x142>
 8013e58:	1cc8      	adds	r0, r1, #3
 8013e5a:	db02      	blt.n	8013e62 <_printf_float+0x13a>
 8013e5c:	6863      	ldr	r3, [r4, #4]
 8013e5e:	4299      	cmp	r1, r3
 8013e60:	dd41      	ble.n	8013ee6 <_printf_float+0x1be>
 8013e62:	f1ab 0b02 	sub.w	fp, fp, #2
 8013e66:	fa5f fb8b 	uxtb.w	fp, fp
 8013e6a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013e6e:	d820      	bhi.n	8013eb2 <_printf_float+0x18a>
 8013e70:	3901      	subs	r1, #1
 8013e72:	465a      	mov	r2, fp
 8013e74:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013e78:	9109      	str	r1, [sp, #36]	; 0x24
 8013e7a:	f7ff ff17 	bl	8013cac <__exponent>
 8013e7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013e80:	1813      	adds	r3, r2, r0
 8013e82:	2a01      	cmp	r2, #1
 8013e84:	4681      	mov	r9, r0
 8013e86:	6123      	str	r3, [r4, #16]
 8013e88:	dc02      	bgt.n	8013e90 <_printf_float+0x168>
 8013e8a:	6822      	ldr	r2, [r4, #0]
 8013e8c:	07d2      	lsls	r2, r2, #31
 8013e8e:	d501      	bpl.n	8013e94 <_printf_float+0x16c>
 8013e90:	3301      	adds	r3, #1
 8013e92:	6123      	str	r3, [r4, #16]
 8013e94:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d09c      	beq.n	8013dd6 <_printf_float+0xae>
 8013e9c:	232d      	movs	r3, #45	; 0x2d
 8013e9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013ea2:	e798      	b.n	8013dd6 <_printf_float+0xae>
 8013ea4:	9a06      	ldr	r2, [sp, #24]
 8013ea6:	2a47      	cmp	r2, #71	; 0x47
 8013ea8:	d1be      	bne.n	8013e28 <_printf_float+0x100>
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d1bc      	bne.n	8013e28 <_printf_float+0x100>
 8013eae:	2301      	movs	r3, #1
 8013eb0:	e7b9      	b.n	8013e26 <_printf_float+0xfe>
 8013eb2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013eb6:	d118      	bne.n	8013eea <_printf_float+0x1c2>
 8013eb8:	2900      	cmp	r1, #0
 8013eba:	6863      	ldr	r3, [r4, #4]
 8013ebc:	dd0b      	ble.n	8013ed6 <_printf_float+0x1ae>
 8013ebe:	6121      	str	r1, [r4, #16]
 8013ec0:	b913      	cbnz	r3, 8013ec8 <_printf_float+0x1a0>
 8013ec2:	6822      	ldr	r2, [r4, #0]
 8013ec4:	07d0      	lsls	r0, r2, #31
 8013ec6:	d502      	bpl.n	8013ece <_printf_float+0x1a6>
 8013ec8:	3301      	adds	r3, #1
 8013eca:	440b      	add	r3, r1
 8013ecc:	6123      	str	r3, [r4, #16]
 8013ece:	65a1      	str	r1, [r4, #88]	; 0x58
 8013ed0:	f04f 0900 	mov.w	r9, #0
 8013ed4:	e7de      	b.n	8013e94 <_printf_float+0x16c>
 8013ed6:	b913      	cbnz	r3, 8013ede <_printf_float+0x1b6>
 8013ed8:	6822      	ldr	r2, [r4, #0]
 8013eda:	07d2      	lsls	r2, r2, #31
 8013edc:	d501      	bpl.n	8013ee2 <_printf_float+0x1ba>
 8013ede:	3302      	adds	r3, #2
 8013ee0:	e7f4      	b.n	8013ecc <_printf_float+0x1a4>
 8013ee2:	2301      	movs	r3, #1
 8013ee4:	e7f2      	b.n	8013ecc <_printf_float+0x1a4>
 8013ee6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013eec:	4299      	cmp	r1, r3
 8013eee:	db05      	blt.n	8013efc <_printf_float+0x1d4>
 8013ef0:	6823      	ldr	r3, [r4, #0]
 8013ef2:	6121      	str	r1, [r4, #16]
 8013ef4:	07d8      	lsls	r0, r3, #31
 8013ef6:	d5ea      	bpl.n	8013ece <_printf_float+0x1a6>
 8013ef8:	1c4b      	adds	r3, r1, #1
 8013efa:	e7e7      	b.n	8013ecc <_printf_float+0x1a4>
 8013efc:	2900      	cmp	r1, #0
 8013efe:	bfd4      	ite	le
 8013f00:	f1c1 0202 	rsble	r2, r1, #2
 8013f04:	2201      	movgt	r2, #1
 8013f06:	4413      	add	r3, r2
 8013f08:	e7e0      	b.n	8013ecc <_printf_float+0x1a4>
 8013f0a:	6823      	ldr	r3, [r4, #0]
 8013f0c:	055a      	lsls	r2, r3, #21
 8013f0e:	d407      	bmi.n	8013f20 <_printf_float+0x1f8>
 8013f10:	6923      	ldr	r3, [r4, #16]
 8013f12:	4642      	mov	r2, r8
 8013f14:	4631      	mov	r1, r6
 8013f16:	4628      	mov	r0, r5
 8013f18:	47b8      	blx	r7
 8013f1a:	3001      	adds	r0, #1
 8013f1c:	d12c      	bne.n	8013f78 <_printf_float+0x250>
 8013f1e:	e764      	b.n	8013dea <_printf_float+0xc2>
 8013f20:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013f24:	f240 80e0 	bls.w	80140e8 <_printf_float+0x3c0>
 8013f28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013f2c:	2200      	movs	r2, #0
 8013f2e:	2300      	movs	r3, #0
 8013f30:	f7ec fde2 	bl	8000af8 <__aeabi_dcmpeq>
 8013f34:	2800      	cmp	r0, #0
 8013f36:	d034      	beq.n	8013fa2 <_printf_float+0x27a>
 8013f38:	4a37      	ldr	r2, [pc, #220]	; (8014018 <_printf_float+0x2f0>)
 8013f3a:	2301      	movs	r3, #1
 8013f3c:	4631      	mov	r1, r6
 8013f3e:	4628      	mov	r0, r5
 8013f40:	47b8      	blx	r7
 8013f42:	3001      	adds	r0, #1
 8013f44:	f43f af51 	beq.w	8013dea <_printf_float+0xc2>
 8013f48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013f4c:	429a      	cmp	r2, r3
 8013f4e:	db02      	blt.n	8013f56 <_printf_float+0x22e>
 8013f50:	6823      	ldr	r3, [r4, #0]
 8013f52:	07d8      	lsls	r0, r3, #31
 8013f54:	d510      	bpl.n	8013f78 <_printf_float+0x250>
 8013f56:	ee18 3a10 	vmov	r3, s16
 8013f5a:	4652      	mov	r2, sl
 8013f5c:	4631      	mov	r1, r6
 8013f5e:	4628      	mov	r0, r5
 8013f60:	47b8      	blx	r7
 8013f62:	3001      	adds	r0, #1
 8013f64:	f43f af41 	beq.w	8013dea <_printf_float+0xc2>
 8013f68:	f04f 0800 	mov.w	r8, #0
 8013f6c:	f104 091a 	add.w	r9, r4, #26
 8013f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f72:	3b01      	subs	r3, #1
 8013f74:	4543      	cmp	r3, r8
 8013f76:	dc09      	bgt.n	8013f8c <_printf_float+0x264>
 8013f78:	6823      	ldr	r3, [r4, #0]
 8013f7a:	079b      	lsls	r3, r3, #30
 8013f7c:	f100 8105 	bmi.w	801418a <_printf_float+0x462>
 8013f80:	68e0      	ldr	r0, [r4, #12]
 8013f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013f84:	4298      	cmp	r0, r3
 8013f86:	bfb8      	it	lt
 8013f88:	4618      	movlt	r0, r3
 8013f8a:	e730      	b.n	8013dee <_printf_float+0xc6>
 8013f8c:	2301      	movs	r3, #1
 8013f8e:	464a      	mov	r2, r9
 8013f90:	4631      	mov	r1, r6
 8013f92:	4628      	mov	r0, r5
 8013f94:	47b8      	blx	r7
 8013f96:	3001      	adds	r0, #1
 8013f98:	f43f af27 	beq.w	8013dea <_printf_float+0xc2>
 8013f9c:	f108 0801 	add.w	r8, r8, #1
 8013fa0:	e7e6      	b.n	8013f70 <_printf_float+0x248>
 8013fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	dc39      	bgt.n	801401c <_printf_float+0x2f4>
 8013fa8:	4a1b      	ldr	r2, [pc, #108]	; (8014018 <_printf_float+0x2f0>)
 8013faa:	2301      	movs	r3, #1
 8013fac:	4631      	mov	r1, r6
 8013fae:	4628      	mov	r0, r5
 8013fb0:	47b8      	blx	r7
 8013fb2:	3001      	adds	r0, #1
 8013fb4:	f43f af19 	beq.w	8013dea <_printf_float+0xc2>
 8013fb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013fbc:	4313      	orrs	r3, r2
 8013fbe:	d102      	bne.n	8013fc6 <_printf_float+0x29e>
 8013fc0:	6823      	ldr	r3, [r4, #0]
 8013fc2:	07d9      	lsls	r1, r3, #31
 8013fc4:	d5d8      	bpl.n	8013f78 <_printf_float+0x250>
 8013fc6:	ee18 3a10 	vmov	r3, s16
 8013fca:	4652      	mov	r2, sl
 8013fcc:	4631      	mov	r1, r6
 8013fce:	4628      	mov	r0, r5
 8013fd0:	47b8      	blx	r7
 8013fd2:	3001      	adds	r0, #1
 8013fd4:	f43f af09 	beq.w	8013dea <_printf_float+0xc2>
 8013fd8:	f04f 0900 	mov.w	r9, #0
 8013fdc:	f104 0a1a 	add.w	sl, r4, #26
 8013fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013fe2:	425b      	negs	r3, r3
 8013fe4:	454b      	cmp	r3, r9
 8013fe6:	dc01      	bgt.n	8013fec <_printf_float+0x2c4>
 8013fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013fea:	e792      	b.n	8013f12 <_printf_float+0x1ea>
 8013fec:	2301      	movs	r3, #1
 8013fee:	4652      	mov	r2, sl
 8013ff0:	4631      	mov	r1, r6
 8013ff2:	4628      	mov	r0, r5
 8013ff4:	47b8      	blx	r7
 8013ff6:	3001      	adds	r0, #1
 8013ff8:	f43f aef7 	beq.w	8013dea <_printf_float+0xc2>
 8013ffc:	f109 0901 	add.w	r9, r9, #1
 8014000:	e7ee      	b.n	8013fe0 <_printf_float+0x2b8>
 8014002:	bf00      	nop
 8014004:	7fefffff 	.word	0x7fefffff
 8014008:	08016dd4 	.word	0x08016dd4
 801400c:	08016dd8 	.word	0x08016dd8
 8014010:	08016de0 	.word	0x08016de0
 8014014:	08016ddc 	.word	0x08016ddc
 8014018:	08016de4 	.word	0x08016de4
 801401c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801401e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014020:	429a      	cmp	r2, r3
 8014022:	bfa8      	it	ge
 8014024:	461a      	movge	r2, r3
 8014026:	2a00      	cmp	r2, #0
 8014028:	4691      	mov	r9, r2
 801402a:	dc37      	bgt.n	801409c <_printf_float+0x374>
 801402c:	f04f 0b00 	mov.w	fp, #0
 8014030:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014034:	f104 021a 	add.w	r2, r4, #26
 8014038:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801403a:	9305      	str	r3, [sp, #20]
 801403c:	eba3 0309 	sub.w	r3, r3, r9
 8014040:	455b      	cmp	r3, fp
 8014042:	dc33      	bgt.n	80140ac <_printf_float+0x384>
 8014044:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014048:	429a      	cmp	r2, r3
 801404a:	db3b      	blt.n	80140c4 <_printf_float+0x39c>
 801404c:	6823      	ldr	r3, [r4, #0]
 801404e:	07da      	lsls	r2, r3, #31
 8014050:	d438      	bmi.n	80140c4 <_printf_float+0x39c>
 8014052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014054:	9a05      	ldr	r2, [sp, #20]
 8014056:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014058:	1a9a      	subs	r2, r3, r2
 801405a:	eba3 0901 	sub.w	r9, r3, r1
 801405e:	4591      	cmp	r9, r2
 8014060:	bfa8      	it	ge
 8014062:	4691      	movge	r9, r2
 8014064:	f1b9 0f00 	cmp.w	r9, #0
 8014068:	dc35      	bgt.n	80140d6 <_printf_float+0x3ae>
 801406a:	f04f 0800 	mov.w	r8, #0
 801406e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014072:	f104 0a1a 	add.w	sl, r4, #26
 8014076:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801407a:	1a9b      	subs	r3, r3, r2
 801407c:	eba3 0309 	sub.w	r3, r3, r9
 8014080:	4543      	cmp	r3, r8
 8014082:	f77f af79 	ble.w	8013f78 <_printf_float+0x250>
 8014086:	2301      	movs	r3, #1
 8014088:	4652      	mov	r2, sl
 801408a:	4631      	mov	r1, r6
 801408c:	4628      	mov	r0, r5
 801408e:	47b8      	blx	r7
 8014090:	3001      	adds	r0, #1
 8014092:	f43f aeaa 	beq.w	8013dea <_printf_float+0xc2>
 8014096:	f108 0801 	add.w	r8, r8, #1
 801409a:	e7ec      	b.n	8014076 <_printf_float+0x34e>
 801409c:	4613      	mov	r3, r2
 801409e:	4631      	mov	r1, r6
 80140a0:	4642      	mov	r2, r8
 80140a2:	4628      	mov	r0, r5
 80140a4:	47b8      	blx	r7
 80140a6:	3001      	adds	r0, #1
 80140a8:	d1c0      	bne.n	801402c <_printf_float+0x304>
 80140aa:	e69e      	b.n	8013dea <_printf_float+0xc2>
 80140ac:	2301      	movs	r3, #1
 80140ae:	4631      	mov	r1, r6
 80140b0:	4628      	mov	r0, r5
 80140b2:	9205      	str	r2, [sp, #20]
 80140b4:	47b8      	blx	r7
 80140b6:	3001      	adds	r0, #1
 80140b8:	f43f ae97 	beq.w	8013dea <_printf_float+0xc2>
 80140bc:	9a05      	ldr	r2, [sp, #20]
 80140be:	f10b 0b01 	add.w	fp, fp, #1
 80140c2:	e7b9      	b.n	8014038 <_printf_float+0x310>
 80140c4:	ee18 3a10 	vmov	r3, s16
 80140c8:	4652      	mov	r2, sl
 80140ca:	4631      	mov	r1, r6
 80140cc:	4628      	mov	r0, r5
 80140ce:	47b8      	blx	r7
 80140d0:	3001      	adds	r0, #1
 80140d2:	d1be      	bne.n	8014052 <_printf_float+0x32a>
 80140d4:	e689      	b.n	8013dea <_printf_float+0xc2>
 80140d6:	9a05      	ldr	r2, [sp, #20]
 80140d8:	464b      	mov	r3, r9
 80140da:	4442      	add	r2, r8
 80140dc:	4631      	mov	r1, r6
 80140de:	4628      	mov	r0, r5
 80140e0:	47b8      	blx	r7
 80140e2:	3001      	adds	r0, #1
 80140e4:	d1c1      	bne.n	801406a <_printf_float+0x342>
 80140e6:	e680      	b.n	8013dea <_printf_float+0xc2>
 80140e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80140ea:	2a01      	cmp	r2, #1
 80140ec:	dc01      	bgt.n	80140f2 <_printf_float+0x3ca>
 80140ee:	07db      	lsls	r3, r3, #31
 80140f0:	d538      	bpl.n	8014164 <_printf_float+0x43c>
 80140f2:	2301      	movs	r3, #1
 80140f4:	4642      	mov	r2, r8
 80140f6:	4631      	mov	r1, r6
 80140f8:	4628      	mov	r0, r5
 80140fa:	47b8      	blx	r7
 80140fc:	3001      	adds	r0, #1
 80140fe:	f43f ae74 	beq.w	8013dea <_printf_float+0xc2>
 8014102:	ee18 3a10 	vmov	r3, s16
 8014106:	4652      	mov	r2, sl
 8014108:	4631      	mov	r1, r6
 801410a:	4628      	mov	r0, r5
 801410c:	47b8      	blx	r7
 801410e:	3001      	adds	r0, #1
 8014110:	f43f ae6b 	beq.w	8013dea <_printf_float+0xc2>
 8014114:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014118:	2200      	movs	r2, #0
 801411a:	2300      	movs	r3, #0
 801411c:	f7ec fcec 	bl	8000af8 <__aeabi_dcmpeq>
 8014120:	b9d8      	cbnz	r0, 801415a <_printf_float+0x432>
 8014122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014124:	f108 0201 	add.w	r2, r8, #1
 8014128:	3b01      	subs	r3, #1
 801412a:	4631      	mov	r1, r6
 801412c:	4628      	mov	r0, r5
 801412e:	47b8      	blx	r7
 8014130:	3001      	adds	r0, #1
 8014132:	d10e      	bne.n	8014152 <_printf_float+0x42a>
 8014134:	e659      	b.n	8013dea <_printf_float+0xc2>
 8014136:	2301      	movs	r3, #1
 8014138:	4652      	mov	r2, sl
 801413a:	4631      	mov	r1, r6
 801413c:	4628      	mov	r0, r5
 801413e:	47b8      	blx	r7
 8014140:	3001      	adds	r0, #1
 8014142:	f43f ae52 	beq.w	8013dea <_printf_float+0xc2>
 8014146:	f108 0801 	add.w	r8, r8, #1
 801414a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801414c:	3b01      	subs	r3, #1
 801414e:	4543      	cmp	r3, r8
 8014150:	dcf1      	bgt.n	8014136 <_printf_float+0x40e>
 8014152:	464b      	mov	r3, r9
 8014154:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014158:	e6dc      	b.n	8013f14 <_printf_float+0x1ec>
 801415a:	f04f 0800 	mov.w	r8, #0
 801415e:	f104 0a1a 	add.w	sl, r4, #26
 8014162:	e7f2      	b.n	801414a <_printf_float+0x422>
 8014164:	2301      	movs	r3, #1
 8014166:	4642      	mov	r2, r8
 8014168:	e7df      	b.n	801412a <_printf_float+0x402>
 801416a:	2301      	movs	r3, #1
 801416c:	464a      	mov	r2, r9
 801416e:	4631      	mov	r1, r6
 8014170:	4628      	mov	r0, r5
 8014172:	47b8      	blx	r7
 8014174:	3001      	adds	r0, #1
 8014176:	f43f ae38 	beq.w	8013dea <_printf_float+0xc2>
 801417a:	f108 0801 	add.w	r8, r8, #1
 801417e:	68e3      	ldr	r3, [r4, #12]
 8014180:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014182:	1a5b      	subs	r3, r3, r1
 8014184:	4543      	cmp	r3, r8
 8014186:	dcf0      	bgt.n	801416a <_printf_float+0x442>
 8014188:	e6fa      	b.n	8013f80 <_printf_float+0x258>
 801418a:	f04f 0800 	mov.w	r8, #0
 801418e:	f104 0919 	add.w	r9, r4, #25
 8014192:	e7f4      	b.n	801417e <_printf_float+0x456>

08014194 <_printf_common>:
 8014194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014198:	4616      	mov	r6, r2
 801419a:	4699      	mov	r9, r3
 801419c:	688a      	ldr	r2, [r1, #8]
 801419e:	690b      	ldr	r3, [r1, #16]
 80141a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80141a4:	4293      	cmp	r3, r2
 80141a6:	bfb8      	it	lt
 80141a8:	4613      	movlt	r3, r2
 80141aa:	6033      	str	r3, [r6, #0]
 80141ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80141b0:	4607      	mov	r7, r0
 80141b2:	460c      	mov	r4, r1
 80141b4:	b10a      	cbz	r2, 80141ba <_printf_common+0x26>
 80141b6:	3301      	adds	r3, #1
 80141b8:	6033      	str	r3, [r6, #0]
 80141ba:	6823      	ldr	r3, [r4, #0]
 80141bc:	0699      	lsls	r1, r3, #26
 80141be:	bf42      	ittt	mi
 80141c0:	6833      	ldrmi	r3, [r6, #0]
 80141c2:	3302      	addmi	r3, #2
 80141c4:	6033      	strmi	r3, [r6, #0]
 80141c6:	6825      	ldr	r5, [r4, #0]
 80141c8:	f015 0506 	ands.w	r5, r5, #6
 80141cc:	d106      	bne.n	80141dc <_printf_common+0x48>
 80141ce:	f104 0a19 	add.w	sl, r4, #25
 80141d2:	68e3      	ldr	r3, [r4, #12]
 80141d4:	6832      	ldr	r2, [r6, #0]
 80141d6:	1a9b      	subs	r3, r3, r2
 80141d8:	42ab      	cmp	r3, r5
 80141da:	dc26      	bgt.n	801422a <_printf_common+0x96>
 80141dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80141e0:	1e13      	subs	r3, r2, #0
 80141e2:	6822      	ldr	r2, [r4, #0]
 80141e4:	bf18      	it	ne
 80141e6:	2301      	movne	r3, #1
 80141e8:	0692      	lsls	r2, r2, #26
 80141ea:	d42b      	bmi.n	8014244 <_printf_common+0xb0>
 80141ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80141f0:	4649      	mov	r1, r9
 80141f2:	4638      	mov	r0, r7
 80141f4:	47c0      	blx	r8
 80141f6:	3001      	adds	r0, #1
 80141f8:	d01e      	beq.n	8014238 <_printf_common+0xa4>
 80141fa:	6823      	ldr	r3, [r4, #0]
 80141fc:	68e5      	ldr	r5, [r4, #12]
 80141fe:	6832      	ldr	r2, [r6, #0]
 8014200:	f003 0306 	and.w	r3, r3, #6
 8014204:	2b04      	cmp	r3, #4
 8014206:	bf08      	it	eq
 8014208:	1aad      	subeq	r5, r5, r2
 801420a:	68a3      	ldr	r3, [r4, #8]
 801420c:	6922      	ldr	r2, [r4, #16]
 801420e:	bf0c      	ite	eq
 8014210:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014214:	2500      	movne	r5, #0
 8014216:	4293      	cmp	r3, r2
 8014218:	bfc4      	itt	gt
 801421a:	1a9b      	subgt	r3, r3, r2
 801421c:	18ed      	addgt	r5, r5, r3
 801421e:	2600      	movs	r6, #0
 8014220:	341a      	adds	r4, #26
 8014222:	42b5      	cmp	r5, r6
 8014224:	d11a      	bne.n	801425c <_printf_common+0xc8>
 8014226:	2000      	movs	r0, #0
 8014228:	e008      	b.n	801423c <_printf_common+0xa8>
 801422a:	2301      	movs	r3, #1
 801422c:	4652      	mov	r2, sl
 801422e:	4649      	mov	r1, r9
 8014230:	4638      	mov	r0, r7
 8014232:	47c0      	blx	r8
 8014234:	3001      	adds	r0, #1
 8014236:	d103      	bne.n	8014240 <_printf_common+0xac>
 8014238:	f04f 30ff 	mov.w	r0, #4294967295
 801423c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014240:	3501      	adds	r5, #1
 8014242:	e7c6      	b.n	80141d2 <_printf_common+0x3e>
 8014244:	18e1      	adds	r1, r4, r3
 8014246:	1c5a      	adds	r2, r3, #1
 8014248:	2030      	movs	r0, #48	; 0x30
 801424a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801424e:	4422      	add	r2, r4
 8014250:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014254:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014258:	3302      	adds	r3, #2
 801425a:	e7c7      	b.n	80141ec <_printf_common+0x58>
 801425c:	2301      	movs	r3, #1
 801425e:	4622      	mov	r2, r4
 8014260:	4649      	mov	r1, r9
 8014262:	4638      	mov	r0, r7
 8014264:	47c0      	blx	r8
 8014266:	3001      	adds	r0, #1
 8014268:	d0e6      	beq.n	8014238 <_printf_common+0xa4>
 801426a:	3601      	adds	r6, #1
 801426c:	e7d9      	b.n	8014222 <_printf_common+0x8e>
	...

08014270 <_printf_i>:
 8014270:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014274:	7e0f      	ldrb	r7, [r1, #24]
 8014276:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014278:	2f78      	cmp	r7, #120	; 0x78
 801427a:	4691      	mov	r9, r2
 801427c:	4680      	mov	r8, r0
 801427e:	460c      	mov	r4, r1
 8014280:	469a      	mov	sl, r3
 8014282:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014286:	d807      	bhi.n	8014298 <_printf_i+0x28>
 8014288:	2f62      	cmp	r7, #98	; 0x62
 801428a:	d80a      	bhi.n	80142a2 <_printf_i+0x32>
 801428c:	2f00      	cmp	r7, #0
 801428e:	f000 80d8 	beq.w	8014442 <_printf_i+0x1d2>
 8014292:	2f58      	cmp	r7, #88	; 0x58
 8014294:	f000 80a3 	beq.w	80143de <_printf_i+0x16e>
 8014298:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801429c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80142a0:	e03a      	b.n	8014318 <_printf_i+0xa8>
 80142a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80142a6:	2b15      	cmp	r3, #21
 80142a8:	d8f6      	bhi.n	8014298 <_printf_i+0x28>
 80142aa:	a101      	add	r1, pc, #4	; (adr r1, 80142b0 <_printf_i+0x40>)
 80142ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80142b0:	08014309 	.word	0x08014309
 80142b4:	0801431d 	.word	0x0801431d
 80142b8:	08014299 	.word	0x08014299
 80142bc:	08014299 	.word	0x08014299
 80142c0:	08014299 	.word	0x08014299
 80142c4:	08014299 	.word	0x08014299
 80142c8:	0801431d 	.word	0x0801431d
 80142cc:	08014299 	.word	0x08014299
 80142d0:	08014299 	.word	0x08014299
 80142d4:	08014299 	.word	0x08014299
 80142d8:	08014299 	.word	0x08014299
 80142dc:	08014429 	.word	0x08014429
 80142e0:	0801434d 	.word	0x0801434d
 80142e4:	0801440b 	.word	0x0801440b
 80142e8:	08014299 	.word	0x08014299
 80142ec:	08014299 	.word	0x08014299
 80142f0:	0801444b 	.word	0x0801444b
 80142f4:	08014299 	.word	0x08014299
 80142f8:	0801434d 	.word	0x0801434d
 80142fc:	08014299 	.word	0x08014299
 8014300:	08014299 	.word	0x08014299
 8014304:	08014413 	.word	0x08014413
 8014308:	682b      	ldr	r3, [r5, #0]
 801430a:	1d1a      	adds	r2, r3, #4
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	602a      	str	r2, [r5, #0]
 8014310:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014314:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014318:	2301      	movs	r3, #1
 801431a:	e0a3      	b.n	8014464 <_printf_i+0x1f4>
 801431c:	6820      	ldr	r0, [r4, #0]
 801431e:	6829      	ldr	r1, [r5, #0]
 8014320:	0606      	lsls	r6, r0, #24
 8014322:	f101 0304 	add.w	r3, r1, #4
 8014326:	d50a      	bpl.n	801433e <_printf_i+0xce>
 8014328:	680e      	ldr	r6, [r1, #0]
 801432a:	602b      	str	r3, [r5, #0]
 801432c:	2e00      	cmp	r6, #0
 801432e:	da03      	bge.n	8014338 <_printf_i+0xc8>
 8014330:	232d      	movs	r3, #45	; 0x2d
 8014332:	4276      	negs	r6, r6
 8014334:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014338:	485e      	ldr	r0, [pc, #376]	; (80144b4 <_printf_i+0x244>)
 801433a:	230a      	movs	r3, #10
 801433c:	e019      	b.n	8014372 <_printf_i+0x102>
 801433e:	680e      	ldr	r6, [r1, #0]
 8014340:	602b      	str	r3, [r5, #0]
 8014342:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014346:	bf18      	it	ne
 8014348:	b236      	sxthne	r6, r6
 801434a:	e7ef      	b.n	801432c <_printf_i+0xbc>
 801434c:	682b      	ldr	r3, [r5, #0]
 801434e:	6820      	ldr	r0, [r4, #0]
 8014350:	1d19      	adds	r1, r3, #4
 8014352:	6029      	str	r1, [r5, #0]
 8014354:	0601      	lsls	r1, r0, #24
 8014356:	d501      	bpl.n	801435c <_printf_i+0xec>
 8014358:	681e      	ldr	r6, [r3, #0]
 801435a:	e002      	b.n	8014362 <_printf_i+0xf2>
 801435c:	0646      	lsls	r6, r0, #25
 801435e:	d5fb      	bpl.n	8014358 <_printf_i+0xe8>
 8014360:	881e      	ldrh	r6, [r3, #0]
 8014362:	4854      	ldr	r0, [pc, #336]	; (80144b4 <_printf_i+0x244>)
 8014364:	2f6f      	cmp	r7, #111	; 0x6f
 8014366:	bf0c      	ite	eq
 8014368:	2308      	moveq	r3, #8
 801436a:	230a      	movne	r3, #10
 801436c:	2100      	movs	r1, #0
 801436e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014372:	6865      	ldr	r5, [r4, #4]
 8014374:	60a5      	str	r5, [r4, #8]
 8014376:	2d00      	cmp	r5, #0
 8014378:	bfa2      	ittt	ge
 801437a:	6821      	ldrge	r1, [r4, #0]
 801437c:	f021 0104 	bicge.w	r1, r1, #4
 8014380:	6021      	strge	r1, [r4, #0]
 8014382:	b90e      	cbnz	r6, 8014388 <_printf_i+0x118>
 8014384:	2d00      	cmp	r5, #0
 8014386:	d04d      	beq.n	8014424 <_printf_i+0x1b4>
 8014388:	4615      	mov	r5, r2
 801438a:	fbb6 f1f3 	udiv	r1, r6, r3
 801438e:	fb03 6711 	mls	r7, r3, r1, r6
 8014392:	5dc7      	ldrb	r7, [r0, r7]
 8014394:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014398:	4637      	mov	r7, r6
 801439a:	42bb      	cmp	r3, r7
 801439c:	460e      	mov	r6, r1
 801439e:	d9f4      	bls.n	801438a <_printf_i+0x11a>
 80143a0:	2b08      	cmp	r3, #8
 80143a2:	d10b      	bne.n	80143bc <_printf_i+0x14c>
 80143a4:	6823      	ldr	r3, [r4, #0]
 80143a6:	07de      	lsls	r6, r3, #31
 80143a8:	d508      	bpl.n	80143bc <_printf_i+0x14c>
 80143aa:	6923      	ldr	r3, [r4, #16]
 80143ac:	6861      	ldr	r1, [r4, #4]
 80143ae:	4299      	cmp	r1, r3
 80143b0:	bfde      	ittt	le
 80143b2:	2330      	movle	r3, #48	; 0x30
 80143b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80143b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80143bc:	1b52      	subs	r2, r2, r5
 80143be:	6122      	str	r2, [r4, #16]
 80143c0:	f8cd a000 	str.w	sl, [sp]
 80143c4:	464b      	mov	r3, r9
 80143c6:	aa03      	add	r2, sp, #12
 80143c8:	4621      	mov	r1, r4
 80143ca:	4640      	mov	r0, r8
 80143cc:	f7ff fee2 	bl	8014194 <_printf_common>
 80143d0:	3001      	adds	r0, #1
 80143d2:	d14c      	bne.n	801446e <_printf_i+0x1fe>
 80143d4:	f04f 30ff 	mov.w	r0, #4294967295
 80143d8:	b004      	add	sp, #16
 80143da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143de:	4835      	ldr	r0, [pc, #212]	; (80144b4 <_printf_i+0x244>)
 80143e0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80143e4:	6829      	ldr	r1, [r5, #0]
 80143e6:	6823      	ldr	r3, [r4, #0]
 80143e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80143ec:	6029      	str	r1, [r5, #0]
 80143ee:	061d      	lsls	r5, r3, #24
 80143f0:	d514      	bpl.n	801441c <_printf_i+0x1ac>
 80143f2:	07df      	lsls	r7, r3, #31
 80143f4:	bf44      	itt	mi
 80143f6:	f043 0320 	orrmi.w	r3, r3, #32
 80143fa:	6023      	strmi	r3, [r4, #0]
 80143fc:	b91e      	cbnz	r6, 8014406 <_printf_i+0x196>
 80143fe:	6823      	ldr	r3, [r4, #0]
 8014400:	f023 0320 	bic.w	r3, r3, #32
 8014404:	6023      	str	r3, [r4, #0]
 8014406:	2310      	movs	r3, #16
 8014408:	e7b0      	b.n	801436c <_printf_i+0xfc>
 801440a:	6823      	ldr	r3, [r4, #0]
 801440c:	f043 0320 	orr.w	r3, r3, #32
 8014410:	6023      	str	r3, [r4, #0]
 8014412:	2378      	movs	r3, #120	; 0x78
 8014414:	4828      	ldr	r0, [pc, #160]	; (80144b8 <_printf_i+0x248>)
 8014416:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801441a:	e7e3      	b.n	80143e4 <_printf_i+0x174>
 801441c:	0659      	lsls	r1, r3, #25
 801441e:	bf48      	it	mi
 8014420:	b2b6      	uxthmi	r6, r6
 8014422:	e7e6      	b.n	80143f2 <_printf_i+0x182>
 8014424:	4615      	mov	r5, r2
 8014426:	e7bb      	b.n	80143a0 <_printf_i+0x130>
 8014428:	682b      	ldr	r3, [r5, #0]
 801442a:	6826      	ldr	r6, [r4, #0]
 801442c:	6961      	ldr	r1, [r4, #20]
 801442e:	1d18      	adds	r0, r3, #4
 8014430:	6028      	str	r0, [r5, #0]
 8014432:	0635      	lsls	r5, r6, #24
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	d501      	bpl.n	801443c <_printf_i+0x1cc>
 8014438:	6019      	str	r1, [r3, #0]
 801443a:	e002      	b.n	8014442 <_printf_i+0x1d2>
 801443c:	0670      	lsls	r0, r6, #25
 801443e:	d5fb      	bpl.n	8014438 <_printf_i+0x1c8>
 8014440:	8019      	strh	r1, [r3, #0]
 8014442:	2300      	movs	r3, #0
 8014444:	6123      	str	r3, [r4, #16]
 8014446:	4615      	mov	r5, r2
 8014448:	e7ba      	b.n	80143c0 <_printf_i+0x150>
 801444a:	682b      	ldr	r3, [r5, #0]
 801444c:	1d1a      	adds	r2, r3, #4
 801444e:	602a      	str	r2, [r5, #0]
 8014450:	681d      	ldr	r5, [r3, #0]
 8014452:	6862      	ldr	r2, [r4, #4]
 8014454:	2100      	movs	r1, #0
 8014456:	4628      	mov	r0, r5
 8014458:	f7eb feda 	bl	8000210 <memchr>
 801445c:	b108      	cbz	r0, 8014462 <_printf_i+0x1f2>
 801445e:	1b40      	subs	r0, r0, r5
 8014460:	6060      	str	r0, [r4, #4]
 8014462:	6863      	ldr	r3, [r4, #4]
 8014464:	6123      	str	r3, [r4, #16]
 8014466:	2300      	movs	r3, #0
 8014468:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801446c:	e7a8      	b.n	80143c0 <_printf_i+0x150>
 801446e:	6923      	ldr	r3, [r4, #16]
 8014470:	462a      	mov	r2, r5
 8014472:	4649      	mov	r1, r9
 8014474:	4640      	mov	r0, r8
 8014476:	47d0      	blx	sl
 8014478:	3001      	adds	r0, #1
 801447a:	d0ab      	beq.n	80143d4 <_printf_i+0x164>
 801447c:	6823      	ldr	r3, [r4, #0]
 801447e:	079b      	lsls	r3, r3, #30
 8014480:	d413      	bmi.n	80144aa <_printf_i+0x23a>
 8014482:	68e0      	ldr	r0, [r4, #12]
 8014484:	9b03      	ldr	r3, [sp, #12]
 8014486:	4298      	cmp	r0, r3
 8014488:	bfb8      	it	lt
 801448a:	4618      	movlt	r0, r3
 801448c:	e7a4      	b.n	80143d8 <_printf_i+0x168>
 801448e:	2301      	movs	r3, #1
 8014490:	4632      	mov	r2, r6
 8014492:	4649      	mov	r1, r9
 8014494:	4640      	mov	r0, r8
 8014496:	47d0      	blx	sl
 8014498:	3001      	adds	r0, #1
 801449a:	d09b      	beq.n	80143d4 <_printf_i+0x164>
 801449c:	3501      	adds	r5, #1
 801449e:	68e3      	ldr	r3, [r4, #12]
 80144a0:	9903      	ldr	r1, [sp, #12]
 80144a2:	1a5b      	subs	r3, r3, r1
 80144a4:	42ab      	cmp	r3, r5
 80144a6:	dcf2      	bgt.n	801448e <_printf_i+0x21e>
 80144a8:	e7eb      	b.n	8014482 <_printf_i+0x212>
 80144aa:	2500      	movs	r5, #0
 80144ac:	f104 0619 	add.w	r6, r4, #25
 80144b0:	e7f5      	b.n	801449e <_printf_i+0x22e>
 80144b2:	bf00      	nop
 80144b4:	08016de6 	.word	0x08016de6
 80144b8:	08016df7 	.word	0x08016df7

080144bc <cleanup_glue>:
 80144bc:	b538      	push	{r3, r4, r5, lr}
 80144be:	460c      	mov	r4, r1
 80144c0:	6809      	ldr	r1, [r1, #0]
 80144c2:	4605      	mov	r5, r0
 80144c4:	b109      	cbz	r1, 80144ca <cleanup_glue+0xe>
 80144c6:	f7ff fff9 	bl	80144bc <cleanup_glue>
 80144ca:	4621      	mov	r1, r4
 80144cc:	4628      	mov	r0, r5
 80144ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80144d2:	f001 bbf5 	b.w	8015cc0 <_free_r>
	...

080144d8 <_reclaim_reent>:
 80144d8:	4b2c      	ldr	r3, [pc, #176]	; (801458c <_reclaim_reent+0xb4>)
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	4283      	cmp	r3, r0
 80144de:	b570      	push	{r4, r5, r6, lr}
 80144e0:	4604      	mov	r4, r0
 80144e2:	d051      	beq.n	8014588 <_reclaim_reent+0xb0>
 80144e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80144e6:	b143      	cbz	r3, 80144fa <_reclaim_reent+0x22>
 80144e8:	68db      	ldr	r3, [r3, #12]
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d14a      	bne.n	8014584 <_reclaim_reent+0xac>
 80144ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80144f0:	6819      	ldr	r1, [r3, #0]
 80144f2:	b111      	cbz	r1, 80144fa <_reclaim_reent+0x22>
 80144f4:	4620      	mov	r0, r4
 80144f6:	f001 fbe3 	bl	8015cc0 <_free_r>
 80144fa:	6961      	ldr	r1, [r4, #20]
 80144fc:	b111      	cbz	r1, 8014504 <_reclaim_reent+0x2c>
 80144fe:	4620      	mov	r0, r4
 8014500:	f001 fbde 	bl	8015cc0 <_free_r>
 8014504:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8014506:	b111      	cbz	r1, 801450e <_reclaim_reent+0x36>
 8014508:	4620      	mov	r0, r4
 801450a:	f001 fbd9 	bl	8015cc0 <_free_r>
 801450e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8014510:	b111      	cbz	r1, 8014518 <_reclaim_reent+0x40>
 8014512:	4620      	mov	r0, r4
 8014514:	f001 fbd4 	bl	8015cc0 <_free_r>
 8014518:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801451a:	b111      	cbz	r1, 8014522 <_reclaim_reent+0x4a>
 801451c:	4620      	mov	r0, r4
 801451e:	f001 fbcf 	bl	8015cc0 <_free_r>
 8014522:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8014524:	b111      	cbz	r1, 801452c <_reclaim_reent+0x54>
 8014526:	4620      	mov	r0, r4
 8014528:	f001 fbca 	bl	8015cc0 <_free_r>
 801452c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801452e:	b111      	cbz	r1, 8014536 <_reclaim_reent+0x5e>
 8014530:	4620      	mov	r0, r4
 8014532:	f001 fbc5 	bl	8015cc0 <_free_r>
 8014536:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8014538:	b111      	cbz	r1, 8014540 <_reclaim_reent+0x68>
 801453a:	4620      	mov	r0, r4
 801453c:	f001 fbc0 	bl	8015cc0 <_free_r>
 8014540:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014542:	b111      	cbz	r1, 801454a <_reclaim_reent+0x72>
 8014544:	4620      	mov	r0, r4
 8014546:	f001 fbbb 	bl	8015cc0 <_free_r>
 801454a:	69a3      	ldr	r3, [r4, #24]
 801454c:	b1e3      	cbz	r3, 8014588 <_reclaim_reent+0xb0>
 801454e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8014550:	4620      	mov	r0, r4
 8014552:	4798      	blx	r3
 8014554:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8014556:	b1b9      	cbz	r1, 8014588 <_reclaim_reent+0xb0>
 8014558:	4620      	mov	r0, r4
 801455a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801455e:	f7ff bfad 	b.w	80144bc <cleanup_glue>
 8014562:	5949      	ldr	r1, [r1, r5]
 8014564:	b941      	cbnz	r1, 8014578 <_reclaim_reent+0xa0>
 8014566:	3504      	adds	r5, #4
 8014568:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801456a:	2d80      	cmp	r5, #128	; 0x80
 801456c:	68d9      	ldr	r1, [r3, #12]
 801456e:	d1f8      	bne.n	8014562 <_reclaim_reent+0x8a>
 8014570:	4620      	mov	r0, r4
 8014572:	f001 fba5 	bl	8015cc0 <_free_r>
 8014576:	e7ba      	b.n	80144ee <_reclaim_reent+0x16>
 8014578:	680e      	ldr	r6, [r1, #0]
 801457a:	4620      	mov	r0, r4
 801457c:	f001 fba0 	bl	8015cc0 <_free_r>
 8014580:	4631      	mov	r1, r6
 8014582:	e7ef      	b.n	8014564 <_reclaim_reent+0x8c>
 8014584:	2500      	movs	r5, #0
 8014586:	e7ef      	b.n	8014568 <_reclaim_reent+0x90>
 8014588:	bd70      	pop	{r4, r5, r6, pc}
 801458a:	bf00      	nop
 801458c:	200003bc 	.word	0x200003bc

08014590 <_sbrk_r>:
 8014590:	b538      	push	{r3, r4, r5, lr}
 8014592:	4d06      	ldr	r5, [pc, #24]	; (80145ac <_sbrk_r+0x1c>)
 8014594:	2300      	movs	r3, #0
 8014596:	4604      	mov	r4, r0
 8014598:	4608      	mov	r0, r1
 801459a:	602b      	str	r3, [r5, #0]
 801459c:	f7f0 fcea 	bl	8004f74 <_sbrk>
 80145a0:	1c43      	adds	r3, r0, #1
 80145a2:	d102      	bne.n	80145aa <_sbrk_r+0x1a>
 80145a4:	682b      	ldr	r3, [r5, #0]
 80145a6:	b103      	cbz	r3, 80145aa <_sbrk_r+0x1a>
 80145a8:	6023      	str	r3, [r4, #0]
 80145aa:	bd38      	pop	{r3, r4, r5, pc}
 80145ac:	20009880 	.word	0x20009880

080145b0 <siprintf>:
 80145b0:	b40e      	push	{r1, r2, r3}
 80145b2:	b500      	push	{lr}
 80145b4:	b09c      	sub	sp, #112	; 0x70
 80145b6:	ab1d      	add	r3, sp, #116	; 0x74
 80145b8:	9002      	str	r0, [sp, #8]
 80145ba:	9006      	str	r0, [sp, #24]
 80145bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80145c0:	4809      	ldr	r0, [pc, #36]	; (80145e8 <siprintf+0x38>)
 80145c2:	9107      	str	r1, [sp, #28]
 80145c4:	9104      	str	r1, [sp, #16]
 80145c6:	4909      	ldr	r1, [pc, #36]	; (80145ec <siprintf+0x3c>)
 80145c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80145cc:	9105      	str	r1, [sp, #20]
 80145ce:	6800      	ldr	r0, [r0, #0]
 80145d0:	9301      	str	r3, [sp, #4]
 80145d2:	a902      	add	r1, sp, #8
 80145d4:	f001 fc1c 	bl	8015e10 <_svfiprintf_r>
 80145d8:	9b02      	ldr	r3, [sp, #8]
 80145da:	2200      	movs	r2, #0
 80145dc:	701a      	strb	r2, [r3, #0]
 80145de:	b01c      	add	sp, #112	; 0x70
 80145e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80145e4:	b003      	add	sp, #12
 80145e6:	4770      	bx	lr
 80145e8:	200003bc 	.word	0x200003bc
 80145ec:	ffff0208 	.word	0xffff0208

080145f0 <__sread>:
 80145f0:	b510      	push	{r4, lr}
 80145f2:	460c      	mov	r4, r1
 80145f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145f8:	f001 fd0a 	bl	8016010 <_read_r>
 80145fc:	2800      	cmp	r0, #0
 80145fe:	bfab      	itete	ge
 8014600:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014602:	89a3      	ldrhlt	r3, [r4, #12]
 8014604:	181b      	addge	r3, r3, r0
 8014606:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801460a:	bfac      	ite	ge
 801460c:	6563      	strge	r3, [r4, #84]	; 0x54
 801460e:	81a3      	strhlt	r3, [r4, #12]
 8014610:	bd10      	pop	{r4, pc}

08014612 <__swrite>:
 8014612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014616:	461f      	mov	r7, r3
 8014618:	898b      	ldrh	r3, [r1, #12]
 801461a:	05db      	lsls	r3, r3, #23
 801461c:	4605      	mov	r5, r0
 801461e:	460c      	mov	r4, r1
 8014620:	4616      	mov	r6, r2
 8014622:	d505      	bpl.n	8014630 <__swrite+0x1e>
 8014624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014628:	2302      	movs	r3, #2
 801462a:	2200      	movs	r2, #0
 801462c:	f000 ff88 	bl	8015540 <_lseek_r>
 8014630:	89a3      	ldrh	r3, [r4, #12]
 8014632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014636:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801463a:	81a3      	strh	r3, [r4, #12]
 801463c:	4632      	mov	r2, r6
 801463e:	463b      	mov	r3, r7
 8014640:	4628      	mov	r0, r5
 8014642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014646:	f000 b817 	b.w	8014678 <_write_r>

0801464a <__sseek>:
 801464a:	b510      	push	{r4, lr}
 801464c:	460c      	mov	r4, r1
 801464e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014652:	f000 ff75 	bl	8015540 <_lseek_r>
 8014656:	1c43      	adds	r3, r0, #1
 8014658:	89a3      	ldrh	r3, [r4, #12]
 801465a:	bf15      	itete	ne
 801465c:	6560      	strne	r0, [r4, #84]	; 0x54
 801465e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014662:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014666:	81a3      	strheq	r3, [r4, #12]
 8014668:	bf18      	it	ne
 801466a:	81a3      	strhne	r3, [r4, #12]
 801466c:	bd10      	pop	{r4, pc}

0801466e <__sclose>:
 801466e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014672:	f000 b813 	b.w	801469c <_close_r>
	...

08014678 <_write_r>:
 8014678:	b538      	push	{r3, r4, r5, lr}
 801467a:	4d07      	ldr	r5, [pc, #28]	; (8014698 <_write_r+0x20>)
 801467c:	4604      	mov	r4, r0
 801467e:	4608      	mov	r0, r1
 8014680:	4611      	mov	r1, r2
 8014682:	2200      	movs	r2, #0
 8014684:	602a      	str	r2, [r5, #0]
 8014686:	461a      	mov	r2, r3
 8014688:	f7f0 fc23 	bl	8004ed2 <_write>
 801468c:	1c43      	adds	r3, r0, #1
 801468e:	d102      	bne.n	8014696 <_write_r+0x1e>
 8014690:	682b      	ldr	r3, [r5, #0]
 8014692:	b103      	cbz	r3, 8014696 <_write_r+0x1e>
 8014694:	6023      	str	r3, [r4, #0]
 8014696:	bd38      	pop	{r3, r4, r5, pc}
 8014698:	20009880 	.word	0x20009880

0801469c <_close_r>:
 801469c:	b538      	push	{r3, r4, r5, lr}
 801469e:	4d06      	ldr	r5, [pc, #24]	; (80146b8 <_close_r+0x1c>)
 80146a0:	2300      	movs	r3, #0
 80146a2:	4604      	mov	r4, r0
 80146a4:	4608      	mov	r0, r1
 80146a6:	602b      	str	r3, [r5, #0]
 80146a8:	f7f0 fc2f 	bl	8004f0a <_close>
 80146ac:	1c43      	adds	r3, r0, #1
 80146ae:	d102      	bne.n	80146b6 <_close_r+0x1a>
 80146b0:	682b      	ldr	r3, [r5, #0]
 80146b2:	b103      	cbz	r3, 80146b6 <_close_r+0x1a>
 80146b4:	6023      	str	r3, [r4, #0]
 80146b6:	bd38      	pop	{r3, r4, r5, pc}
 80146b8:	20009880 	.word	0x20009880

080146bc <quorem>:
 80146bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146c0:	6903      	ldr	r3, [r0, #16]
 80146c2:	690c      	ldr	r4, [r1, #16]
 80146c4:	42a3      	cmp	r3, r4
 80146c6:	4607      	mov	r7, r0
 80146c8:	f2c0 8081 	blt.w	80147ce <quorem+0x112>
 80146cc:	3c01      	subs	r4, #1
 80146ce:	f101 0814 	add.w	r8, r1, #20
 80146d2:	f100 0514 	add.w	r5, r0, #20
 80146d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80146da:	9301      	str	r3, [sp, #4]
 80146dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80146e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80146e4:	3301      	adds	r3, #1
 80146e6:	429a      	cmp	r2, r3
 80146e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80146ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80146f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80146f4:	d331      	bcc.n	801475a <quorem+0x9e>
 80146f6:	f04f 0e00 	mov.w	lr, #0
 80146fa:	4640      	mov	r0, r8
 80146fc:	46ac      	mov	ip, r5
 80146fe:	46f2      	mov	sl, lr
 8014700:	f850 2b04 	ldr.w	r2, [r0], #4
 8014704:	b293      	uxth	r3, r2
 8014706:	fb06 e303 	mla	r3, r6, r3, lr
 801470a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801470e:	b29b      	uxth	r3, r3
 8014710:	ebaa 0303 	sub.w	r3, sl, r3
 8014714:	f8dc a000 	ldr.w	sl, [ip]
 8014718:	0c12      	lsrs	r2, r2, #16
 801471a:	fa13 f38a 	uxtah	r3, r3, sl
 801471e:	fb06 e202 	mla	r2, r6, r2, lr
 8014722:	9300      	str	r3, [sp, #0]
 8014724:	9b00      	ldr	r3, [sp, #0]
 8014726:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801472a:	b292      	uxth	r2, r2
 801472c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8014730:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014734:	f8bd 3000 	ldrh.w	r3, [sp]
 8014738:	4581      	cmp	r9, r0
 801473a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801473e:	f84c 3b04 	str.w	r3, [ip], #4
 8014742:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8014746:	d2db      	bcs.n	8014700 <quorem+0x44>
 8014748:	f855 300b 	ldr.w	r3, [r5, fp]
 801474c:	b92b      	cbnz	r3, 801475a <quorem+0x9e>
 801474e:	9b01      	ldr	r3, [sp, #4]
 8014750:	3b04      	subs	r3, #4
 8014752:	429d      	cmp	r5, r3
 8014754:	461a      	mov	r2, r3
 8014756:	d32e      	bcc.n	80147b6 <quorem+0xfa>
 8014758:	613c      	str	r4, [r7, #16]
 801475a:	4638      	mov	r0, r7
 801475c:	f001 f998 	bl	8015a90 <__mcmp>
 8014760:	2800      	cmp	r0, #0
 8014762:	db24      	blt.n	80147ae <quorem+0xf2>
 8014764:	3601      	adds	r6, #1
 8014766:	4628      	mov	r0, r5
 8014768:	f04f 0c00 	mov.w	ip, #0
 801476c:	f858 2b04 	ldr.w	r2, [r8], #4
 8014770:	f8d0 e000 	ldr.w	lr, [r0]
 8014774:	b293      	uxth	r3, r2
 8014776:	ebac 0303 	sub.w	r3, ip, r3
 801477a:	0c12      	lsrs	r2, r2, #16
 801477c:	fa13 f38e 	uxtah	r3, r3, lr
 8014780:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014784:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014788:	b29b      	uxth	r3, r3
 801478a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801478e:	45c1      	cmp	r9, r8
 8014790:	f840 3b04 	str.w	r3, [r0], #4
 8014794:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014798:	d2e8      	bcs.n	801476c <quorem+0xb0>
 801479a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801479e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80147a2:	b922      	cbnz	r2, 80147ae <quorem+0xf2>
 80147a4:	3b04      	subs	r3, #4
 80147a6:	429d      	cmp	r5, r3
 80147a8:	461a      	mov	r2, r3
 80147aa:	d30a      	bcc.n	80147c2 <quorem+0x106>
 80147ac:	613c      	str	r4, [r7, #16]
 80147ae:	4630      	mov	r0, r6
 80147b0:	b003      	add	sp, #12
 80147b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147b6:	6812      	ldr	r2, [r2, #0]
 80147b8:	3b04      	subs	r3, #4
 80147ba:	2a00      	cmp	r2, #0
 80147bc:	d1cc      	bne.n	8014758 <quorem+0x9c>
 80147be:	3c01      	subs	r4, #1
 80147c0:	e7c7      	b.n	8014752 <quorem+0x96>
 80147c2:	6812      	ldr	r2, [r2, #0]
 80147c4:	3b04      	subs	r3, #4
 80147c6:	2a00      	cmp	r2, #0
 80147c8:	d1f0      	bne.n	80147ac <quorem+0xf0>
 80147ca:	3c01      	subs	r4, #1
 80147cc:	e7eb      	b.n	80147a6 <quorem+0xea>
 80147ce:	2000      	movs	r0, #0
 80147d0:	e7ee      	b.n	80147b0 <quorem+0xf4>
 80147d2:	0000      	movs	r0, r0
 80147d4:	0000      	movs	r0, r0
	...

080147d8 <_dtoa_r>:
 80147d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147dc:	ed2d 8b04 	vpush	{d8-d9}
 80147e0:	ec57 6b10 	vmov	r6, r7, d0
 80147e4:	b093      	sub	sp, #76	; 0x4c
 80147e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80147e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80147ec:	9106      	str	r1, [sp, #24]
 80147ee:	ee10 aa10 	vmov	sl, s0
 80147f2:	4604      	mov	r4, r0
 80147f4:	9209      	str	r2, [sp, #36]	; 0x24
 80147f6:	930c      	str	r3, [sp, #48]	; 0x30
 80147f8:	46bb      	mov	fp, r7
 80147fa:	b975      	cbnz	r5, 801481a <_dtoa_r+0x42>
 80147fc:	2010      	movs	r0, #16
 80147fe:	f000 feb1 	bl	8015564 <malloc>
 8014802:	4602      	mov	r2, r0
 8014804:	6260      	str	r0, [r4, #36]	; 0x24
 8014806:	b920      	cbnz	r0, 8014812 <_dtoa_r+0x3a>
 8014808:	4ba7      	ldr	r3, [pc, #668]	; (8014aa8 <_dtoa_r+0x2d0>)
 801480a:	21ea      	movs	r1, #234	; 0xea
 801480c:	48a7      	ldr	r0, [pc, #668]	; (8014aac <_dtoa_r+0x2d4>)
 801480e:	f001 fc11 	bl	8016034 <__assert_func>
 8014812:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014816:	6005      	str	r5, [r0, #0]
 8014818:	60c5      	str	r5, [r0, #12]
 801481a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801481c:	6819      	ldr	r1, [r3, #0]
 801481e:	b151      	cbz	r1, 8014836 <_dtoa_r+0x5e>
 8014820:	685a      	ldr	r2, [r3, #4]
 8014822:	604a      	str	r2, [r1, #4]
 8014824:	2301      	movs	r3, #1
 8014826:	4093      	lsls	r3, r2
 8014828:	608b      	str	r3, [r1, #8]
 801482a:	4620      	mov	r0, r4
 801482c:	f000 feee 	bl	801560c <_Bfree>
 8014830:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014832:	2200      	movs	r2, #0
 8014834:	601a      	str	r2, [r3, #0]
 8014836:	1e3b      	subs	r3, r7, #0
 8014838:	bfaa      	itet	ge
 801483a:	2300      	movge	r3, #0
 801483c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8014840:	f8c8 3000 	strge.w	r3, [r8]
 8014844:	4b9a      	ldr	r3, [pc, #616]	; (8014ab0 <_dtoa_r+0x2d8>)
 8014846:	bfbc      	itt	lt
 8014848:	2201      	movlt	r2, #1
 801484a:	f8c8 2000 	strlt.w	r2, [r8]
 801484e:	ea33 030b 	bics.w	r3, r3, fp
 8014852:	d11b      	bne.n	801488c <_dtoa_r+0xb4>
 8014854:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014856:	f242 730f 	movw	r3, #9999	; 0x270f
 801485a:	6013      	str	r3, [r2, #0]
 801485c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014860:	4333      	orrs	r3, r6
 8014862:	f000 8592 	beq.w	801538a <_dtoa_r+0xbb2>
 8014866:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014868:	b963      	cbnz	r3, 8014884 <_dtoa_r+0xac>
 801486a:	4b92      	ldr	r3, [pc, #584]	; (8014ab4 <_dtoa_r+0x2dc>)
 801486c:	e022      	b.n	80148b4 <_dtoa_r+0xdc>
 801486e:	4b92      	ldr	r3, [pc, #584]	; (8014ab8 <_dtoa_r+0x2e0>)
 8014870:	9301      	str	r3, [sp, #4]
 8014872:	3308      	adds	r3, #8
 8014874:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014876:	6013      	str	r3, [r2, #0]
 8014878:	9801      	ldr	r0, [sp, #4]
 801487a:	b013      	add	sp, #76	; 0x4c
 801487c:	ecbd 8b04 	vpop	{d8-d9}
 8014880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014884:	4b8b      	ldr	r3, [pc, #556]	; (8014ab4 <_dtoa_r+0x2dc>)
 8014886:	9301      	str	r3, [sp, #4]
 8014888:	3303      	adds	r3, #3
 801488a:	e7f3      	b.n	8014874 <_dtoa_r+0x9c>
 801488c:	2200      	movs	r2, #0
 801488e:	2300      	movs	r3, #0
 8014890:	4650      	mov	r0, sl
 8014892:	4659      	mov	r1, fp
 8014894:	f7ec f930 	bl	8000af8 <__aeabi_dcmpeq>
 8014898:	ec4b ab19 	vmov	d9, sl, fp
 801489c:	4680      	mov	r8, r0
 801489e:	b158      	cbz	r0, 80148b8 <_dtoa_r+0xe0>
 80148a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80148a2:	2301      	movs	r3, #1
 80148a4:	6013      	str	r3, [r2, #0]
 80148a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	f000 856b 	beq.w	8015384 <_dtoa_r+0xbac>
 80148ae:	4883      	ldr	r0, [pc, #524]	; (8014abc <_dtoa_r+0x2e4>)
 80148b0:	6018      	str	r0, [r3, #0]
 80148b2:	1e43      	subs	r3, r0, #1
 80148b4:	9301      	str	r3, [sp, #4]
 80148b6:	e7df      	b.n	8014878 <_dtoa_r+0xa0>
 80148b8:	ec4b ab10 	vmov	d0, sl, fp
 80148bc:	aa10      	add	r2, sp, #64	; 0x40
 80148be:	a911      	add	r1, sp, #68	; 0x44
 80148c0:	4620      	mov	r0, r4
 80148c2:	f001 f98b 	bl	8015bdc <__d2b>
 80148c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80148ca:	ee08 0a10 	vmov	s16, r0
 80148ce:	2d00      	cmp	r5, #0
 80148d0:	f000 8084 	beq.w	80149dc <_dtoa_r+0x204>
 80148d4:	ee19 3a90 	vmov	r3, s19
 80148d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80148dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80148e0:	4656      	mov	r6, sl
 80148e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80148e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80148ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80148ee:	4b74      	ldr	r3, [pc, #464]	; (8014ac0 <_dtoa_r+0x2e8>)
 80148f0:	2200      	movs	r2, #0
 80148f2:	4630      	mov	r0, r6
 80148f4:	4639      	mov	r1, r7
 80148f6:	f7eb fcdf 	bl	80002b8 <__aeabi_dsub>
 80148fa:	a365      	add	r3, pc, #404	; (adr r3, 8014a90 <_dtoa_r+0x2b8>)
 80148fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014900:	f7eb fe92 	bl	8000628 <__aeabi_dmul>
 8014904:	a364      	add	r3, pc, #400	; (adr r3, 8014a98 <_dtoa_r+0x2c0>)
 8014906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801490a:	f7eb fcd7 	bl	80002bc <__adddf3>
 801490e:	4606      	mov	r6, r0
 8014910:	4628      	mov	r0, r5
 8014912:	460f      	mov	r7, r1
 8014914:	f7eb fe1e 	bl	8000554 <__aeabi_i2d>
 8014918:	a361      	add	r3, pc, #388	; (adr r3, 8014aa0 <_dtoa_r+0x2c8>)
 801491a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801491e:	f7eb fe83 	bl	8000628 <__aeabi_dmul>
 8014922:	4602      	mov	r2, r0
 8014924:	460b      	mov	r3, r1
 8014926:	4630      	mov	r0, r6
 8014928:	4639      	mov	r1, r7
 801492a:	f7eb fcc7 	bl	80002bc <__adddf3>
 801492e:	4606      	mov	r6, r0
 8014930:	460f      	mov	r7, r1
 8014932:	f7ec f929 	bl	8000b88 <__aeabi_d2iz>
 8014936:	2200      	movs	r2, #0
 8014938:	9000      	str	r0, [sp, #0]
 801493a:	2300      	movs	r3, #0
 801493c:	4630      	mov	r0, r6
 801493e:	4639      	mov	r1, r7
 8014940:	f7ec f8e4 	bl	8000b0c <__aeabi_dcmplt>
 8014944:	b150      	cbz	r0, 801495c <_dtoa_r+0x184>
 8014946:	9800      	ldr	r0, [sp, #0]
 8014948:	f7eb fe04 	bl	8000554 <__aeabi_i2d>
 801494c:	4632      	mov	r2, r6
 801494e:	463b      	mov	r3, r7
 8014950:	f7ec f8d2 	bl	8000af8 <__aeabi_dcmpeq>
 8014954:	b910      	cbnz	r0, 801495c <_dtoa_r+0x184>
 8014956:	9b00      	ldr	r3, [sp, #0]
 8014958:	3b01      	subs	r3, #1
 801495a:	9300      	str	r3, [sp, #0]
 801495c:	9b00      	ldr	r3, [sp, #0]
 801495e:	2b16      	cmp	r3, #22
 8014960:	d85a      	bhi.n	8014a18 <_dtoa_r+0x240>
 8014962:	9a00      	ldr	r2, [sp, #0]
 8014964:	4b57      	ldr	r3, [pc, #348]	; (8014ac4 <_dtoa_r+0x2ec>)
 8014966:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801496a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801496e:	ec51 0b19 	vmov	r0, r1, d9
 8014972:	f7ec f8cb 	bl	8000b0c <__aeabi_dcmplt>
 8014976:	2800      	cmp	r0, #0
 8014978:	d050      	beq.n	8014a1c <_dtoa_r+0x244>
 801497a:	9b00      	ldr	r3, [sp, #0]
 801497c:	3b01      	subs	r3, #1
 801497e:	9300      	str	r3, [sp, #0]
 8014980:	2300      	movs	r3, #0
 8014982:	930b      	str	r3, [sp, #44]	; 0x2c
 8014984:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014986:	1b5d      	subs	r5, r3, r5
 8014988:	1e6b      	subs	r3, r5, #1
 801498a:	9305      	str	r3, [sp, #20]
 801498c:	bf45      	ittet	mi
 801498e:	f1c5 0301 	rsbmi	r3, r5, #1
 8014992:	9304      	strmi	r3, [sp, #16]
 8014994:	2300      	movpl	r3, #0
 8014996:	2300      	movmi	r3, #0
 8014998:	bf4c      	ite	mi
 801499a:	9305      	strmi	r3, [sp, #20]
 801499c:	9304      	strpl	r3, [sp, #16]
 801499e:	9b00      	ldr	r3, [sp, #0]
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	db3d      	blt.n	8014a20 <_dtoa_r+0x248>
 80149a4:	9b05      	ldr	r3, [sp, #20]
 80149a6:	9a00      	ldr	r2, [sp, #0]
 80149a8:	920a      	str	r2, [sp, #40]	; 0x28
 80149aa:	4413      	add	r3, r2
 80149ac:	9305      	str	r3, [sp, #20]
 80149ae:	2300      	movs	r3, #0
 80149b0:	9307      	str	r3, [sp, #28]
 80149b2:	9b06      	ldr	r3, [sp, #24]
 80149b4:	2b09      	cmp	r3, #9
 80149b6:	f200 8089 	bhi.w	8014acc <_dtoa_r+0x2f4>
 80149ba:	2b05      	cmp	r3, #5
 80149bc:	bfc4      	itt	gt
 80149be:	3b04      	subgt	r3, #4
 80149c0:	9306      	strgt	r3, [sp, #24]
 80149c2:	9b06      	ldr	r3, [sp, #24]
 80149c4:	f1a3 0302 	sub.w	r3, r3, #2
 80149c8:	bfcc      	ite	gt
 80149ca:	2500      	movgt	r5, #0
 80149cc:	2501      	movle	r5, #1
 80149ce:	2b03      	cmp	r3, #3
 80149d0:	f200 8087 	bhi.w	8014ae2 <_dtoa_r+0x30a>
 80149d4:	e8df f003 	tbb	[pc, r3]
 80149d8:	59383a2d 	.word	0x59383a2d
 80149dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80149e0:	441d      	add	r5, r3
 80149e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80149e6:	2b20      	cmp	r3, #32
 80149e8:	bfc1      	itttt	gt
 80149ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80149ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80149f2:	fa0b f303 	lslgt.w	r3, fp, r3
 80149f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80149fa:	bfda      	itte	le
 80149fc:	f1c3 0320 	rsble	r3, r3, #32
 8014a00:	fa06 f003 	lslle.w	r0, r6, r3
 8014a04:	4318      	orrgt	r0, r3
 8014a06:	f7eb fd95 	bl	8000534 <__aeabi_ui2d>
 8014a0a:	2301      	movs	r3, #1
 8014a0c:	4606      	mov	r6, r0
 8014a0e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8014a12:	3d01      	subs	r5, #1
 8014a14:	930e      	str	r3, [sp, #56]	; 0x38
 8014a16:	e76a      	b.n	80148ee <_dtoa_r+0x116>
 8014a18:	2301      	movs	r3, #1
 8014a1a:	e7b2      	b.n	8014982 <_dtoa_r+0x1aa>
 8014a1c:	900b      	str	r0, [sp, #44]	; 0x2c
 8014a1e:	e7b1      	b.n	8014984 <_dtoa_r+0x1ac>
 8014a20:	9b04      	ldr	r3, [sp, #16]
 8014a22:	9a00      	ldr	r2, [sp, #0]
 8014a24:	1a9b      	subs	r3, r3, r2
 8014a26:	9304      	str	r3, [sp, #16]
 8014a28:	4253      	negs	r3, r2
 8014a2a:	9307      	str	r3, [sp, #28]
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	930a      	str	r3, [sp, #40]	; 0x28
 8014a30:	e7bf      	b.n	80149b2 <_dtoa_r+0x1da>
 8014a32:	2300      	movs	r3, #0
 8014a34:	9308      	str	r3, [sp, #32]
 8014a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	dc55      	bgt.n	8014ae8 <_dtoa_r+0x310>
 8014a3c:	2301      	movs	r3, #1
 8014a3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014a42:	461a      	mov	r2, r3
 8014a44:	9209      	str	r2, [sp, #36]	; 0x24
 8014a46:	e00c      	b.n	8014a62 <_dtoa_r+0x28a>
 8014a48:	2301      	movs	r3, #1
 8014a4a:	e7f3      	b.n	8014a34 <_dtoa_r+0x25c>
 8014a4c:	2300      	movs	r3, #0
 8014a4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014a50:	9308      	str	r3, [sp, #32]
 8014a52:	9b00      	ldr	r3, [sp, #0]
 8014a54:	4413      	add	r3, r2
 8014a56:	9302      	str	r3, [sp, #8]
 8014a58:	3301      	adds	r3, #1
 8014a5a:	2b01      	cmp	r3, #1
 8014a5c:	9303      	str	r3, [sp, #12]
 8014a5e:	bfb8      	it	lt
 8014a60:	2301      	movlt	r3, #1
 8014a62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8014a64:	2200      	movs	r2, #0
 8014a66:	6042      	str	r2, [r0, #4]
 8014a68:	2204      	movs	r2, #4
 8014a6a:	f102 0614 	add.w	r6, r2, #20
 8014a6e:	429e      	cmp	r6, r3
 8014a70:	6841      	ldr	r1, [r0, #4]
 8014a72:	d93d      	bls.n	8014af0 <_dtoa_r+0x318>
 8014a74:	4620      	mov	r0, r4
 8014a76:	f000 fd89 	bl	801558c <_Balloc>
 8014a7a:	9001      	str	r0, [sp, #4]
 8014a7c:	2800      	cmp	r0, #0
 8014a7e:	d13b      	bne.n	8014af8 <_dtoa_r+0x320>
 8014a80:	4b11      	ldr	r3, [pc, #68]	; (8014ac8 <_dtoa_r+0x2f0>)
 8014a82:	4602      	mov	r2, r0
 8014a84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8014a88:	e6c0      	b.n	801480c <_dtoa_r+0x34>
 8014a8a:	2301      	movs	r3, #1
 8014a8c:	e7df      	b.n	8014a4e <_dtoa_r+0x276>
 8014a8e:	bf00      	nop
 8014a90:	636f4361 	.word	0x636f4361
 8014a94:	3fd287a7 	.word	0x3fd287a7
 8014a98:	8b60c8b3 	.word	0x8b60c8b3
 8014a9c:	3fc68a28 	.word	0x3fc68a28
 8014aa0:	509f79fb 	.word	0x509f79fb
 8014aa4:	3fd34413 	.word	0x3fd34413
 8014aa8:	08016e15 	.word	0x08016e15
 8014aac:	08016e2c 	.word	0x08016e2c
 8014ab0:	7ff00000 	.word	0x7ff00000
 8014ab4:	08016e11 	.word	0x08016e11
 8014ab8:	08016e08 	.word	0x08016e08
 8014abc:	08016de5 	.word	0x08016de5
 8014ac0:	3ff80000 	.word	0x3ff80000
 8014ac4:	08016f20 	.word	0x08016f20
 8014ac8:	08016e87 	.word	0x08016e87
 8014acc:	2501      	movs	r5, #1
 8014ace:	2300      	movs	r3, #0
 8014ad0:	9306      	str	r3, [sp, #24]
 8014ad2:	9508      	str	r5, [sp, #32]
 8014ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8014ad8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014adc:	2200      	movs	r2, #0
 8014ade:	2312      	movs	r3, #18
 8014ae0:	e7b0      	b.n	8014a44 <_dtoa_r+0x26c>
 8014ae2:	2301      	movs	r3, #1
 8014ae4:	9308      	str	r3, [sp, #32]
 8014ae6:	e7f5      	b.n	8014ad4 <_dtoa_r+0x2fc>
 8014ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014aea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014aee:	e7b8      	b.n	8014a62 <_dtoa_r+0x28a>
 8014af0:	3101      	adds	r1, #1
 8014af2:	6041      	str	r1, [r0, #4]
 8014af4:	0052      	lsls	r2, r2, #1
 8014af6:	e7b8      	b.n	8014a6a <_dtoa_r+0x292>
 8014af8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014afa:	9a01      	ldr	r2, [sp, #4]
 8014afc:	601a      	str	r2, [r3, #0]
 8014afe:	9b03      	ldr	r3, [sp, #12]
 8014b00:	2b0e      	cmp	r3, #14
 8014b02:	f200 809d 	bhi.w	8014c40 <_dtoa_r+0x468>
 8014b06:	2d00      	cmp	r5, #0
 8014b08:	f000 809a 	beq.w	8014c40 <_dtoa_r+0x468>
 8014b0c:	9b00      	ldr	r3, [sp, #0]
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	dd32      	ble.n	8014b78 <_dtoa_r+0x3a0>
 8014b12:	4ab7      	ldr	r2, [pc, #732]	; (8014df0 <_dtoa_r+0x618>)
 8014b14:	f003 030f 	and.w	r3, r3, #15
 8014b18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014b1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014b20:	9b00      	ldr	r3, [sp, #0]
 8014b22:	05d8      	lsls	r0, r3, #23
 8014b24:	ea4f 1723 	mov.w	r7, r3, asr #4
 8014b28:	d516      	bpl.n	8014b58 <_dtoa_r+0x380>
 8014b2a:	4bb2      	ldr	r3, [pc, #712]	; (8014df4 <_dtoa_r+0x61c>)
 8014b2c:	ec51 0b19 	vmov	r0, r1, d9
 8014b30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014b34:	f7eb fea2 	bl	800087c <__aeabi_ddiv>
 8014b38:	f007 070f 	and.w	r7, r7, #15
 8014b3c:	4682      	mov	sl, r0
 8014b3e:	468b      	mov	fp, r1
 8014b40:	2503      	movs	r5, #3
 8014b42:	4eac      	ldr	r6, [pc, #688]	; (8014df4 <_dtoa_r+0x61c>)
 8014b44:	b957      	cbnz	r7, 8014b5c <_dtoa_r+0x384>
 8014b46:	4642      	mov	r2, r8
 8014b48:	464b      	mov	r3, r9
 8014b4a:	4650      	mov	r0, sl
 8014b4c:	4659      	mov	r1, fp
 8014b4e:	f7eb fe95 	bl	800087c <__aeabi_ddiv>
 8014b52:	4682      	mov	sl, r0
 8014b54:	468b      	mov	fp, r1
 8014b56:	e028      	b.n	8014baa <_dtoa_r+0x3d2>
 8014b58:	2502      	movs	r5, #2
 8014b5a:	e7f2      	b.n	8014b42 <_dtoa_r+0x36a>
 8014b5c:	07f9      	lsls	r1, r7, #31
 8014b5e:	d508      	bpl.n	8014b72 <_dtoa_r+0x39a>
 8014b60:	4640      	mov	r0, r8
 8014b62:	4649      	mov	r1, r9
 8014b64:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014b68:	f7eb fd5e 	bl	8000628 <__aeabi_dmul>
 8014b6c:	3501      	adds	r5, #1
 8014b6e:	4680      	mov	r8, r0
 8014b70:	4689      	mov	r9, r1
 8014b72:	107f      	asrs	r7, r7, #1
 8014b74:	3608      	adds	r6, #8
 8014b76:	e7e5      	b.n	8014b44 <_dtoa_r+0x36c>
 8014b78:	f000 809b 	beq.w	8014cb2 <_dtoa_r+0x4da>
 8014b7c:	9b00      	ldr	r3, [sp, #0]
 8014b7e:	4f9d      	ldr	r7, [pc, #628]	; (8014df4 <_dtoa_r+0x61c>)
 8014b80:	425e      	negs	r6, r3
 8014b82:	4b9b      	ldr	r3, [pc, #620]	; (8014df0 <_dtoa_r+0x618>)
 8014b84:	f006 020f 	and.w	r2, r6, #15
 8014b88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b90:	ec51 0b19 	vmov	r0, r1, d9
 8014b94:	f7eb fd48 	bl	8000628 <__aeabi_dmul>
 8014b98:	1136      	asrs	r6, r6, #4
 8014b9a:	4682      	mov	sl, r0
 8014b9c:	468b      	mov	fp, r1
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	2502      	movs	r5, #2
 8014ba2:	2e00      	cmp	r6, #0
 8014ba4:	d17a      	bne.n	8014c9c <_dtoa_r+0x4c4>
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d1d3      	bne.n	8014b52 <_dtoa_r+0x37a>
 8014baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	f000 8082 	beq.w	8014cb6 <_dtoa_r+0x4de>
 8014bb2:	4b91      	ldr	r3, [pc, #580]	; (8014df8 <_dtoa_r+0x620>)
 8014bb4:	2200      	movs	r2, #0
 8014bb6:	4650      	mov	r0, sl
 8014bb8:	4659      	mov	r1, fp
 8014bba:	f7eb ffa7 	bl	8000b0c <__aeabi_dcmplt>
 8014bbe:	2800      	cmp	r0, #0
 8014bc0:	d079      	beq.n	8014cb6 <_dtoa_r+0x4de>
 8014bc2:	9b03      	ldr	r3, [sp, #12]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d076      	beq.n	8014cb6 <_dtoa_r+0x4de>
 8014bc8:	9b02      	ldr	r3, [sp, #8]
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	dd36      	ble.n	8014c3c <_dtoa_r+0x464>
 8014bce:	9b00      	ldr	r3, [sp, #0]
 8014bd0:	4650      	mov	r0, sl
 8014bd2:	4659      	mov	r1, fp
 8014bd4:	1e5f      	subs	r7, r3, #1
 8014bd6:	2200      	movs	r2, #0
 8014bd8:	4b88      	ldr	r3, [pc, #544]	; (8014dfc <_dtoa_r+0x624>)
 8014bda:	f7eb fd25 	bl	8000628 <__aeabi_dmul>
 8014bde:	9e02      	ldr	r6, [sp, #8]
 8014be0:	4682      	mov	sl, r0
 8014be2:	468b      	mov	fp, r1
 8014be4:	3501      	adds	r5, #1
 8014be6:	4628      	mov	r0, r5
 8014be8:	f7eb fcb4 	bl	8000554 <__aeabi_i2d>
 8014bec:	4652      	mov	r2, sl
 8014bee:	465b      	mov	r3, fp
 8014bf0:	f7eb fd1a 	bl	8000628 <__aeabi_dmul>
 8014bf4:	4b82      	ldr	r3, [pc, #520]	; (8014e00 <_dtoa_r+0x628>)
 8014bf6:	2200      	movs	r2, #0
 8014bf8:	f7eb fb60 	bl	80002bc <__adddf3>
 8014bfc:	46d0      	mov	r8, sl
 8014bfe:	46d9      	mov	r9, fp
 8014c00:	4682      	mov	sl, r0
 8014c02:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8014c06:	2e00      	cmp	r6, #0
 8014c08:	d158      	bne.n	8014cbc <_dtoa_r+0x4e4>
 8014c0a:	4b7e      	ldr	r3, [pc, #504]	; (8014e04 <_dtoa_r+0x62c>)
 8014c0c:	2200      	movs	r2, #0
 8014c0e:	4640      	mov	r0, r8
 8014c10:	4649      	mov	r1, r9
 8014c12:	f7eb fb51 	bl	80002b8 <__aeabi_dsub>
 8014c16:	4652      	mov	r2, sl
 8014c18:	465b      	mov	r3, fp
 8014c1a:	4680      	mov	r8, r0
 8014c1c:	4689      	mov	r9, r1
 8014c1e:	f7eb ff93 	bl	8000b48 <__aeabi_dcmpgt>
 8014c22:	2800      	cmp	r0, #0
 8014c24:	f040 8295 	bne.w	8015152 <_dtoa_r+0x97a>
 8014c28:	4652      	mov	r2, sl
 8014c2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014c2e:	4640      	mov	r0, r8
 8014c30:	4649      	mov	r1, r9
 8014c32:	f7eb ff6b 	bl	8000b0c <__aeabi_dcmplt>
 8014c36:	2800      	cmp	r0, #0
 8014c38:	f040 8289 	bne.w	801514e <_dtoa_r+0x976>
 8014c3c:	ec5b ab19 	vmov	sl, fp, d9
 8014c40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	f2c0 8148 	blt.w	8014ed8 <_dtoa_r+0x700>
 8014c48:	9a00      	ldr	r2, [sp, #0]
 8014c4a:	2a0e      	cmp	r2, #14
 8014c4c:	f300 8144 	bgt.w	8014ed8 <_dtoa_r+0x700>
 8014c50:	4b67      	ldr	r3, [pc, #412]	; (8014df0 <_dtoa_r+0x618>)
 8014c52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014c56:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014c5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c5c:	2b00      	cmp	r3, #0
 8014c5e:	f280 80d5 	bge.w	8014e0c <_dtoa_r+0x634>
 8014c62:	9b03      	ldr	r3, [sp, #12]
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	f300 80d1 	bgt.w	8014e0c <_dtoa_r+0x634>
 8014c6a:	f040 826f 	bne.w	801514c <_dtoa_r+0x974>
 8014c6e:	4b65      	ldr	r3, [pc, #404]	; (8014e04 <_dtoa_r+0x62c>)
 8014c70:	2200      	movs	r2, #0
 8014c72:	4640      	mov	r0, r8
 8014c74:	4649      	mov	r1, r9
 8014c76:	f7eb fcd7 	bl	8000628 <__aeabi_dmul>
 8014c7a:	4652      	mov	r2, sl
 8014c7c:	465b      	mov	r3, fp
 8014c7e:	f7eb ff59 	bl	8000b34 <__aeabi_dcmpge>
 8014c82:	9e03      	ldr	r6, [sp, #12]
 8014c84:	4637      	mov	r7, r6
 8014c86:	2800      	cmp	r0, #0
 8014c88:	f040 8245 	bne.w	8015116 <_dtoa_r+0x93e>
 8014c8c:	9d01      	ldr	r5, [sp, #4]
 8014c8e:	2331      	movs	r3, #49	; 0x31
 8014c90:	f805 3b01 	strb.w	r3, [r5], #1
 8014c94:	9b00      	ldr	r3, [sp, #0]
 8014c96:	3301      	adds	r3, #1
 8014c98:	9300      	str	r3, [sp, #0]
 8014c9a:	e240      	b.n	801511e <_dtoa_r+0x946>
 8014c9c:	07f2      	lsls	r2, r6, #31
 8014c9e:	d505      	bpl.n	8014cac <_dtoa_r+0x4d4>
 8014ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014ca4:	f7eb fcc0 	bl	8000628 <__aeabi_dmul>
 8014ca8:	3501      	adds	r5, #1
 8014caa:	2301      	movs	r3, #1
 8014cac:	1076      	asrs	r6, r6, #1
 8014cae:	3708      	adds	r7, #8
 8014cb0:	e777      	b.n	8014ba2 <_dtoa_r+0x3ca>
 8014cb2:	2502      	movs	r5, #2
 8014cb4:	e779      	b.n	8014baa <_dtoa_r+0x3d2>
 8014cb6:	9f00      	ldr	r7, [sp, #0]
 8014cb8:	9e03      	ldr	r6, [sp, #12]
 8014cba:	e794      	b.n	8014be6 <_dtoa_r+0x40e>
 8014cbc:	9901      	ldr	r1, [sp, #4]
 8014cbe:	4b4c      	ldr	r3, [pc, #304]	; (8014df0 <_dtoa_r+0x618>)
 8014cc0:	4431      	add	r1, r6
 8014cc2:	910d      	str	r1, [sp, #52]	; 0x34
 8014cc4:	9908      	ldr	r1, [sp, #32]
 8014cc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014cca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014cce:	2900      	cmp	r1, #0
 8014cd0:	d043      	beq.n	8014d5a <_dtoa_r+0x582>
 8014cd2:	494d      	ldr	r1, [pc, #308]	; (8014e08 <_dtoa_r+0x630>)
 8014cd4:	2000      	movs	r0, #0
 8014cd6:	f7eb fdd1 	bl	800087c <__aeabi_ddiv>
 8014cda:	4652      	mov	r2, sl
 8014cdc:	465b      	mov	r3, fp
 8014cde:	f7eb faeb 	bl	80002b8 <__aeabi_dsub>
 8014ce2:	9d01      	ldr	r5, [sp, #4]
 8014ce4:	4682      	mov	sl, r0
 8014ce6:	468b      	mov	fp, r1
 8014ce8:	4649      	mov	r1, r9
 8014cea:	4640      	mov	r0, r8
 8014cec:	f7eb ff4c 	bl	8000b88 <__aeabi_d2iz>
 8014cf0:	4606      	mov	r6, r0
 8014cf2:	f7eb fc2f 	bl	8000554 <__aeabi_i2d>
 8014cf6:	4602      	mov	r2, r0
 8014cf8:	460b      	mov	r3, r1
 8014cfa:	4640      	mov	r0, r8
 8014cfc:	4649      	mov	r1, r9
 8014cfe:	f7eb fadb 	bl	80002b8 <__aeabi_dsub>
 8014d02:	3630      	adds	r6, #48	; 0x30
 8014d04:	f805 6b01 	strb.w	r6, [r5], #1
 8014d08:	4652      	mov	r2, sl
 8014d0a:	465b      	mov	r3, fp
 8014d0c:	4680      	mov	r8, r0
 8014d0e:	4689      	mov	r9, r1
 8014d10:	f7eb fefc 	bl	8000b0c <__aeabi_dcmplt>
 8014d14:	2800      	cmp	r0, #0
 8014d16:	d163      	bne.n	8014de0 <_dtoa_r+0x608>
 8014d18:	4642      	mov	r2, r8
 8014d1a:	464b      	mov	r3, r9
 8014d1c:	4936      	ldr	r1, [pc, #216]	; (8014df8 <_dtoa_r+0x620>)
 8014d1e:	2000      	movs	r0, #0
 8014d20:	f7eb faca 	bl	80002b8 <__aeabi_dsub>
 8014d24:	4652      	mov	r2, sl
 8014d26:	465b      	mov	r3, fp
 8014d28:	f7eb fef0 	bl	8000b0c <__aeabi_dcmplt>
 8014d2c:	2800      	cmp	r0, #0
 8014d2e:	f040 80b5 	bne.w	8014e9c <_dtoa_r+0x6c4>
 8014d32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014d34:	429d      	cmp	r5, r3
 8014d36:	d081      	beq.n	8014c3c <_dtoa_r+0x464>
 8014d38:	4b30      	ldr	r3, [pc, #192]	; (8014dfc <_dtoa_r+0x624>)
 8014d3a:	2200      	movs	r2, #0
 8014d3c:	4650      	mov	r0, sl
 8014d3e:	4659      	mov	r1, fp
 8014d40:	f7eb fc72 	bl	8000628 <__aeabi_dmul>
 8014d44:	4b2d      	ldr	r3, [pc, #180]	; (8014dfc <_dtoa_r+0x624>)
 8014d46:	4682      	mov	sl, r0
 8014d48:	468b      	mov	fp, r1
 8014d4a:	4640      	mov	r0, r8
 8014d4c:	4649      	mov	r1, r9
 8014d4e:	2200      	movs	r2, #0
 8014d50:	f7eb fc6a 	bl	8000628 <__aeabi_dmul>
 8014d54:	4680      	mov	r8, r0
 8014d56:	4689      	mov	r9, r1
 8014d58:	e7c6      	b.n	8014ce8 <_dtoa_r+0x510>
 8014d5a:	4650      	mov	r0, sl
 8014d5c:	4659      	mov	r1, fp
 8014d5e:	f7eb fc63 	bl	8000628 <__aeabi_dmul>
 8014d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014d64:	9d01      	ldr	r5, [sp, #4]
 8014d66:	930f      	str	r3, [sp, #60]	; 0x3c
 8014d68:	4682      	mov	sl, r0
 8014d6a:	468b      	mov	fp, r1
 8014d6c:	4649      	mov	r1, r9
 8014d6e:	4640      	mov	r0, r8
 8014d70:	f7eb ff0a 	bl	8000b88 <__aeabi_d2iz>
 8014d74:	4606      	mov	r6, r0
 8014d76:	f7eb fbed 	bl	8000554 <__aeabi_i2d>
 8014d7a:	3630      	adds	r6, #48	; 0x30
 8014d7c:	4602      	mov	r2, r0
 8014d7e:	460b      	mov	r3, r1
 8014d80:	4640      	mov	r0, r8
 8014d82:	4649      	mov	r1, r9
 8014d84:	f7eb fa98 	bl	80002b8 <__aeabi_dsub>
 8014d88:	f805 6b01 	strb.w	r6, [r5], #1
 8014d8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014d8e:	429d      	cmp	r5, r3
 8014d90:	4680      	mov	r8, r0
 8014d92:	4689      	mov	r9, r1
 8014d94:	f04f 0200 	mov.w	r2, #0
 8014d98:	d124      	bne.n	8014de4 <_dtoa_r+0x60c>
 8014d9a:	4b1b      	ldr	r3, [pc, #108]	; (8014e08 <_dtoa_r+0x630>)
 8014d9c:	4650      	mov	r0, sl
 8014d9e:	4659      	mov	r1, fp
 8014da0:	f7eb fa8c 	bl	80002bc <__adddf3>
 8014da4:	4602      	mov	r2, r0
 8014da6:	460b      	mov	r3, r1
 8014da8:	4640      	mov	r0, r8
 8014daa:	4649      	mov	r1, r9
 8014dac:	f7eb fecc 	bl	8000b48 <__aeabi_dcmpgt>
 8014db0:	2800      	cmp	r0, #0
 8014db2:	d173      	bne.n	8014e9c <_dtoa_r+0x6c4>
 8014db4:	4652      	mov	r2, sl
 8014db6:	465b      	mov	r3, fp
 8014db8:	4913      	ldr	r1, [pc, #76]	; (8014e08 <_dtoa_r+0x630>)
 8014dba:	2000      	movs	r0, #0
 8014dbc:	f7eb fa7c 	bl	80002b8 <__aeabi_dsub>
 8014dc0:	4602      	mov	r2, r0
 8014dc2:	460b      	mov	r3, r1
 8014dc4:	4640      	mov	r0, r8
 8014dc6:	4649      	mov	r1, r9
 8014dc8:	f7eb fea0 	bl	8000b0c <__aeabi_dcmplt>
 8014dcc:	2800      	cmp	r0, #0
 8014dce:	f43f af35 	beq.w	8014c3c <_dtoa_r+0x464>
 8014dd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8014dd4:	1e6b      	subs	r3, r5, #1
 8014dd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8014dd8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014ddc:	2b30      	cmp	r3, #48	; 0x30
 8014dde:	d0f8      	beq.n	8014dd2 <_dtoa_r+0x5fa>
 8014de0:	9700      	str	r7, [sp, #0]
 8014de2:	e049      	b.n	8014e78 <_dtoa_r+0x6a0>
 8014de4:	4b05      	ldr	r3, [pc, #20]	; (8014dfc <_dtoa_r+0x624>)
 8014de6:	f7eb fc1f 	bl	8000628 <__aeabi_dmul>
 8014dea:	4680      	mov	r8, r0
 8014dec:	4689      	mov	r9, r1
 8014dee:	e7bd      	b.n	8014d6c <_dtoa_r+0x594>
 8014df0:	08016f20 	.word	0x08016f20
 8014df4:	08016ef8 	.word	0x08016ef8
 8014df8:	3ff00000 	.word	0x3ff00000
 8014dfc:	40240000 	.word	0x40240000
 8014e00:	401c0000 	.word	0x401c0000
 8014e04:	40140000 	.word	0x40140000
 8014e08:	3fe00000 	.word	0x3fe00000
 8014e0c:	9d01      	ldr	r5, [sp, #4]
 8014e0e:	4656      	mov	r6, sl
 8014e10:	465f      	mov	r7, fp
 8014e12:	4642      	mov	r2, r8
 8014e14:	464b      	mov	r3, r9
 8014e16:	4630      	mov	r0, r6
 8014e18:	4639      	mov	r1, r7
 8014e1a:	f7eb fd2f 	bl	800087c <__aeabi_ddiv>
 8014e1e:	f7eb feb3 	bl	8000b88 <__aeabi_d2iz>
 8014e22:	4682      	mov	sl, r0
 8014e24:	f7eb fb96 	bl	8000554 <__aeabi_i2d>
 8014e28:	4642      	mov	r2, r8
 8014e2a:	464b      	mov	r3, r9
 8014e2c:	f7eb fbfc 	bl	8000628 <__aeabi_dmul>
 8014e30:	4602      	mov	r2, r0
 8014e32:	460b      	mov	r3, r1
 8014e34:	4630      	mov	r0, r6
 8014e36:	4639      	mov	r1, r7
 8014e38:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8014e3c:	f7eb fa3c 	bl	80002b8 <__aeabi_dsub>
 8014e40:	f805 6b01 	strb.w	r6, [r5], #1
 8014e44:	9e01      	ldr	r6, [sp, #4]
 8014e46:	9f03      	ldr	r7, [sp, #12]
 8014e48:	1bae      	subs	r6, r5, r6
 8014e4a:	42b7      	cmp	r7, r6
 8014e4c:	4602      	mov	r2, r0
 8014e4e:	460b      	mov	r3, r1
 8014e50:	d135      	bne.n	8014ebe <_dtoa_r+0x6e6>
 8014e52:	f7eb fa33 	bl	80002bc <__adddf3>
 8014e56:	4642      	mov	r2, r8
 8014e58:	464b      	mov	r3, r9
 8014e5a:	4606      	mov	r6, r0
 8014e5c:	460f      	mov	r7, r1
 8014e5e:	f7eb fe73 	bl	8000b48 <__aeabi_dcmpgt>
 8014e62:	b9d0      	cbnz	r0, 8014e9a <_dtoa_r+0x6c2>
 8014e64:	4642      	mov	r2, r8
 8014e66:	464b      	mov	r3, r9
 8014e68:	4630      	mov	r0, r6
 8014e6a:	4639      	mov	r1, r7
 8014e6c:	f7eb fe44 	bl	8000af8 <__aeabi_dcmpeq>
 8014e70:	b110      	cbz	r0, 8014e78 <_dtoa_r+0x6a0>
 8014e72:	f01a 0f01 	tst.w	sl, #1
 8014e76:	d110      	bne.n	8014e9a <_dtoa_r+0x6c2>
 8014e78:	4620      	mov	r0, r4
 8014e7a:	ee18 1a10 	vmov	r1, s16
 8014e7e:	f000 fbc5 	bl	801560c <_Bfree>
 8014e82:	2300      	movs	r3, #0
 8014e84:	9800      	ldr	r0, [sp, #0]
 8014e86:	702b      	strb	r3, [r5, #0]
 8014e88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014e8a:	3001      	adds	r0, #1
 8014e8c:	6018      	str	r0, [r3, #0]
 8014e8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	f43f acf1 	beq.w	8014878 <_dtoa_r+0xa0>
 8014e96:	601d      	str	r5, [r3, #0]
 8014e98:	e4ee      	b.n	8014878 <_dtoa_r+0xa0>
 8014e9a:	9f00      	ldr	r7, [sp, #0]
 8014e9c:	462b      	mov	r3, r5
 8014e9e:	461d      	mov	r5, r3
 8014ea0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014ea4:	2a39      	cmp	r2, #57	; 0x39
 8014ea6:	d106      	bne.n	8014eb6 <_dtoa_r+0x6de>
 8014ea8:	9a01      	ldr	r2, [sp, #4]
 8014eaa:	429a      	cmp	r2, r3
 8014eac:	d1f7      	bne.n	8014e9e <_dtoa_r+0x6c6>
 8014eae:	9901      	ldr	r1, [sp, #4]
 8014eb0:	2230      	movs	r2, #48	; 0x30
 8014eb2:	3701      	adds	r7, #1
 8014eb4:	700a      	strb	r2, [r1, #0]
 8014eb6:	781a      	ldrb	r2, [r3, #0]
 8014eb8:	3201      	adds	r2, #1
 8014eba:	701a      	strb	r2, [r3, #0]
 8014ebc:	e790      	b.n	8014de0 <_dtoa_r+0x608>
 8014ebe:	4ba6      	ldr	r3, [pc, #664]	; (8015158 <_dtoa_r+0x980>)
 8014ec0:	2200      	movs	r2, #0
 8014ec2:	f7eb fbb1 	bl	8000628 <__aeabi_dmul>
 8014ec6:	2200      	movs	r2, #0
 8014ec8:	2300      	movs	r3, #0
 8014eca:	4606      	mov	r6, r0
 8014ecc:	460f      	mov	r7, r1
 8014ece:	f7eb fe13 	bl	8000af8 <__aeabi_dcmpeq>
 8014ed2:	2800      	cmp	r0, #0
 8014ed4:	d09d      	beq.n	8014e12 <_dtoa_r+0x63a>
 8014ed6:	e7cf      	b.n	8014e78 <_dtoa_r+0x6a0>
 8014ed8:	9a08      	ldr	r2, [sp, #32]
 8014eda:	2a00      	cmp	r2, #0
 8014edc:	f000 80d7 	beq.w	801508e <_dtoa_r+0x8b6>
 8014ee0:	9a06      	ldr	r2, [sp, #24]
 8014ee2:	2a01      	cmp	r2, #1
 8014ee4:	f300 80ba 	bgt.w	801505c <_dtoa_r+0x884>
 8014ee8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014eea:	2a00      	cmp	r2, #0
 8014eec:	f000 80b2 	beq.w	8015054 <_dtoa_r+0x87c>
 8014ef0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014ef4:	9e07      	ldr	r6, [sp, #28]
 8014ef6:	9d04      	ldr	r5, [sp, #16]
 8014ef8:	9a04      	ldr	r2, [sp, #16]
 8014efa:	441a      	add	r2, r3
 8014efc:	9204      	str	r2, [sp, #16]
 8014efe:	9a05      	ldr	r2, [sp, #20]
 8014f00:	2101      	movs	r1, #1
 8014f02:	441a      	add	r2, r3
 8014f04:	4620      	mov	r0, r4
 8014f06:	9205      	str	r2, [sp, #20]
 8014f08:	f000 fc38 	bl	801577c <__i2b>
 8014f0c:	4607      	mov	r7, r0
 8014f0e:	2d00      	cmp	r5, #0
 8014f10:	dd0c      	ble.n	8014f2c <_dtoa_r+0x754>
 8014f12:	9b05      	ldr	r3, [sp, #20]
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	dd09      	ble.n	8014f2c <_dtoa_r+0x754>
 8014f18:	42ab      	cmp	r3, r5
 8014f1a:	9a04      	ldr	r2, [sp, #16]
 8014f1c:	bfa8      	it	ge
 8014f1e:	462b      	movge	r3, r5
 8014f20:	1ad2      	subs	r2, r2, r3
 8014f22:	9204      	str	r2, [sp, #16]
 8014f24:	9a05      	ldr	r2, [sp, #20]
 8014f26:	1aed      	subs	r5, r5, r3
 8014f28:	1ad3      	subs	r3, r2, r3
 8014f2a:	9305      	str	r3, [sp, #20]
 8014f2c:	9b07      	ldr	r3, [sp, #28]
 8014f2e:	b31b      	cbz	r3, 8014f78 <_dtoa_r+0x7a0>
 8014f30:	9b08      	ldr	r3, [sp, #32]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	f000 80af 	beq.w	8015096 <_dtoa_r+0x8be>
 8014f38:	2e00      	cmp	r6, #0
 8014f3a:	dd13      	ble.n	8014f64 <_dtoa_r+0x78c>
 8014f3c:	4639      	mov	r1, r7
 8014f3e:	4632      	mov	r2, r6
 8014f40:	4620      	mov	r0, r4
 8014f42:	f000 fcdb 	bl	80158fc <__pow5mult>
 8014f46:	ee18 2a10 	vmov	r2, s16
 8014f4a:	4601      	mov	r1, r0
 8014f4c:	4607      	mov	r7, r0
 8014f4e:	4620      	mov	r0, r4
 8014f50:	f000 fc2a 	bl	80157a8 <__multiply>
 8014f54:	ee18 1a10 	vmov	r1, s16
 8014f58:	4680      	mov	r8, r0
 8014f5a:	4620      	mov	r0, r4
 8014f5c:	f000 fb56 	bl	801560c <_Bfree>
 8014f60:	ee08 8a10 	vmov	s16, r8
 8014f64:	9b07      	ldr	r3, [sp, #28]
 8014f66:	1b9a      	subs	r2, r3, r6
 8014f68:	d006      	beq.n	8014f78 <_dtoa_r+0x7a0>
 8014f6a:	ee18 1a10 	vmov	r1, s16
 8014f6e:	4620      	mov	r0, r4
 8014f70:	f000 fcc4 	bl	80158fc <__pow5mult>
 8014f74:	ee08 0a10 	vmov	s16, r0
 8014f78:	2101      	movs	r1, #1
 8014f7a:	4620      	mov	r0, r4
 8014f7c:	f000 fbfe 	bl	801577c <__i2b>
 8014f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	4606      	mov	r6, r0
 8014f86:	f340 8088 	ble.w	801509a <_dtoa_r+0x8c2>
 8014f8a:	461a      	mov	r2, r3
 8014f8c:	4601      	mov	r1, r0
 8014f8e:	4620      	mov	r0, r4
 8014f90:	f000 fcb4 	bl	80158fc <__pow5mult>
 8014f94:	9b06      	ldr	r3, [sp, #24]
 8014f96:	2b01      	cmp	r3, #1
 8014f98:	4606      	mov	r6, r0
 8014f9a:	f340 8081 	ble.w	80150a0 <_dtoa_r+0x8c8>
 8014f9e:	f04f 0800 	mov.w	r8, #0
 8014fa2:	6933      	ldr	r3, [r6, #16]
 8014fa4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014fa8:	6918      	ldr	r0, [r3, #16]
 8014faa:	f000 fb97 	bl	80156dc <__hi0bits>
 8014fae:	f1c0 0020 	rsb	r0, r0, #32
 8014fb2:	9b05      	ldr	r3, [sp, #20]
 8014fb4:	4418      	add	r0, r3
 8014fb6:	f010 001f 	ands.w	r0, r0, #31
 8014fba:	f000 8092 	beq.w	80150e2 <_dtoa_r+0x90a>
 8014fbe:	f1c0 0320 	rsb	r3, r0, #32
 8014fc2:	2b04      	cmp	r3, #4
 8014fc4:	f340 808a 	ble.w	80150dc <_dtoa_r+0x904>
 8014fc8:	f1c0 001c 	rsb	r0, r0, #28
 8014fcc:	9b04      	ldr	r3, [sp, #16]
 8014fce:	4403      	add	r3, r0
 8014fd0:	9304      	str	r3, [sp, #16]
 8014fd2:	9b05      	ldr	r3, [sp, #20]
 8014fd4:	4403      	add	r3, r0
 8014fd6:	4405      	add	r5, r0
 8014fd8:	9305      	str	r3, [sp, #20]
 8014fda:	9b04      	ldr	r3, [sp, #16]
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	dd07      	ble.n	8014ff0 <_dtoa_r+0x818>
 8014fe0:	ee18 1a10 	vmov	r1, s16
 8014fe4:	461a      	mov	r2, r3
 8014fe6:	4620      	mov	r0, r4
 8014fe8:	f000 fce2 	bl	80159b0 <__lshift>
 8014fec:	ee08 0a10 	vmov	s16, r0
 8014ff0:	9b05      	ldr	r3, [sp, #20]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	dd05      	ble.n	8015002 <_dtoa_r+0x82a>
 8014ff6:	4631      	mov	r1, r6
 8014ff8:	461a      	mov	r2, r3
 8014ffa:	4620      	mov	r0, r4
 8014ffc:	f000 fcd8 	bl	80159b0 <__lshift>
 8015000:	4606      	mov	r6, r0
 8015002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015004:	2b00      	cmp	r3, #0
 8015006:	d06e      	beq.n	80150e6 <_dtoa_r+0x90e>
 8015008:	ee18 0a10 	vmov	r0, s16
 801500c:	4631      	mov	r1, r6
 801500e:	f000 fd3f 	bl	8015a90 <__mcmp>
 8015012:	2800      	cmp	r0, #0
 8015014:	da67      	bge.n	80150e6 <_dtoa_r+0x90e>
 8015016:	9b00      	ldr	r3, [sp, #0]
 8015018:	3b01      	subs	r3, #1
 801501a:	ee18 1a10 	vmov	r1, s16
 801501e:	9300      	str	r3, [sp, #0]
 8015020:	220a      	movs	r2, #10
 8015022:	2300      	movs	r3, #0
 8015024:	4620      	mov	r0, r4
 8015026:	f000 fb13 	bl	8015650 <__multadd>
 801502a:	9b08      	ldr	r3, [sp, #32]
 801502c:	ee08 0a10 	vmov	s16, r0
 8015030:	2b00      	cmp	r3, #0
 8015032:	f000 81b1 	beq.w	8015398 <_dtoa_r+0xbc0>
 8015036:	2300      	movs	r3, #0
 8015038:	4639      	mov	r1, r7
 801503a:	220a      	movs	r2, #10
 801503c:	4620      	mov	r0, r4
 801503e:	f000 fb07 	bl	8015650 <__multadd>
 8015042:	9b02      	ldr	r3, [sp, #8]
 8015044:	2b00      	cmp	r3, #0
 8015046:	4607      	mov	r7, r0
 8015048:	f300 808e 	bgt.w	8015168 <_dtoa_r+0x990>
 801504c:	9b06      	ldr	r3, [sp, #24]
 801504e:	2b02      	cmp	r3, #2
 8015050:	dc51      	bgt.n	80150f6 <_dtoa_r+0x91e>
 8015052:	e089      	b.n	8015168 <_dtoa_r+0x990>
 8015054:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8015056:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801505a:	e74b      	b.n	8014ef4 <_dtoa_r+0x71c>
 801505c:	9b03      	ldr	r3, [sp, #12]
 801505e:	1e5e      	subs	r6, r3, #1
 8015060:	9b07      	ldr	r3, [sp, #28]
 8015062:	42b3      	cmp	r3, r6
 8015064:	bfbf      	itttt	lt
 8015066:	9b07      	ldrlt	r3, [sp, #28]
 8015068:	9607      	strlt	r6, [sp, #28]
 801506a:	1af2      	sublt	r2, r6, r3
 801506c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801506e:	bfb6      	itet	lt
 8015070:	189b      	addlt	r3, r3, r2
 8015072:	1b9e      	subge	r6, r3, r6
 8015074:	930a      	strlt	r3, [sp, #40]	; 0x28
 8015076:	9b03      	ldr	r3, [sp, #12]
 8015078:	bfb8      	it	lt
 801507a:	2600      	movlt	r6, #0
 801507c:	2b00      	cmp	r3, #0
 801507e:	bfb7      	itett	lt
 8015080:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8015084:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8015088:	1a9d      	sublt	r5, r3, r2
 801508a:	2300      	movlt	r3, #0
 801508c:	e734      	b.n	8014ef8 <_dtoa_r+0x720>
 801508e:	9e07      	ldr	r6, [sp, #28]
 8015090:	9d04      	ldr	r5, [sp, #16]
 8015092:	9f08      	ldr	r7, [sp, #32]
 8015094:	e73b      	b.n	8014f0e <_dtoa_r+0x736>
 8015096:	9a07      	ldr	r2, [sp, #28]
 8015098:	e767      	b.n	8014f6a <_dtoa_r+0x792>
 801509a:	9b06      	ldr	r3, [sp, #24]
 801509c:	2b01      	cmp	r3, #1
 801509e:	dc18      	bgt.n	80150d2 <_dtoa_r+0x8fa>
 80150a0:	f1ba 0f00 	cmp.w	sl, #0
 80150a4:	d115      	bne.n	80150d2 <_dtoa_r+0x8fa>
 80150a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80150aa:	b993      	cbnz	r3, 80150d2 <_dtoa_r+0x8fa>
 80150ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80150b0:	0d1b      	lsrs	r3, r3, #20
 80150b2:	051b      	lsls	r3, r3, #20
 80150b4:	b183      	cbz	r3, 80150d8 <_dtoa_r+0x900>
 80150b6:	9b04      	ldr	r3, [sp, #16]
 80150b8:	3301      	adds	r3, #1
 80150ba:	9304      	str	r3, [sp, #16]
 80150bc:	9b05      	ldr	r3, [sp, #20]
 80150be:	3301      	adds	r3, #1
 80150c0:	9305      	str	r3, [sp, #20]
 80150c2:	f04f 0801 	mov.w	r8, #1
 80150c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	f47f af6a 	bne.w	8014fa2 <_dtoa_r+0x7ca>
 80150ce:	2001      	movs	r0, #1
 80150d0:	e76f      	b.n	8014fb2 <_dtoa_r+0x7da>
 80150d2:	f04f 0800 	mov.w	r8, #0
 80150d6:	e7f6      	b.n	80150c6 <_dtoa_r+0x8ee>
 80150d8:	4698      	mov	r8, r3
 80150da:	e7f4      	b.n	80150c6 <_dtoa_r+0x8ee>
 80150dc:	f43f af7d 	beq.w	8014fda <_dtoa_r+0x802>
 80150e0:	4618      	mov	r0, r3
 80150e2:	301c      	adds	r0, #28
 80150e4:	e772      	b.n	8014fcc <_dtoa_r+0x7f4>
 80150e6:	9b03      	ldr	r3, [sp, #12]
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	dc37      	bgt.n	801515c <_dtoa_r+0x984>
 80150ec:	9b06      	ldr	r3, [sp, #24]
 80150ee:	2b02      	cmp	r3, #2
 80150f0:	dd34      	ble.n	801515c <_dtoa_r+0x984>
 80150f2:	9b03      	ldr	r3, [sp, #12]
 80150f4:	9302      	str	r3, [sp, #8]
 80150f6:	9b02      	ldr	r3, [sp, #8]
 80150f8:	b96b      	cbnz	r3, 8015116 <_dtoa_r+0x93e>
 80150fa:	4631      	mov	r1, r6
 80150fc:	2205      	movs	r2, #5
 80150fe:	4620      	mov	r0, r4
 8015100:	f000 faa6 	bl	8015650 <__multadd>
 8015104:	4601      	mov	r1, r0
 8015106:	4606      	mov	r6, r0
 8015108:	ee18 0a10 	vmov	r0, s16
 801510c:	f000 fcc0 	bl	8015a90 <__mcmp>
 8015110:	2800      	cmp	r0, #0
 8015112:	f73f adbb 	bgt.w	8014c8c <_dtoa_r+0x4b4>
 8015116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015118:	9d01      	ldr	r5, [sp, #4]
 801511a:	43db      	mvns	r3, r3
 801511c:	9300      	str	r3, [sp, #0]
 801511e:	f04f 0800 	mov.w	r8, #0
 8015122:	4631      	mov	r1, r6
 8015124:	4620      	mov	r0, r4
 8015126:	f000 fa71 	bl	801560c <_Bfree>
 801512a:	2f00      	cmp	r7, #0
 801512c:	f43f aea4 	beq.w	8014e78 <_dtoa_r+0x6a0>
 8015130:	f1b8 0f00 	cmp.w	r8, #0
 8015134:	d005      	beq.n	8015142 <_dtoa_r+0x96a>
 8015136:	45b8      	cmp	r8, r7
 8015138:	d003      	beq.n	8015142 <_dtoa_r+0x96a>
 801513a:	4641      	mov	r1, r8
 801513c:	4620      	mov	r0, r4
 801513e:	f000 fa65 	bl	801560c <_Bfree>
 8015142:	4639      	mov	r1, r7
 8015144:	4620      	mov	r0, r4
 8015146:	f000 fa61 	bl	801560c <_Bfree>
 801514a:	e695      	b.n	8014e78 <_dtoa_r+0x6a0>
 801514c:	2600      	movs	r6, #0
 801514e:	4637      	mov	r7, r6
 8015150:	e7e1      	b.n	8015116 <_dtoa_r+0x93e>
 8015152:	9700      	str	r7, [sp, #0]
 8015154:	4637      	mov	r7, r6
 8015156:	e599      	b.n	8014c8c <_dtoa_r+0x4b4>
 8015158:	40240000 	.word	0x40240000
 801515c:	9b08      	ldr	r3, [sp, #32]
 801515e:	2b00      	cmp	r3, #0
 8015160:	f000 80ca 	beq.w	80152f8 <_dtoa_r+0xb20>
 8015164:	9b03      	ldr	r3, [sp, #12]
 8015166:	9302      	str	r3, [sp, #8]
 8015168:	2d00      	cmp	r5, #0
 801516a:	dd05      	ble.n	8015178 <_dtoa_r+0x9a0>
 801516c:	4639      	mov	r1, r7
 801516e:	462a      	mov	r2, r5
 8015170:	4620      	mov	r0, r4
 8015172:	f000 fc1d 	bl	80159b0 <__lshift>
 8015176:	4607      	mov	r7, r0
 8015178:	f1b8 0f00 	cmp.w	r8, #0
 801517c:	d05b      	beq.n	8015236 <_dtoa_r+0xa5e>
 801517e:	6879      	ldr	r1, [r7, #4]
 8015180:	4620      	mov	r0, r4
 8015182:	f000 fa03 	bl	801558c <_Balloc>
 8015186:	4605      	mov	r5, r0
 8015188:	b928      	cbnz	r0, 8015196 <_dtoa_r+0x9be>
 801518a:	4b87      	ldr	r3, [pc, #540]	; (80153a8 <_dtoa_r+0xbd0>)
 801518c:	4602      	mov	r2, r0
 801518e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8015192:	f7ff bb3b 	b.w	801480c <_dtoa_r+0x34>
 8015196:	693a      	ldr	r2, [r7, #16]
 8015198:	3202      	adds	r2, #2
 801519a:	0092      	lsls	r2, r2, #2
 801519c:	f107 010c 	add.w	r1, r7, #12
 80151a0:	300c      	adds	r0, #12
 80151a2:	f7fe fc5c 	bl	8013a5e <memcpy>
 80151a6:	2201      	movs	r2, #1
 80151a8:	4629      	mov	r1, r5
 80151aa:	4620      	mov	r0, r4
 80151ac:	f000 fc00 	bl	80159b0 <__lshift>
 80151b0:	9b01      	ldr	r3, [sp, #4]
 80151b2:	f103 0901 	add.w	r9, r3, #1
 80151b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80151ba:	4413      	add	r3, r2
 80151bc:	9305      	str	r3, [sp, #20]
 80151be:	f00a 0301 	and.w	r3, sl, #1
 80151c2:	46b8      	mov	r8, r7
 80151c4:	9304      	str	r3, [sp, #16]
 80151c6:	4607      	mov	r7, r0
 80151c8:	4631      	mov	r1, r6
 80151ca:	ee18 0a10 	vmov	r0, s16
 80151ce:	f7ff fa75 	bl	80146bc <quorem>
 80151d2:	4641      	mov	r1, r8
 80151d4:	9002      	str	r0, [sp, #8]
 80151d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80151da:	ee18 0a10 	vmov	r0, s16
 80151de:	f000 fc57 	bl	8015a90 <__mcmp>
 80151e2:	463a      	mov	r2, r7
 80151e4:	9003      	str	r0, [sp, #12]
 80151e6:	4631      	mov	r1, r6
 80151e8:	4620      	mov	r0, r4
 80151ea:	f000 fc6d 	bl	8015ac8 <__mdiff>
 80151ee:	68c2      	ldr	r2, [r0, #12]
 80151f0:	f109 3bff 	add.w	fp, r9, #4294967295
 80151f4:	4605      	mov	r5, r0
 80151f6:	bb02      	cbnz	r2, 801523a <_dtoa_r+0xa62>
 80151f8:	4601      	mov	r1, r0
 80151fa:	ee18 0a10 	vmov	r0, s16
 80151fe:	f000 fc47 	bl	8015a90 <__mcmp>
 8015202:	4602      	mov	r2, r0
 8015204:	4629      	mov	r1, r5
 8015206:	4620      	mov	r0, r4
 8015208:	9207      	str	r2, [sp, #28]
 801520a:	f000 f9ff 	bl	801560c <_Bfree>
 801520e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8015212:	ea43 0102 	orr.w	r1, r3, r2
 8015216:	9b04      	ldr	r3, [sp, #16]
 8015218:	430b      	orrs	r3, r1
 801521a:	464d      	mov	r5, r9
 801521c:	d10f      	bne.n	801523e <_dtoa_r+0xa66>
 801521e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015222:	d02a      	beq.n	801527a <_dtoa_r+0xaa2>
 8015224:	9b03      	ldr	r3, [sp, #12]
 8015226:	2b00      	cmp	r3, #0
 8015228:	dd02      	ble.n	8015230 <_dtoa_r+0xa58>
 801522a:	9b02      	ldr	r3, [sp, #8]
 801522c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8015230:	f88b a000 	strb.w	sl, [fp]
 8015234:	e775      	b.n	8015122 <_dtoa_r+0x94a>
 8015236:	4638      	mov	r0, r7
 8015238:	e7ba      	b.n	80151b0 <_dtoa_r+0x9d8>
 801523a:	2201      	movs	r2, #1
 801523c:	e7e2      	b.n	8015204 <_dtoa_r+0xa2c>
 801523e:	9b03      	ldr	r3, [sp, #12]
 8015240:	2b00      	cmp	r3, #0
 8015242:	db04      	blt.n	801524e <_dtoa_r+0xa76>
 8015244:	9906      	ldr	r1, [sp, #24]
 8015246:	430b      	orrs	r3, r1
 8015248:	9904      	ldr	r1, [sp, #16]
 801524a:	430b      	orrs	r3, r1
 801524c:	d122      	bne.n	8015294 <_dtoa_r+0xabc>
 801524e:	2a00      	cmp	r2, #0
 8015250:	ddee      	ble.n	8015230 <_dtoa_r+0xa58>
 8015252:	ee18 1a10 	vmov	r1, s16
 8015256:	2201      	movs	r2, #1
 8015258:	4620      	mov	r0, r4
 801525a:	f000 fba9 	bl	80159b0 <__lshift>
 801525e:	4631      	mov	r1, r6
 8015260:	ee08 0a10 	vmov	s16, r0
 8015264:	f000 fc14 	bl	8015a90 <__mcmp>
 8015268:	2800      	cmp	r0, #0
 801526a:	dc03      	bgt.n	8015274 <_dtoa_r+0xa9c>
 801526c:	d1e0      	bne.n	8015230 <_dtoa_r+0xa58>
 801526e:	f01a 0f01 	tst.w	sl, #1
 8015272:	d0dd      	beq.n	8015230 <_dtoa_r+0xa58>
 8015274:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015278:	d1d7      	bne.n	801522a <_dtoa_r+0xa52>
 801527a:	2339      	movs	r3, #57	; 0x39
 801527c:	f88b 3000 	strb.w	r3, [fp]
 8015280:	462b      	mov	r3, r5
 8015282:	461d      	mov	r5, r3
 8015284:	3b01      	subs	r3, #1
 8015286:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801528a:	2a39      	cmp	r2, #57	; 0x39
 801528c:	d071      	beq.n	8015372 <_dtoa_r+0xb9a>
 801528e:	3201      	adds	r2, #1
 8015290:	701a      	strb	r2, [r3, #0]
 8015292:	e746      	b.n	8015122 <_dtoa_r+0x94a>
 8015294:	2a00      	cmp	r2, #0
 8015296:	dd07      	ble.n	80152a8 <_dtoa_r+0xad0>
 8015298:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801529c:	d0ed      	beq.n	801527a <_dtoa_r+0xaa2>
 801529e:	f10a 0301 	add.w	r3, sl, #1
 80152a2:	f88b 3000 	strb.w	r3, [fp]
 80152a6:	e73c      	b.n	8015122 <_dtoa_r+0x94a>
 80152a8:	9b05      	ldr	r3, [sp, #20]
 80152aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80152ae:	4599      	cmp	r9, r3
 80152b0:	d047      	beq.n	8015342 <_dtoa_r+0xb6a>
 80152b2:	ee18 1a10 	vmov	r1, s16
 80152b6:	2300      	movs	r3, #0
 80152b8:	220a      	movs	r2, #10
 80152ba:	4620      	mov	r0, r4
 80152bc:	f000 f9c8 	bl	8015650 <__multadd>
 80152c0:	45b8      	cmp	r8, r7
 80152c2:	ee08 0a10 	vmov	s16, r0
 80152c6:	f04f 0300 	mov.w	r3, #0
 80152ca:	f04f 020a 	mov.w	r2, #10
 80152ce:	4641      	mov	r1, r8
 80152d0:	4620      	mov	r0, r4
 80152d2:	d106      	bne.n	80152e2 <_dtoa_r+0xb0a>
 80152d4:	f000 f9bc 	bl	8015650 <__multadd>
 80152d8:	4680      	mov	r8, r0
 80152da:	4607      	mov	r7, r0
 80152dc:	f109 0901 	add.w	r9, r9, #1
 80152e0:	e772      	b.n	80151c8 <_dtoa_r+0x9f0>
 80152e2:	f000 f9b5 	bl	8015650 <__multadd>
 80152e6:	4639      	mov	r1, r7
 80152e8:	4680      	mov	r8, r0
 80152ea:	2300      	movs	r3, #0
 80152ec:	220a      	movs	r2, #10
 80152ee:	4620      	mov	r0, r4
 80152f0:	f000 f9ae 	bl	8015650 <__multadd>
 80152f4:	4607      	mov	r7, r0
 80152f6:	e7f1      	b.n	80152dc <_dtoa_r+0xb04>
 80152f8:	9b03      	ldr	r3, [sp, #12]
 80152fa:	9302      	str	r3, [sp, #8]
 80152fc:	9d01      	ldr	r5, [sp, #4]
 80152fe:	ee18 0a10 	vmov	r0, s16
 8015302:	4631      	mov	r1, r6
 8015304:	f7ff f9da 	bl	80146bc <quorem>
 8015308:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801530c:	9b01      	ldr	r3, [sp, #4]
 801530e:	f805 ab01 	strb.w	sl, [r5], #1
 8015312:	1aea      	subs	r2, r5, r3
 8015314:	9b02      	ldr	r3, [sp, #8]
 8015316:	4293      	cmp	r3, r2
 8015318:	dd09      	ble.n	801532e <_dtoa_r+0xb56>
 801531a:	ee18 1a10 	vmov	r1, s16
 801531e:	2300      	movs	r3, #0
 8015320:	220a      	movs	r2, #10
 8015322:	4620      	mov	r0, r4
 8015324:	f000 f994 	bl	8015650 <__multadd>
 8015328:	ee08 0a10 	vmov	s16, r0
 801532c:	e7e7      	b.n	80152fe <_dtoa_r+0xb26>
 801532e:	9b02      	ldr	r3, [sp, #8]
 8015330:	2b00      	cmp	r3, #0
 8015332:	bfc8      	it	gt
 8015334:	461d      	movgt	r5, r3
 8015336:	9b01      	ldr	r3, [sp, #4]
 8015338:	bfd8      	it	le
 801533a:	2501      	movle	r5, #1
 801533c:	441d      	add	r5, r3
 801533e:	f04f 0800 	mov.w	r8, #0
 8015342:	ee18 1a10 	vmov	r1, s16
 8015346:	2201      	movs	r2, #1
 8015348:	4620      	mov	r0, r4
 801534a:	f000 fb31 	bl	80159b0 <__lshift>
 801534e:	4631      	mov	r1, r6
 8015350:	ee08 0a10 	vmov	s16, r0
 8015354:	f000 fb9c 	bl	8015a90 <__mcmp>
 8015358:	2800      	cmp	r0, #0
 801535a:	dc91      	bgt.n	8015280 <_dtoa_r+0xaa8>
 801535c:	d102      	bne.n	8015364 <_dtoa_r+0xb8c>
 801535e:	f01a 0f01 	tst.w	sl, #1
 8015362:	d18d      	bne.n	8015280 <_dtoa_r+0xaa8>
 8015364:	462b      	mov	r3, r5
 8015366:	461d      	mov	r5, r3
 8015368:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801536c:	2a30      	cmp	r2, #48	; 0x30
 801536e:	d0fa      	beq.n	8015366 <_dtoa_r+0xb8e>
 8015370:	e6d7      	b.n	8015122 <_dtoa_r+0x94a>
 8015372:	9a01      	ldr	r2, [sp, #4]
 8015374:	429a      	cmp	r2, r3
 8015376:	d184      	bne.n	8015282 <_dtoa_r+0xaaa>
 8015378:	9b00      	ldr	r3, [sp, #0]
 801537a:	3301      	adds	r3, #1
 801537c:	9300      	str	r3, [sp, #0]
 801537e:	2331      	movs	r3, #49	; 0x31
 8015380:	7013      	strb	r3, [r2, #0]
 8015382:	e6ce      	b.n	8015122 <_dtoa_r+0x94a>
 8015384:	4b09      	ldr	r3, [pc, #36]	; (80153ac <_dtoa_r+0xbd4>)
 8015386:	f7ff ba95 	b.w	80148b4 <_dtoa_r+0xdc>
 801538a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801538c:	2b00      	cmp	r3, #0
 801538e:	f47f aa6e 	bne.w	801486e <_dtoa_r+0x96>
 8015392:	4b07      	ldr	r3, [pc, #28]	; (80153b0 <_dtoa_r+0xbd8>)
 8015394:	f7ff ba8e 	b.w	80148b4 <_dtoa_r+0xdc>
 8015398:	9b02      	ldr	r3, [sp, #8]
 801539a:	2b00      	cmp	r3, #0
 801539c:	dcae      	bgt.n	80152fc <_dtoa_r+0xb24>
 801539e:	9b06      	ldr	r3, [sp, #24]
 80153a0:	2b02      	cmp	r3, #2
 80153a2:	f73f aea8 	bgt.w	80150f6 <_dtoa_r+0x91e>
 80153a6:	e7a9      	b.n	80152fc <_dtoa_r+0xb24>
 80153a8:	08016e87 	.word	0x08016e87
 80153ac:	08016de4 	.word	0x08016de4
 80153b0:	08016e08 	.word	0x08016e08

080153b4 <__sflush_r>:
 80153b4:	898a      	ldrh	r2, [r1, #12]
 80153b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153ba:	4605      	mov	r5, r0
 80153bc:	0710      	lsls	r0, r2, #28
 80153be:	460c      	mov	r4, r1
 80153c0:	d458      	bmi.n	8015474 <__sflush_r+0xc0>
 80153c2:	684b      	ldr	r3, [r1, #4]
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	dc05      	bgt.n	80153d4 <__sflush_r+0x20>
 80153c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80153ca:	2b00      	cmp	r3, #0
 80153cc:	dc02      	bgt.n	80153d4 <__sflush_r+0x20>
 80153ce:	2000      	movs	r0, #0
 80153d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80153d6:	2e00      	cmp	r6, #0
 80153d8:	d0f9      	beq.n	80153ce <__sflush_r+0x1a>
 80153da:	2300      	movs	r3, #0
 80153dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80153e0:	682f      	ldr	r7, [r5, #0]
 80153e2:	602b      	str	r3, [r5, #0]
 80153e4:	d032      	beq.n	801544c <__sflush_r+0x98>
 80153e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80153e8:	89a3      	ldrh	r3, [r4, #12]
 80153ea:	075a      	lsls	r2, r3, #29
 80153ec:	d505      	bpl.n	80153fa <__sflush_r+0x46>
 80153ee:	6863      	ldr	r3, [r4, #4]
 80153f0:	1ac0      	subs	r0, r0, r3
 80153f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80153f4:	b10b      	cbz	r3, 80153fa <__sflush_r+0x46>
 80153f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80153f8:	1ac0      	subs	r0, r0, r3
 80153fa:	2300      	movs	r3, #0
 80153fc:	4602      	mov	r2, r0
 80153fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015400:	6a21      	ldr	r1, [r4, #32]
 8015402:	4628      	mov	r0, r5
 8015404:	47b0      	blx	r6
 8015406:	1c43      	adds	r3, r0, #1
 8015408:	89a3      	ldrh	r3, [r4, #12]
 801540a:	d106      	bne.n	801541a <__sflush_r+0x66>
 801540c:	6829      	ldr	r1, [r5, #0]
 801540e:	291d      	cmp	r1, #29
 8015410:	d82c      	bhi.n	801546c <__sflush_r+0xb8>
 8015412:	4a2a      	ldr	r2, [pc, #168]	; (80154bc <__sflush_r+0x108>)
 8015414:	40ca      	lsrs	r2, r1
 8015416:	07d6      	lsls	r6, r2, #31
 8015418:	d528      	bpl.n	801546c <__sflush_r+0xb8>
 801541a:	2200      	movs	r2, #0
 801541c:	6062      	str	r2, [r4, #4]
 801541e:	04d9      	lsls	r1, r3, #19
 8015420:	6922      	ldr	r2, [r4, #16]
 8015422:	6022      	str	r2, [r4, #0]
 8015424:	d504      	bpl.n	8015430 <__sflush_r+0x7c>
 8015426:	1c42      	adds	r2, r0, #1
 8015428:	d101      	bne.n	801542e <__sflush_r+0x7a>
 801542a:	682b      	ldr	r3, [r5, #0]
 801542c:	b903      	cbnz	r3, 8015430 <__sflush_r+0x7c>
 801542e:	6560      	str	r0, [r4, #84]	; 0x54
 8015430:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015432:	602f      	str	r7, [r5, #0]
 8015434:	2900      	cmp	r1, #0
 8015436:	d0ca      	beq.n	80153ce <__sflush_r+0x1a>
 8015438:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801543c:	4299      	cmp	r1, r3
 801543e:	d002      	beq.n	8015446 <__sflush_r+0x92>
 8015440:	4628      	mov	r0, r5
 8015442:	f000 fc3d 	bl	8015cc0 <_free_r>
 8015446:	2000      	movs	r0, #0
 8015448:	6360      	str	r0, [r4, #52]	; 0x34
 801544a:	e7c1      	b.n	80153d0 <__sflush_r+0x1c>
 801544c:	6a21      	ldr	r1, [r4, #32]
 801544e:	2301      	movs	r3, #1
 8015450:	4628      	mov	r0, r5
 8015452:	47b0      	blx	r6
 8015454:	1c41      	adds	r1, r0, #1
 8015456:	d1c7      	bne.n	80153e8 <__sflush_r+0x34>
 8015458:	682b      	ldr	r3, [r5, #0]
 801545a:	2b00      	cmp	r3, #0
 801545c:	d0c4      	beq.n	80153e8 <__sflush_r+0x34>
 801545e:	2b1d      	cmp	r3, #29
 8015460:	d001      	beq.n	8015466 <__sflush_r+0xb2>
 8015462:	2b16      	cmp	r3, #22
 8015464:	d101      	bne.n	801546a <__sflush_r+0xb6>
 8015466:	602f      	str	r7, [r5, #0]
 8015468:	e7b1      	b.n	80153ce <__sflush_r+0x1a>
 801546a:	89a3      	ldrh	r3, [r4, #12]
 801546c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015470:	81a3      	strh	r3, [r4, #12]
 8015472:	e7ad      	b.n	80153d0 <__sflush_r+0x1c>
 8015474:	690f      	ldr	r7, [r1, #16]
 8015476:	2f00      	cmp	r7, #0
 8015478:	d0a9      	beq.n	80153ce <__sflush_r+0x1a>
 801547a:	0793      	lsls	r3, r2, #30
 801547c:	680e      	ldr	r6, [r1, #0]
 801547e:	bf08      	it	eq
 8015480:	694b      	ldreq	r3, [r1, #20]
 8015482:	600f      	str	r7, [r1, #0]
 8015484:	bf18      	it	ne
 8015486:	2300      	movne	r3, #0
 8015488:	eba6 0807 	sub.w	r8, r6, r7
 801548c:	608b      	str	r3, [r1, #8]
 801548e:	f1b8 0f00 	cmp.w	r8, #0
 8015492:	dd9c      	ble.n	80153ce <__sflush_r+0x1a>
 8015494:	6a21      	ldr	r1, [r4, #32]
 8015496:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015498:	4643      	mov	r3, r8
 801549a:	463a      	mov	r2, r7
 801549c:	4628      	mov	r0, r5
 801549e:	47b0      	blx	r6
 80154a0:	2800      	cmp	r0, #0
 80154a2:	dc06      	bgt.n	80154b2 <__sflush_r+0xfe>
 80154a4:	89a3      	ldrh	r3, [r4, #12]
 80154a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80154aa:	81a3      	strh	r3, [r4, #12]
 80154ac:	f04f 30ff 	mov.w	r0, #4294967295
 80154b0:	e78e      	b.n	80153d0 <__sflush_r+0x1c>
 80154b2:	4407      	add	r7, r0
 80154b4:	eba8 0800 	sub.w	r8, r8, r0
 80154b8:	e7e9      	b.n	801548e <__sflush_r+0xda>
 80154ba:	bf00      	nop
 80154bc:	20400001 	.word	0x20400001

080154c0 <_fflush_r>:
 80154c0:	b538      	push	{r3, r4, r5, lr}
 80154c2:	690b      	ldr	r3, [r1, #16]
 80154c4:	4605      	mov	r5, r0
 80154c6:	460c      	mov	r4, r1
 80154c8:	b913      	cbnz	r3, 80154d0 <_fflush_r+0x10>
 80154ca:	2500      	movs	r5, #0
 80154cc:	4628      	mov	r0, r5
 80154ce:	bd38      	pop	{r3, r4, r5, pc}
 80154d0:	b118      	cbz	r0, 80154da <_fflush_r+0x1a>
 80154d2:	6983      	ldr	r3, [r0, #24]
 80154d4:	b90b      	cbnz	r3, 80154da <_fflush_r+0x1a>
 80154d6:	f7fe f9fd 	bl	80138d4 <__sinit>
 80154da:	4b14      	ldr	r3, [pc, #80]	; (801552c <_fflush_r+0x6c>)
 80154dc:	429c      	cmp	r4, r3
 80154de:	d11b      	bne.n	8015518 <_fflush_r+0x58>
 80154e0:	686c      	ldr	r4, [r5, #4]
 80154e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154e6:	2b00      	cmp	r3, #0
 80154e8:	d0ef      	beq.n	80154ca <_fflush_r+0xa>
 80154ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80154ec:	07d0      	lsls	r0, r2, #31
 80154ee:	d404      	bmi.n	80154fa <_fflush_r+0x3a>
 80154f0:	0599      	lsls	r1, r3, #22
 80154f2:	d402      	bmi.n	80154fa <_fflush_r+0x3a>
 80154f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80154f6:	f7fe fab0 	bl	8013a5a <__retarget_lock_acquire_recursive>
 80154fa:	4628      	mov	r0, r5
 80154fc:	4621      	mov	r1, r4
 80154fe:	f7ff ff59 	bl	80153b4 <__sflush_r>
 8015502:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015504:	07da      	lsls	r2, r3, #31
 8015506:	4605      	mov	r5, r0
 8015508:	d4e0      	bmi.n	80154cc <_fflush_r+0xc>
 801550a:	89a3      	ldrh	r3, [r4, #12]
 801550c:	059b      	lsls	r3, r3, #22
 801550e:	d4dd      	bmi.n	80154cc <_fflush_r+0xc>
 8015510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015512:	f7fe faa3 	bl	8013a5c <__retarget_lock_release_recursive>
 8015516:	e7d9      	b.n	80154cc <_fflush_r+0xc>
 8015518:	4b05      	ldr	r3, [pc, #20]	; (8015530 <_fflush_r+0x70>)
 801551a:	429c      	cmp	r4, r3
 801551c:	d101      	bne.n	8015522 <_fflush_r+0x62>
 801551e:	68ac      	ldr	r4, [r5, #8]
 8015520:	e7df      	b.n	80154e2 <_fflush_r+0x22>
 8015522:	4b04      	ldr	r3, [pc, #16]	; (8015534 <_fflush_r+0x74>)
 8015524:	429c      	cmp	r4, r3
 8015526:	bf08      	it	eq
 8015528:	68ec      	ldreq	r4, [r5, #12]
 801552a:	e7da      	b.n	80154e2 <_fflush_r+0x22>
 801552c:	08016d90 	.word	0x08016d90
 8015530:	08016db0 	.word	0x08016db0
 8015534:	08016d70 	.word	0x08016d70

08015538 <_localeconv_r>:
 8015538:	4800      	ldr	r0, [pc, #0]	; (801553c <_localeconv_r+0x4>)
 801553a:	4770      	bx	lr
 801553c:	20000510 	.word	0x20000510

08015540 <_lseek_r>:
 8015540:	b538      	push	{r3, r4, r5, lr}
 8015542:	4d07      	ldr	r5, [pc, #28]	; (8015560 <_lseek_r+0x20>)
 8015544:	4604      	mov	r4, r0
 8015546:	4608      	mov	r0, r1
 8015548:	4611      	mov	r1, r2
 801554a:	2200      	movs	r2, #0
 801554c:	602a      	str	r2, [r5, #0]
 801554e:	461a      	mov	r2, r3
 8015550:	f7ef fd02 	bl	8004f58 <_lseek>
 8015554:	1c43      	adds	r3, r0, #1
 8015556:	d102      	bne.n	801555e <_lseek_r+0x1e>
 8015558:	682b      	ldr	r3, [r5, #0]
 801555a:	b103      	cbz	r3, 801555e <_lseek_r+0x1e>
 801555c:	6023      	str	r3, [r4, #0]
 801555e:	bd38      	pop	{r3, r4, r5, pc}
 8015560:	20009880 	.word	0x20009880

08015564 <malloc>:
 8015564:	4b02      	ldr	r3, [pc, #8]	; (8015570 <malloc+0xc>)
 8015566:	4601      	mov	r1, r0
 8015568:	6818      	ldr	r0, [r3, #0]
 801556a:	f7fe bac9 	b.w	8013b00 <_malloc_r>
 801556e:	bf00      	nop
 8015570:	200003bc 	.word	0x200003bc

08015574 <__malloc_lock>:
 8015574:	4801      	ldr	r0, [pc, #4]	; (801557c <__malloc_lock+0x8>)
 8015576:	f7fe ba70 	b.w	8013a5a <__retarget_lock_acquire_recursive>
 801557a:	bf00      	nop
 801557c:	20009874 	.word	0x20009874

08015580 <__malloc_unlock>:
 8015580:	4801      	ldr	r0, [pc, #4]	; (8015588 <__malloc_unlock+0x8>)
 8015582:	f7fe ba6b 	b.w	8013a5c <__retarget_lock_release_recursive>
 8015586:	bf00      	nop
 8015588:	20009874 	.word	0x20009874

0801558c <_Balloc>:
 801558c:	b570      	push	{r4, r5, r6, lr}
 801558e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015590:	4604      	mov	r4, r0
 8015592:	460d      	mov	r5, r1
 8015594:	b976      	cbnz	r6, 80155b4 <_Balloc+0x28>
 8015596:	2010      	movs	r0, #16
 8015598:	f7ff ffe4 	bl	8015564 <malloc>
 801559c:	4602      	mov	r2, r0
 801559e:	6260      	str	r0, [r4, #36]	; 0x24
 80155a0:	b920      	cbnz	r0, 80155ac <_Balloc+0x20>
 80155a2:	4b18      	ldr	r3, [pc, #96]	; (8015604 <_Balloc+0x78>)
 80155a4:	4818      	ldr	r0, [pc, #96]	; (8015608 <_Balloc+0x7c>)
 80155a6:	2166      	movs	r1, #102	; 0x66
 80155a8:	f000 fd44 	bl	8016034 <__assert_func>
 80155ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80155b0:	6006      	str	r6, [r0, #0]
 80155b2:	60c6      	str	r6, [r0, #12]
 80155b4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80155b6:	68f3      	ldr	r3, [r6, #12]
 80155b8:	b183      	cbz	r3, 80155dc <_Balloc+0x50>
 80155ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80155bc:	68db      	ldr	r3, [r3, #12]
 80155be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80155c2:	b9b8      	cbnz	r0, 80155f4 <_Balloc+0x68>
 80155c4:	2101      	movs	r1, #1
 80155c6:	fa01 f605 	lsl.w	r6, r1, r5
 80155ca:	1d72      	adds	r2, r6, #5
 80155cc:	0092      	lsls	r2, r2, #2
 80155ce:	4620      	mov	r0, r4
 80155d0:	f000 fb60 	bl	8015c94 <_calloc_r>
 80155d4:	b160      	cbz	r0, 80155f0 <_Balloc+0x64>
 80155d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80155da:	e00e      	b.n	80155fa <_Balloc+0x6e>
 80155dc:	2221      	movs	r2, #33	; 0x21
 80155de:	2104      	movs	r1, #4
 80155e0:	4620      	mov	r0, r4
 80155e2:	f000 fb57 	bl	8015c94 <_calloc_r>
 80155e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80155e8:	60f0      	str	r0, [r6, #12]
 80155ea:	68db      	ldr	r3, [r3, #12]
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	d1e4      	bne.n	80155ba <_Balloc+0x2e>
 80155f0:	2000      	movs	r0, #0
 80155f2:	bd70      	pop	{r4, r5, r6, pc}
 80155f4:	6802      	ldr	r2, [r0, #0]
 80155f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80155fa:	2300      	movs	r3, #0
 80155fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015600:	e7f7      	b.n	80155f2 <_Balloc+0x66>
 8015602:	bf00      	nop
 8015604:	08016e15 	.word	0x08016e15
 8015608:	08016e98 	.word	0x08016e98

0801560c <_Bfree>:
 801560c:	b570      	push	{r4, r5, r6, lr}
 801560e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015610:	4605      	mov	r5, r0
 8015612:	460c      	mov	r4, r1
 8015614:	b976      	cbnz	r6, 8015634 <_Bfree+0x28>
 8015616:	2010      	movs	r0, #16
 8015618:	f7ff ffa4 	bl	8015564 <malloc>
 801561c:	4602      	mov	r2, r0
 801561e:	6268      	str	r0, [r5, #36]	; 0x24
 8015620:	b920      	cbnz	r0, 801562c <_Bfree+0x20>
 8015622:	4b09      	ldr	r3, [pc, #36]	; (8015648 <_Bfree+0x3c>)
 8015624:	4809      	ldr	r0, [pc, #36]	; (801564c <_Bfree+0x40>)
 8015626:	218a      	movs	r1, #138	; 0x8a
 8015628:	f000 fd04 	bl	8016034 <__assert_func>
 801562c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015630:	6006      	str	r6, [r0, #0]
 8015632:	60c6      	str	r6, [r0, #12]
 8015634:	b13c      	cbz	r4, 8015646 <_Bfree+0x3a>
 8015636:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015638:	6862      	ldr	r2, [r4, #4]
 801563a:	68db      	ldr	r3, [r3, #12]
 801563c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015640:	6021      	str	r1, [r4, #0]
 8015642:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015646:	bd70      	pop	{r4, r5, r6, pc}
 8015648:	08016e15 	.word	0x08016e15
 801564c:	08016e98 	.word	0x08016e98

08015650 <__multadd>:
 8015650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015654:	690d      	ldr	r5, [r1, #16]
 8015656:	4607      	mov	r7, r0
 8015658:	460c      	mov	r4, r1
 801565a:	461e      	mov	r6, r3
 801565c:	f101 0c14 	add.w	ip, r1, #20
 8015660:	2000      	movs	r0, #0
 8015662:	f8dc 3000 	ldr.w	r3, [ip]
 8015666:	b299      	uxth	r1, r3
 8015668:	fb02 6101 	mla	r1, r2, r1, r6
 801566c:	0c1e      	lsrs	r6, r3, #16
 801566e:	0c0b      	lsrs	r3, r1, #16
 8015670:	fb02 3306 	mla	r3, r2, r6, r3
 8015674:	b289      	uxth	r1, r1
 8015676:	3001      	adds	r0, #1
 8015678:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801567c:	4285      	cmp	r5, r0
 801567e:	f84c 1b04 	str.w	r1, [ip], #4
 8015682:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015686:	dcec      	bgt.n	8015662 <__multadd+0x12>
 8015688:	b30e      	cbz	r6, 80156ce <__multadd+0x7e>
 801568a:	68a3      	ldr	r3, [r4, #8]
 801568c:	42ab      	cmp	r3, r5
 801568e:	dc19      	bgt.n	80156c4 <__multadd+0x74>
 8015690:	6861      	ldr	r1, [r4, #4]
 8015692:	4638      	mov	r0, r7
 8015694:	3101      	adds	r1, #1
 8015696:	f7ff ff79 	bl	801558c <_Balloc>
 801569a:	4680      	mov	r8, r0
 801569c:	b928      	cbnz	r0, 80156aa <__multadd+0x5a>
 801569e:	4602      	mov	r2, r0
 80156a0:	4b0c      	ldr	r3, [pc, #48]	; (80156d4 <__multadd+0x84>)
 80156a2:	480d      	ldr	r0, [pc, #52]	; (80156d8 <__multadd+0x88>)
 80156a4:	21b5      	movs	r1, #181	; 0xb5
 80156a6:	f000 fcc5 	bl	8016034 <__assert_func>
 80156aa:	6922      	ldr	r2, [r4, #16]
 80156ac:	3202      	adds	r2, #2
 80156ae:	f104 010c 	add.w	r1, r4, #12
 80156b2:	0092      	lsls	r2, r2, #2
 80156b4:	300c      	adds	r0, #12
 80156b6:	f7fe f9d2 	bl	8013a5e <memcpy>
 80156ba:	4621      	mov	r1, r4
 80156bc:	4638      	mov	r0, r7
 80156be:	f7ff ffa5 	bl	801560c <_Bfree>
 80156c2:	4644      	mov	r4, r8
 80156c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80156c8:	3501      	adds	r5, #1
 80156ca:	615e      	str	r6, [r3, #20]
 80156cc:	6125      	str	r5, [r4, #16]
 80156ce:	4620      	mov	r0, r4
 80156d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80156d4:	08016e87 	.word	0x08016e87
 80156d8:	08016e98 	.word	0x08016e98

080156dc <__hi0bits>:
 80156dc:	0c03      	lsrs	r3, r0, #16
 80156de:	041b      	lsls	r3, r3, #16
 80156e0:	b9d3      	cbnz	r3, 8015718 <__hi0bits+0x3c>
 80156e2:	0400      	lsls	r0, r0, #16
 80156e4:	2310      	movs	r3, #16
 80156e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80156ea:	bf04      	itt	eq
 80156ec:	0200      	lsleq	r0, r0, #8
 80156ee:	3308      	addeq	r3, #8
 80156f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80156f4:	bf04      	itt	eq
 80156f6:	0100      	lsleq	r0, r0, #4
 80156f8:	3304      	addeq	r3, #4
 80156fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80156fe:	bf04      	itt	eq
 8015700:	0080      	lsleq	r0, r0, #2
 8015702:	3302      	addeq	r3, #2
 8015704:	2800      	cmp	r0, #0
 8015706:	db05      	blt.n	8015714 <__hi0bits+0x38>
 8015708:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801570c:	f103 0301 	add.w	r3, r3, #1
 8015710:	bf08      	it	eq
 8015712:	2320      	moveq	r3, #32
 8015714:	4618      	mov	r0, r3
 8015716:	4770      	bx	lr
 8015718:	2300      	movs	r3, #0
 801571a:	e7e4      	b.n	80156e6 <__hi0bits+0xa>

0801571c <__lo0bits>:
 801571c:	6803      	ldr	r3, [r0, #0]
 801571e:	f013 0207 	ands.w	r2, r3, #7
 8015722:	4601      	mov	r1, r0
 8015724:	d00b      	beq.n	801573e <__lo0bits+0x22>
 8015726:	07da      	lsls	r2, r3, #31
 8015728:	d423      	bmi.n	8015772 <__lo0bits+0x56>
 801572a:	0798      	lsls	r0, r3, #30
 801572c:	bf49      	itett	mi
 801572e:	085b      	lsrmi	r3, r3, #1
 8015730:	089b      	lsrpl	r3, r3, #2
 8015732:	2001      	movmi	r0, #1
 8015734:	600b      	strmi	r3, [r1, #0]
 8015736:	bf5c      	itt	pl
 8015738:	600b      	strpl	r3, [r1, #0]
 801573a:	2002      	movpl	r0, #2
 801573c:	4770      	bx	lr
 801573e:	b298      	uxth	r0, r3
 8015740:	b9a8      	cbnz	r0, 801576e <__lo0bits+0x52>
 8015742:	0c1b      	lsrs	r3, r3, #16
 8015744:	2010      	movs	r0, #16
 8015746:	b2da      	uxtb	r2, r3
 8015748:	b90a      	cbnz	r2, 801574e <__lo0bits+0x32>
 801574a:	3008      	adds	r0, #8
 801574c:	0a1b      	lsrs	r3, r3, #8
 801574e:	071a      	lsls	r2, r3, #28
 8015750:	bf04      	itt	eq
 8015752:	091b      	lsreq	r3, r3, #4
 8015754:	3004      	addeq	r0, #4
 8015756:	079a      	lsls	r2, r3, #30
 8015758:	bf04      	itt	eq
 801575a:	089b      	lsreq	r3, r3, #2
 801575c:	3002      	addeq	r0, #2
 801575e:	07da      	lsls	r2, r3, #31
 8015760:	d403      	bmi.n	801576a <__lo0bits+0x4e>
 8015762:	085b      	lsrs	r3, r3, #1
 8015764:	f100 0001 	add.w	r0, r0, #1
 8015768:	d005      	beq.n	8015776 <__lo0bits+0x5a>
 801576a:	600b      	str	r3, [r1, #0]
 801576c:	4770      	bx	lr
 801576e:	4610      	mov	r0, r2
 8015770:	e7e9      	b.n	8015746 <__lo0bits+0x2a>
 8015772:	2000      	movs	r0, #0
 8015774:	4770      	bx	lr
 8015776:	2020      	movs	r0, #32
 8015778:	4770      	bx	lr
	...

0801577c <__i2b>:
 801577c:	b510      	push	{r4, lr}
 801577e:	460c      	mov	r4, r1
 8015780:	2101      	movs	r1, #1
 8015782:	f7ff ff03 	bl	801558c <_Balloc>
 8015786:	4602      	mov	r2, r0
 8015788:	b928      	cbnz	r0, 8015796 <__i2b+0x1a>
 801578a:	4b05      	ldr	r3, [pc, #20]	; (80157a0 <__i2b+0x24>)
 801578c:	4805      	ldr	r0, [pc, #20]	; (80157a4 <__i2b+0x28>)
 801578e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8015792:	f000 fc4f 	bl	8016034 <__assert_func>
 8015796:	2301      	movs	r3, #1
 8015798:	6144      	str	r4, [r0, #20]
 801579a:	6103      	str	r3, [r0, #16]
 801579c:	bd10      	pop	{r4, pc}
 801579e:	bf00      	nop
 80157a0:	08016e87 	.word	0x08016e87
 80157a4:	08016e98 	.word	0x08016e98

080157a8 <__multiply>:
 80157a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157ac:	4691      	mov	r9, r2
 80157ae:	690a      	ldr	r2, [r1, #16]
 80157b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80157b4:	429a      	cmp	r2, r3
 80157b6:	bfb8      	it	lt
 80157b8:	460b      	movlt	r3, r1
 80157ba:	460c      	mov	r4, r1
 80157bc:	bfbc      	itt	lt
 80157be:	464c      	movlt	r4, r9
 80157c0:	4699      	movlt	r9, r3
 80157c2:	6927      	ldr	r7, [r4, #16]
 80157c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80157c8:	68a3      	ldr	r3, [r4, #8]
 80157ca:	6861      	ldr	r1, [r4, #4]
 80157cc:	eb07 060a 	add.w	r6, r7, sl
 80157d0:	42b3      	cmp	r3, r6
 80157d2:	b085      	sub	sp, #20
 80157d4:	bfb8      	it	lt
 80157d6:	3101      	addlt	r1, #1
 80157d8:	f7ff fed8 	bl	801558c <_Balloc>
 80157dc:	b930      	cbnz	r0, 80157ec <__multiply+0x44>
 80157de:	4602      	mov	r2, r0
 80157e0:	4b44      	ldr	r3, [pc, #272]	; (80158f4 <__multiply+0x14c>)
 80157e2:	4845      	ldr	r0, [pc, #276]	; (80158f8 <__multiply+0x150>)
 80157e4:	f240 115d 	movw	r1, #349	; 0x15d
 80157e8:	f000 fc24 	bl	8016034 <__assert_func>
 80157ec:	f100 0514 	add.w	r5, r0, #20
 80157f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80157f4:	462b      	mov	r3, r5
 80157f6:	2200      	movs	r2, #0
 80157f8:	4543      	cmp	r3, r8
 80157fa:	d321      	bcc.n	8015840 <__multiply+0x98>
 80157fc:	f104 0314 	add.w	r3, r4, #20
 8015800:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8015804:	f109 0314 	add.w	r3, r9, #20
 8015808:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801580c:	9202      	str	r2, [sp, #8]
 801580e:	1b3a      	subs	r2, r7, r4
 8015810:	3a15      	subs	r2, #21
 8015812:	f022 0203 	bic.w	r2, r2, #3
 8015816:	3204      	adds	r2, #4
 8015818:	f104 0115 	add.w	r1, r4, #21
 801581c:	428f      	cmp	r7, r1
 801581e:	bf38      	it	cc
 8015820:	2204      	movcc	r2, #4
 8015822:	9201      	str	r2, [sp, #4]
 8015824:	9a02      	ldr	r2, [sp, #8]
 8015826:	9303      	str	r3, [sp, #12]
 8015828:	429a      	cmp	r2, r3
 801582a:	d80c      	bhi.n	8015846 <__multiply+0x9e>
 801582c:	2e00      	cmp	r6, #0
 801582e:	dd03      	ble.n	8015838 <__multiply+0x90>
 8015830:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015834:	2b00      	cmp	r3, #0
 8015836:	d05a      	beq.n	80158ee <__multiply+0x146>
 8015838:	6106      	str	r6, [r0, #16]
 801583a:	b005      	add	sp, #20
 801583c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015840:	f843 2b04 	str.w	r2, [r3], #4
 8015844:	e7d8      	b.n	80157f8 <__multiply+0x50>
 8015846:	f8b3 a000 	ldrh.w	sl, [r3]
 801584a:	f1ba 0f00 	cmp.w	sl, #0
 801584e:	d024      	beq.n	801589a <__multiply+0xf2>
 8015850:	f104 0e14 	add.w	lr, r4, #20
 8015854:	46a9      	mov	r9, r5
 8015856:	f04f 0c00 	mov.w	ip, #0
 801585a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801585e:	f8d9 1000 	ldr.w	r1, [r9]
 8015862:	fa1f fb82 	uxth.w	fp, r2
 8015866:	b289      	uxth	r1, r1
 8015868:	fb0a 110b 	mla	r1, sl, fp, r1
 801586c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8015870:	f8d9 2000 	ldr.w	r2, [r9]
 8015874:	4461      	add	r1, ip
 8015876:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801587a:	fb0a c20b 	mla	r2, sl, fp, ip
 801587e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8015882:	b289      	uxth	r1, r1
 8015884:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015888:	4577      	cmp	r7, lr
 801588a:	f849 1b04 	str.w	r1, [r9], #4
 801588e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015892:	d8e2      	bhi.n	801585a <__multiply+0xb2>
 8015894:	9a01      	ldr	r2, [sp, #4]
 8015896:	f845 c002 	str.w	ip, [r5, r2]
 801589a:	9a03      	ldr	r2, [sp, #12]
 801589c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80158a0:	3304      	adds	r3, #4
 80158a2:	f1b9 0f00 	cmp.w	r9, #0
 80158a6:	d020      	beq.n	80158ea <__multiply+0x142>
 80158a8:	6829      	ldr	r1, [r5, #0]
 80158aa:	f104 0c14 	add.w	ip, r4, #20
 80158ae:	46ae      	mov	lr, r5
 80158b0:	f04f 0a00 	mov.w	sl, #0
 80158b4:	f8bc b000 	ldrh.w	fp, [ip]
 80158b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80158bc:	fb09 220b 	mla	r2, r9, fp, r2
 80158c0:	4492      	add	sl, r2
 80158c2:	b289      	uxth	r1, r1
 80158c4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80158c8:	f84e 1b04 	str.w	r1, [lr], #4
 80158cc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80158d0:	f8be 1000 	ldrh.w	r1, [lr]
 80158d4:	0c12      	lsrs	r2, r2, #16
 80158d6:	fb09 1102 	mla	r1, r9, r2, r1
 80158da:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80158de:	4567      	cmp	r7, ip
 80158e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80158e4:	d8e6      	bhi.n	80158b4 <__multiply+0x10c>
 80158e6:	9a01      	ldr	r2, [sp, #4]
 80158e8:	50a9      	str	r1, [r5, r2]
 80158ea:	3504      	adds	r5, #4
 80158ec:	e79a      	b.n	8015824 <__multiply+0x7c>
 80158ee:	3e01      	subs	r6, #1
 80158f0:	e79c      	b.n	801582c <__multiply+0x84>
 80158f2:	bf00      	nop
 80158f4:	08016e87 	.word	0x08016e87
 80158f8:	08016e98 	.word	0x08016e98

080158fc <__pow5mult>:
 80158fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015900:	4615      	mov	r5, r2
 8015902:	f012 0203 	ands.w	r2, r2, #3
 8015906:	4606      	mov	r6, r0
 8015908:	460f      	mov	r7, r1
 801590a:	d007      	beq.n	801591c <__pow5mult+0x20>
 801590c:	4c25      	ldr	r4, [pc, #148]	; (80159a4 <__pow5mult+0xa8>)
 801590e:	3a01      	subs	r2, #1
 8015910:	2300      	movs	r3, #0
 8015912:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015916:	f7ff fe9b 	bl	8015650 <__multadd>
 801591a:	4607      	mov	r7, r0
 801591c:	10ad      	asrs	r5, r5, #2
 801591e:	d03d      	beq.n	801599c <__pow5mult+0xa0>
 8015920:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015922:	b97c      	cbnz	r4, 8015944 <__pow5mult+0x48>
 8015924:	2010      	movs	r0, #16
 8015926:	f7ff fe1d 	bl	8015564 <malloc>
 801592a:	4602      	mov	r2, r0
 801592c:	6270      	str	r0, [r6, #36]	; 0x24
 801592e:	b928      	cbnz	r0, 801593c <__pow5mult+0x40>
 8015930:	4b1d      	ldr	r3, [pc, #116]	; (80159a8 <__pow5mult+0xac>)
 8015932:	481e      	ldr	r0, [pc, #120]	; (80159ac <__pow5mult+0xb0>)
 8015934:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8015938:	f000 fb7c 	bl	8016034 <__assert_func>
 801593c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015940:	6004      	str	r4, [r0, #0]
 8015942:	60c4      	str	r4, [r0, #12]
 8015944:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015948:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801594c:	b94c      	cbnz	r4, 8015962 <__pow5mult+0x66>
 801594e:	f240 2171 	movw	r1, #625	; 0x271
 8015952:	4630      	mov	r0, r6
 8015954:	f7ff ff12 	bl	801577c <__i2b>
 8015958:	2300      	movs	r3, #0
 801595a:	f8c8 0008 	str.w	r0, [r8, #8]
 801595e:	4604      	mov	r4, r0
 8015960:	6003      	str	r3, [r0, #0]
 8015962:	f04f 0900 	mov.w	r9, #0
 8015966:	07eb      	lsls	r3, r5, #31
 8015968:	d50a      	bpl.n	8015980 <__pow5mult+0x84>
 801596a:	4639      	mov	r1, r7
 801596c:	4622      	mov	r2, r4
 801596e:	4630      	mov	r0, r6
 8015970:	f7ff ff1a 	bl	80157a8 <__multiply>
 8015974:	4639      	mov	r1, r7
 8015976:	4680      	mov	r8, r0
 8015978:	4630      	mov	r0, r6
 801597a:	f7ff fe47 	bl	801560c <_Bfree>
 801597e:	4647      	mov	r7, r8
 8015980:	106d      	asrs	r5, r5, #1
 8015982:	d00b      	beq.n	801599c <__pow5mult+0xa0>
 8015984:	6820      	ldr	r0, [r4, #0]
 8015986:	b938      	cbnz	r0, 8015998 <__pow5mult+0x9c>
 8015988:	4622      	mov	r2, r4
 801598a:	4621      	mov	r1, r4
 801598c:	4630      	mov	r0, r6
 801598e:	f7ff ff0b 	bl	80157a8 <__multiply>
 8015992:	6020      	str	r0, [r4, #0]
 8015994:	f8c0 9000 	str.w	r9, [r0]
 8015998:	4604      	mov	r4, r0
 801599a:	e7e4      	b.n	8015966 <__pow5mult+0x6a>
 801599c:	4638      	mov	r0, r7
 801599e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80159a2:	bf00      	nop
 80159a4:	08016fe8 	.word	0x08016fe8
 80159a8:	08016e15 	.word	0x08016e15
 80159ac:	08016e98 	.word	0x08016e98

080159b0 <__lshift>:
 80159b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80159b4:	460c      	mov	r4, r1
 80159b6:	6849      	ldr	r1, [r1, #4]
 80159b8:	6923      	ldr	r3, [r4, #16]
 80159ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80159be:	68a3      	ldr	r3, [r4, #8]
 80159c0:	4607      	mov	r7, r0
 80159c2:	4691      	mov	r9, r2
 80159c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80159c8:	f108 0601 	add.w	r6, r8, #1
 80159cc:	42b3      	cmp	r3, r6
 80159ce:	db0b      	blt.n	80159e8 <__lshift+0x38>
 80159d0:	4638      	mov	r0, r7
 80159d2:	f7ff fddb 	bl	801558c <_Balloc>
 80159d6:	4605      	mov	r5, r0
 80159d8:	b948      	cbnz	r0, 80159ee <__lshift+0x3e>
 80159da:	4602      	mov	r2, r0
 80159dc:	4b2a      	ldr	r3, [pc, #168]	; (8015a88 <__lshift+0xd8>)
 80159de:	482b      	ldr	r0, [pc, #172]	; (8015a8c <__lshift+0xdc>)
 80159e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80159e4:	f000 fb26 	bl	8016034 <__assert_func>
 80159e8:	3101      	adds	r1, #1
 80159ea:	005b      	lsls	r3, r3, #1
 80159ec:	e7ee      	b.n	80159cc <__lshift+0x1c>
 80159ee:	2300      	movs	r3, #0
 80159f0:	f100 0114 	add.w	r1, r0, #20
 80159f4:	f100 0210 	add.w	r2, r0, #16
 80159f8:	4618      	mov	r0, r3
 80159fa:	4553      	cmp	r3, sl
 80159fc:	db37      	blt.n	8015a6e <__lshift+0xbe>
 80159fe:	6920      	ldr	r0, [r4, #16]
 8015a00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015a04:	f104 0314 	add.w	r3, r4, #20
 8015a08:	f019 091f 	ands.w	r9, r9, #31
 8015a0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015a10:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8015a14:	d02f      	beq.n	8015a76 <__lshift+0xc6>
 8015a16:	f1c9 0e20 	rsb	lr, r9, #32
 8015a1a:	468a      	mov	sl, r1
 8015a1c:	f04f 0c00 	mov.w	ip, #0
 8015a20:	681a      	ldr	r2, [r3, #0]
 8015a22:	fa02 f209 	lsl.w	r2, r2, r9
 8015a26:	ea42 020c 	orr.w	r2, r2, ip
 8015a2a:	f84a 2b04 	str.w	r2, [sl], #4
 8015a2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a32:	4298      	cmp	r0, r3
 8015a34:	fa22 fc0e 	lsr.w	ip, r2, lr
 8015a38:	d8f2      	bhi.n	8015a20 <__lshift+0x70>
 8015a3a:	1b03      	subs	r3, r0, r4
 8015a3c:	3b15      	subs	r3, #21
 8015a3e:	f023 0303 	bic.w	r3, r3, #3
 8015a42:	3304      	adds	r3, #4
 8015a44:	f104 0215 	add.w	r2, r4, #21
 8015a48:	4290      	cmp	r0, r2
 8015a4a:	bf38      	it	cc
 8015a4c:	2304      	movcc	r3, #4
 8015a4e:	f841 c003 	str.w	ip, [r1, r3]
 8015a52:	f1bc 0f00 	cmp.w	ip, #0
 8015a56:	d001      	beq.n	8015a5c <__lshift+0xac>
 8015a58:	f108 0602 	add.w	r6, r8, #2
 8015a5c:	3e01      	subs	r6, #1
 8015a5e:	4638      	mov	r0, r7
 8015a60:	612e      	str	r6, [r5, #16]
 8015a62:	4621      	mov	r1, r4
 8015a64:	f7ff fdd2 	bl	801560c <_Bfree>
 8015a68:	4628      	mov	r0, r5
 8015a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8015a72:	3301      	adds	r3, #1
 8015a74:	e7c1      	b.n	80159fa <__lshift+0x4a>
 8015a76:	3904      	subs	r1, #4
 8015a78:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a7c:	f841 2f04 	str.w	r2, [r1, #4]!
 8015a80:	4298      	cmp	r0, r3
 8015a82:	d8f9      	bhi.n	8015a78 <__lshift+0xc8>
 8015a84:	e7ea      	b.n	8015a5c <__lshift+0xac>
 8015a86:	bf00      	nop
 8015a88:	08016e87 	.word	0x08016e87
 8015a8c:	08016e98 	.word	0x08016e98

08015a90 <__mcmp>:
 8015a90:	b530      	push	{r4, r5, lr}
 8015a92:	6902      	ldr	r2, [r0, #16]
 8015a94:	690c      	ldr	r4, [r1, #16]
 8015a96:	1b12      	subs	r2, r2, r4
 8015a98:	d10e      	bne.n	8015ab8 <__mcmp+0x28>
 8015a9a:	f100 0314 	add.w	r3, r0, #20
 8015a9e:	3114      	adds	r1, #20
 8015aa0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015aa4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015aa8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015aac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015ab0:	42a5      	cmp	r5, r4
 8015ab2:	d003      	beq.n	8015abc <__mcmp+0x2c>
 8015ab4:	d305      	bcc.n	8015ac2 <__mcmp+0x32>
 8015ab6:	2201      	movs	r2, #1
 8015ab8:	4610      	mov	r0, r2
 8015aba:	bd30      	pop	{r4, r5, pc}
 8015abc:	4283      	cmp	r3, r0
 8015abe:	d3f3      	bcc.n	8015aa8 <__mcmp+0x18>
 8015ac0:	e7fa      	b.n	8015ab8 <__mcmp+0x28>
 8015ac2:	f04f 32ff 	mov.w	r2, #4294967295
 8015ac6:	e7f7      	b.n	8015ab8 <__mcmp+0x28>

08015ac8 <__mdiff>:
 8015ac8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015acc:	460c      	mov	r4, r1
 8015ace:	4606      	mov	r6, r0
 8015ad0:	4611      	mov	r1, r2
 8015ad2:	4620      	mov	r0, r4
 8015ad4:	4690      	mov	r8, r2
 8015ad6:	f7ff ffdb 	bl	8015a90 <__mcmp>
 8015ada:	1e05      	subs	r5, r0, #0
 8015adc:	d110      	bne.n	8015b00 <__mdiff+0x38>
 8015ade:	4629      	mov	r1, r5
 8015ae0:	4630      	mov	r0, r6
 8015ae2:	f7ff fd53 	bl	801558c <_Balloc>
 8015ae6:	b930      	cbnz	r0, 8015af6 <__mdiff+0x2e>
 8015ae8:	4b3a      	ldr	r3, [pc, #232]	; (8015bd4 <__mdiff+0x10c>)
 8015aea:	4602      	mov	r2, r0
 8015aec:	f240 2132 	movw	r1, #562	; 0x232
 8015af0:	4839      	ldr	r0, [pc, #228]	; (8015bd8 <__mdiff+0x110>)
 8015af2:	f000 fa9f 	bl	8016034 <__assert_func>
 8015af6:	2301      	movs	r3, #1
 8015af8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015afc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b00:	bfa4      	itt	ge
 8015b02:	4643      	movge	r3, r8
 8015b04:	46a0      	movge	r8, r4
 8015b06:	4630      	mov	r0, r6
 8015b08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015b0c:	bfa6      	itte	ge
 8015b0e:	461c      	movge	r4, r3
 8015b10:	2500      	movge	r5, #0
 8015b12:	2501      	movlt	r5, #1
 8015b14:	f7ff fd3a 	bl	801558c <_Balloc>
 8015b18:	b920      	cbnz	r0, 8015b24 <__mdiff+0x5c>
 8015b1a:	4b2e      	ldr	r3, [pc, #184]	; (8015bd4 <__mdiff+0x10c>)
 8015b1c:	4602      	mov	r2, r0
 8015b1e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8015b22:	e7e5      	b.n	8015af0 <__mdiff+0x28>
 8015b24:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015b28:	6926      	ldr	r6, [r4, #16]
 8015b2a:	60c5      	str	r5, [r0, #12]
 8015b2c:	f104 0914 	add.w	r9, r4, #20
 8015b30:	f108 0514 	add.w	r5, r8, #20
 8015b34:	f100 0e14 	add.w	lr, r0, #20
 8015b38:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8015b3c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015b40:	f108 0210 	add.w	r2, r8, #16
 8015b44:	46f2      	mov	sl, lr
 8015b46:	2100      	movs	r1, #0
 8015b48:	f859 3b04 	ldr.w	r3, [r9], #4
 8015b4c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015b50:	fa1f f883 	uxth.w	r8, r3
 8015b54:	fa11 f18b 	uxtah	r1, r1, fp
 8015b58:	0c1b      	lsrs	r3, r3, #16
 8015b5a:	eba1 0808 	sub.w	r8, r1, r8
 8015b5e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015b62:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015b66:	fa1f f888 	uxth.w	r8, r8
 8015b6a:	1419      	asrs	r1, r3, #16
 8015b6c:	454e      	cmp	r6, r9
 8015b6e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015b72:	f84a 3b04 	str.w	r3, [sl], #4
 8015b76:	d8e7      	bhi.n	8015b48 <__mdiff+0x80>
 8015b78:	1b33      	subs	r3, r6, r4
 8015b7a:	3b15      	subs	r3, #21
 8015b7c:	f023 0303 	bic.w	r3, r3, #3
 8015b80:	3304      	adds	r3, #4
 8015b82:	3415      	adds	r4, #21
 8015b84:	42a6      	cmp	r6, r4
 8015b86:	bf38      	it	cc
 8015b88:	2304      	movcc	r3, #4
 8015b8a:	441d      	add	r5, r3
 8015b8c:	4473      	add	r3, lr
 8015b8e:	469e      	mov	lr, r3
 8015b90:	462e      	mov	r6, r5
 8015b92:	4566      	cmp	r6, ip
 8015b94:	d30e      	bcc.n	8015bb4 <__mdiff+0xec>
 8015b96:	f10c 0203 	add.w	r2, ip, #3
 8015b9a:	1b52      	subs	r2, r2, r5
 8015b9c:	f022 0203 	bic.w	r2, r2, #3
 8015ba0:	3d03      	subs	r5, #3
 8015ba2:	45ac      	cmp	ip, r5
 8015ba4:	bf38      	it	cc
 8015ba6:	2200      	movcc	r2, #0
 8015ba8:	441a      	add	r2, r3
 8015baa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015bae:	b17b      	cbz	r3, 8015bd0 <__mdiff+0x108>
 8015bb0:	6107      	str	r7, [r0, #16]
 8015bb2:	e7a3      	b.n	8015afc <__mdiff+0x34>
 8015bb4:	f856 8b04 	ldr.w	r8, [r6], #4
 8015bb8:	fa11 f288 	uxtah	r2, r1, r8
 8015bbc:	1414      	asrs	r4, r2, #16
 8015bbe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015bc2:	b292      	uxth	r2, r2
 8015bc4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8015bc8:	f84e 2b04 	str.w	r2, [lr], #4
 8015bcc:	1421      	asrs	r1, r4, #16
 8015bce:	e7e0      	b.n	8015b92 <__mdiff+0xca>
 8015bd0:	3f01      	subs	r7, #1
 8015bd2:	e7ea      	b.n	8015baa <__mdiff+0xe2>
 8015bd4:	08016e87 	.word	0x08016e87
 8015bd8:	08016e98 	.word	0x08016e98

08015bdc <__d2b>:
 8015bdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015be0:	4689      	mov	r9, r1
 8015be2:	2101      	movs	r1, #1
 8015be4:	ec57 6b10 	vmov	r6, r7, d0
 8015be8:	4690      	mov	r8, r2
 8015bea:	f7ff fccf 	bl	801558c <_Balloc>
 8015bee:	4604      	mov	r4, r0
 8015bf0:	b930      	cbnz	r0, 8015c00 <__d2b+0x24>
 8015bf2:	4602      	mov	r2, r0
 8015bf4:	4b25      	ldr	r3, [pc, #148]	; (8015c8c <__d2b+0xb0>)
 8015bf6:	4826      	ldr	r0, [pc, #152]	; (8015c90 <__d2b+0xb4>)
 8015bf8:	f240 310a 	movw	r1, #778	; 0x30a
 8015bfc:	f000 fa1a 	bl	8016034 <__assert_func>
 8015c00:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015c04:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015c08:	bb35      	cbnz	r5, 8015c58 <__d2b+0x7c>
 8015c0a:	2e00      	cmp	r6, #0
 8015c0c:	9301      	str	r3, [sp, #4]
 8015c0e:	d028      	beq.n	8015c62 <__d2b+0x86>
 8015c10:	4668      	mov	r0, sp
 8015c12:	9600      	str	r6, [sp, #0]
 8015c14:	f7ff fd82 	bl	801571c <__lo0bits>
 8015c18:	9900      	ldr	r1, [sp, #0]
 8015c1a:	b300      	cbz	r0, 8015c5e <__d2b+0x82>
 8015c1c:	9a01      	ldr	r2, [sp, #4]
 8015c1e:	f1c0 0320 	rsb	r3, r0, #32
 8015c22:	fa02 f303 	lsl.w	r3, r2, r3
 8015c26:	430b      	orrs	r3, r1
 8015c28:	40c2      	lsrs	r2, r0
 8015c2a:	6163      	str	r3, [r4, #20]
 8015c2c:	9201      	str	r2, [sp, #4]
 8015c2e:	9b01      	ldr	r3, [sp, #4]
 8015c30:	61a3      	str	r3, [r4, #24]
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	bf14      	ite	ne
 8015c36:	2202      	movne	r2, #2
 8015c38:	2201      	moveq	r2, #1
 8015c3a:	6122      	str	r2, [r4, #16]
 8015c3c:	b1d5      	cbz	r5, 8015c74 <__d2b+0x98>
 8015c3e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015c42:	4405      	add	r5, r0
 8015c44:	f8c9 5000 	str.w	r5, [r9]
 8015c48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015c4c:	f8c8 0000 	str.w	r0, [r8]
 8015c50:	4620      	mov	r0, r4
 8015c52:	b003      	add	sp, #12
 8015c54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015c5c:	e7d5      	b.n	8015c0a <__d2b+0x2e>
 8015c5e:	6161      	str	r1, [r4, #20]
 8015c60:	e7e5      	b.n	8015c2e <__d2b+0x52>
 8015c62:	a801      	add	r0, sp, #4
 8015c64:	f7ff fd5a 	bl	801571c <__lo0bits>
 8015c68:	9b01      	ldr	r3, [sp, #4]
 8015c6a:	6163      	str	r3, [r4, #20]
 8015c6c:	2201      	movs	r2, #1
 8015c6e:	6122      	str	r2, [r4, #16]
 8015c70:	3020      	adds	r0, #32
 8015c72:	e7e3      	b.n	8015c3c <__d2b+0x60>
 8015c74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015c78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015c7c:	f8c9 0000 	str.w	r0, [r9]
 8015c80:	6918      	ldr	r0, [r3, #16]
 8015c82:	f7ff fd2b 	bl	80156dc <__hi0bits>
 8015c86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015c8a:	e7df      	b.n	8015c4c <__d2b+0x70>
 8015c8c:	08016e87 	.word	0x08016e87
 8015c90:	08016e98 	.word	0x08016e98

08015c94 <_calloc_r>:
 8015c94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015c96:	fba1 2402 	umull	r2, r4, r1, r2
 8015c9a:	b94c      	cbnz	r4, 8015cb0 <_calloc_r+0x1c>
 8015c9c:	4611      	mov	r1, r2
 8015c9e:	9201      	str	r2, [sp, #4]
 8015ca0:	f7fd ff2e 	bl	8013b00 <_malloc_r>
 8015ca4:	9a01      	ldr	r2, [sp, #4]
 8015ca6:	4605      	mov	r5, r0
 8015ca8:	b930      	cbnz	r0, 8015cb8 <_calloc_r+0x24>
 8015caa:	4628      	mov	r0, r5
 8015cac:	b003      	add	sp, #12
 8015cae:	bd30      	pop	{r4, r5, pc}
 8015cb0:	220c      	movs	r2, #12
 8015cb2:	6002      	str	r2, [r0, #0]
 8015cb4:	2500      	movs	r5, #0
 8015cb6:	e7f8      	b.n	8015caa <_calloc_r+0x16>
 8015cb8:	4621      	mov	r1, r4
 8015cba:	f7fd fef8 	bl	8013aae <memset>
 8015cbe:	e7f4      	b.n	8015caa <_calloc_r+0x16>

08015cc0 <_free_r>:
 8015cc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015cc2:	2900      	cmp	r1, #0
 8015cc4:	d044      	beq.n	8015d50 <_free_r+0x90>
 8015cc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015cca:	9001      	str	r0, [sp, #4]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	f1a1 0404 	sub.w	r4, r1, #4
 8015cd2:	bfb8      	it	lt
 8015cd4:	18e4      	addlt	r4, r4, r3
 8015cd6:	f7ff fc4d 	bl	8015574 <__malloc_lock>
 8015cda:	4a1e      	ldr	r2, [pc, #120]	; (8015d54 <_free_r+0x94>)
 8015cdc:	9801      	ldr	r0, [sp, #4]
 8015cde:	6813      	ldr	r3, [r2, #0]
 8015ce0:	b933      	cbnz	r3, 8015cf0 <_free_r+0x30>
 8015ce2:	6063      	str	r3, [r4, #4]
 8015ce4:	6014      	str	r4, [r2, #0]
 8015ce6:	b003      	add	sp, #12
 8015ce8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015cec:	f7ff bc48 	b.w	8015580 <__malloc_unlock>
 8015cf0:	42a3      	cmp	r3, r4
 8015cf2:	d908      	bls.n	8015d06 <_free_r+0x46>
 8015cf4:	6825      	ldr	r5, [r4, #0]
 8015cf6:	1961      	adds	r1, r4, r5
 8015cf8:	428b      	cmp	r3, r1
 8015cfa:	bf01      	itttt	eq
 8015cfc:	6819      	ldreq	r1, [r3, #0]
 8015cfe:	685b      	ldreq	r3, [r3, #4]
 8015d00:	1949      	addeq	r1, r1, r5
 8015d02:	6021      	streq	r1, [r4, #0]
 8015d04:	e7ed      	b.n	8015ce2 <_free_r+0x22>
 8015d06:	461a      	mov	r2, r3
 8015d08:	685b      	ldr	r3, [r3, #4]
 8015d0a:	b10b      	cbz	r3, 8015d10 <_free_r+0x50>
 8015d0c:	42a3      	cmp	r3, r4
 8015d0e:	d9fa      	bls.n	8015d06 <_free_r+0x46>
 8015d10:	6811      	ldr	r1, [r2, #0]
 8015d12:	1855      	adds	r5, r2, r1
 8015d14:	42a5      	cmp	r5, r4
 8015d16:	d10b      	bne.n	8015d30 <_free_r+0x70>
 8015d18:	6824      	ldr	r4, [r4, #0]
 8015d1a:	4421      	add	r1, r4
 8015d1c:	1854      	adds	r4, r2, r1
 8015d1e:	42a3      	cmp	r3, r4
 8015d20:	6011      	str	r1, [r2, #0]
 8015d22:	d1e0      	bne.n	8015ce6 <_free_r+0x26>
 8015d24:	681c      	ldr	r4, [r3, #0]
 8015d26:	685b      	ldr	r3, [r3, #4]
 8015d28:	6053      	str	r3, [r2, #4]
 8015d2a:	4421      	add	r1, r4
 8015d2c:	6011      	str	r1, [r2, #0]
 8015d2e:	e7da      	b.n	8015ce6 <_free_r+0x26>
 8015d30:	d902      	bls.n	8015d38 <_free_r+0x78>
 8015d32:	230c      	movs	r3, #12
 8015d34:	6003      	str	r3, [r0, #0]
 8015d36:	e7d6      	b.n	8015ce6 <_free_r+0x26>
 8015d38:	6825      	ldr	r5, [r4, #0]
 8015d3a:	1961      	adds	r1, r4, r5
 8015d3c:	428b      	cmp	r3, r1
 8015d3e:	bf04      	itt	eq
 8015d40:	6819      	ldreq	r1, [r3, #0]
 8015d42:	685b      	ldreq	r3, [r3, #4]
 8015d44:	6063      	str	r3, [r4, #4]
 8015d46:	bf04      	itt	eq
 8015d48:	1949      	addeq	r1, r1, r5
 8015d4a:	6021      	streq	r1, [r4, #0]
 8015d4c:	6054      	str	r4, [r2, #4]
 8015d4e:	e7ca      	b.n	8015ce6 <_free_r+0x26>
 8015d50:	b003      	add	sp, #12
 8015d52:	bd30      	pop	{r4, r5, pc}
 8015d54:	20009878 	.word	0x20009878

08015d58 <__ssputs_r>:
 8015d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d5c:	688e      	ldr	r6, [r1, #8]
 8015d5e:	429e      	cmp	r6, r3
 8015d60:	4682      	mov	sl, r0
 8015d62:	460c      	mov	r4, r1
 8015d64:	4690      	mov	r8, r2
 8015d66:	461f      	mov	r7, r3
 8015d68:	d838      	bhi.n	8015ddc <__ssputs_r+0x84>
 8015d6a:	898a      	ldrh	r2, [r1, #12]
 8015d6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015d70:	d032      	beq.n	8015dd8 <__ssputs_r+0x80>
 8015d72:	6825      	ldr	r5, [r4, #0]
 8015d74:	6909      	ldr	r1, [r1, #16]
 8015d76:	eba5 0901 	sub.w	r9, r5, r1
 8015d7a:	6965      	ldr	r5, [r4, #20]
 8015d7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015d84:	3301      	adds	r3, #1
 8015d86:	444b      	add	r3, r9
 8015d88:	106d      	asrs	r5, r5, #1
 8015d8a:	429d      	cmp	r5, r3
 8015d8c:	bf38      	it	cc
 8015d8e:	461d      	movcc	r5, r3
 8015d90:	0553      	lsls	r3, r2, #21
 8015d92:	d531      	bpl.n	8015df8 <__ssputs_r+0xa0>
 8015d94:	4629      	mov	r1, r5
 8015d96:	f7fd feb3 	bl	8013b00 <_malloc_r>
 8015d9a:	4606      	mov	r6, r0
 8015d9c:	b950      	cbnz	r0, 8015db4 <__ssputs_r+0x5c>
 8015d9e:	230c      	movs	r3, #12
 8015da0:	f8ca 3000 	str.w	r3, [sl]
 8015da4:	89a3      	ldrh	r3, [r4, #12]
 8015da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015daa:	81a3      	strh	r3, [r4, #12]
 8015dac:	f04f 30ff 	mov.w	r0, #4294967295
 8015db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015db4:	6921      	ldr	r1, [r4, #16]
 8015db6:	464a      	mov	r2, r9
 8015db8:	f7fd fe51 	bl	8013a5e <memcpy>
 8015dbc:	89a3      	ldrh	r3, [r4, #12]
 8015dbe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015dc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015dc6:	81a3      	strh	r3, [r4, #12]
 8015dc8:	6126      	str	r6, [r4, #16]
 8015dca:	6165      	str	r5, [r4, #20]
 8015dcc:	444e      	add	r6, r9
 8015dce:	eba5 0509 	sub.w	r5, r5, r9
 8015dd2:	6026      	str	r6, [r4, #0]
 8015dd4:	60a5      	str	r5, [r4, #8]
 8015dd6:	463e      	mov	r6, r7
 8015dd8:	42be      	cmp	r6, r7
 8015dda:	d900      	bls.n	8015dde <__ssputs_r+0x86>
 8015ddc:	463e      	mov	r6, r7
 8015dde:	6820      	ldr	r0, [r4, #0]
 8015de0:	4632      	mov	r2, r6
 8015de2:	4641      	mov	r1, r8
 8015de4:	f7fd fe49 	bl	8013a7a <memmove>
 8015de8:	68a3      	ldr	r3, [r4, #8]
 8015dea:	1b9b      	subs	r3, r3, r6
 8015dec:	60a3      	str	r3, [r4, #8]
 8015dee:	6823      	ldr	r3, [r4, #0]
 8015df0:	4433      	add	r3, r6
 8015df2:	6023      	str	r3, [r4, #0]
 8015df4:	2000      	movs	r0, #0
 8015df6:	e7db      	b.n	8015db0 <__ssputs_r+0x58>
 8015df8:	462a      	mov	r2, r5
 8015dfa:	f000 f95d 	bl	80160b8 <_realloc_r>
 8015dfe:	4606      	mov	r6, r0
 8015e00:	2800      	cmp	r0, #0
 8015e02:	d1e1      	bne.n	8015dc8 <__ssputs_r+0x70>
 8015e04:	6921      	ldr	r1, [r4, #16]
 8015e06:	4650      	mov	r0, sl
 8015e08:	f7ff ff5a 	bl	8015cc0 <_free_r>
 8015e0c:	e7c7      	b.n	8015d9e <__ssputs_r+0x46>
	...

08015e10 <_svfiprintf_r>:
 8015e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e14:	4698      	mov	r8, r3
 8015e16:	898b      	ldrh	r3, [r1, #12]
 8015e18:	061b      	lsls	r3, r3, #24
 8015e1a:	b09d      	sub	sp, #116	; 0x74
 8015e1c:	4607      	mov	r7, r0
 8015e1e:	460d      	mov	r5, r1
 8015e20:	4614      	mov	r4, r2
 8015e22:	d50e      	bpl.n	8015e42 <_svfiprintf_r+0x32>
 8015e24:	690b      	ldr	r3, [r1, #16]
 8015e26:	b963      	cbnz	r3, 8015e42 <_svfiprintf_r+0x32>
 8015e28:	2140      	movs	r1, #64	; 0x40
 8015e2a:	f7fd fe69 	bl	8013b00 <_malloc_r>
 8015e2e:	6028      	str	r0, [r5, #0]
 8015e30:	6128      	str	r0, [r5, #16]
 8015e32:	b920      	cbnz	r0, 8015e3e <_svfiprintf_r+0x2e>
 8015e34:	230c      	movs	r3, #12
 8015e36:	603b      	str	r3, [r7, #0]
 8015e38:	f04f 30ff 	mov.w	r0, #4294967295
 8015e3c:	e0d1      	b.n	8015fe2 <_svfiprintf_r+0x1d2>
 8015e3e:	2340      	movs	r3, #64	; 0x40
 8015e40:	616b      	str	r3, [r5, #20]
 8015e42:	2300      	movs	r3, #0
 8015e44:	9309      	str	r3, [sp, #36]	; 0x24
 8015e46:	2320      	movs	r3, #32
 8015e48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015e4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8015e50:	2330      	movs	r3, #48	; 0x30
 8015e52:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015ffc <_svfiprintf_r+0x1ec>
 8015e56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015e5a:	f04f 0901 	mov.w	r9, #1
 8015e5e:	4623      	mov	r3, r4
 8015e60:	469a      	mov	sl, r3
 8015e62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015e66:	b10a      	cbz	r2, 8015e6c <_svfiprintf_r+0x5c>
 8015e68:	2a25      	cmp	r2, #37	; 0x25
 8015e6a:	d1f9      	bne.n	8015e60 <_svfiprintf_r+0x50>
 8015e6c:	ebba 0b04 	subs.w	fp, sl, r4
 8015e70:	d00b      	beq.n	8015e8a <_svfiprintf_r+0x7a>
 8015e72:	465b      	mov	r3, fp
 8015e74:	4622      	mov	r2, r4
 8015e76:	4629      	mov	r1, r5
 8015e78:	4638      	mov	r0, r7
 8015e7a:	f7ff ff6d 	bl	8015d58 <__ssputs_r>
 8015e7e:	3001      	adds	r0, #1
 8015e80:	f000 80aa 	beq.w	8015fd8 <_svfiprintf_r+0x1c8>
 8015e84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015e86:	445a      	add	r2, fp
 8015e88:	9209      	str	r2, [sp, #36]	; 0x24
 8015e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	f000 80a2 	beq.w	8015fd8 <_svfiprintf_r+0x1c8>
 8015e94:	2300      	movs	r3, #0
 8015e96:	f04f 32ff 	mov.w	r2, #4294967295
 8015e9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e9e:	f10a 0a01 	add.w	sl, sl, #1
 8015ea2:	9304      	str	r3, [sp, #16]
 8015ea4:	9307      	str	r3, [sp, #28]
 8015ea6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015eaa:	931a      	str	r3, [sp, #104]	; 0x68
 8015eac:	4654      	mov	r4, sl
 8015eae:	2205      	movs	r2, #5
 8015eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015eb4:	4851      	ldr	r0, [pc, #324]	; (8015ffc <_svfiprintf_r+0x1ec>)
 8015eb6:	f7ea f9ab 	bl	8000210 <memchr>
 8015eba:	9a04      	ldr	r2, [sp, #16]
 8015ebc:	b9d8      	cbnz	r0, 8015ef6 <_svfiprintf_r+0xe6>
 8015ebe:	06d0      	lsls	r0, r2, #27
 8015ec0:	bf44      	itt	mi
 8015ec2:	2320      	movmi	r3, #32
 8015ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015ec8:	0711      	lsls	r1, r2, #28
 8015eca:	bf44      	itt	mi
 8015ecc:	232b      	movmi	r3, #43	; 0x2b
 8015ece:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8015ed6:	2b2a      	cmp	r3, #42	; 0x2a
 8015ed8:	d015      	beq.n	8015f06 <_svfiprintf_r+0xf6>
 8015eda:	9a07      	ldr	r2, [sp, #28]
 8015edc:	4654      	mov	r4, sl
 8015ede:	2000      	movs	r0, #0
 8015ee0:	f04f 0c0a 	mov.w	ip, #10
 8015ee4:	4621      	mov	r1, r4
 8015ee6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015eea:	3b30      	subs	r3, #48	; 0x30
 8015eec:	2b09      	cmp	r3, #9
 8015eee:	d94e      	bls.n	8015f8e <_svfiprintf_r+0x17e>
 8015ef0:	b1b0      	cbz	r0, 8015f20 <_svfiprintf_r+0x110>
 8015ef2:	9207      	str	r2, [sp, #28]
 8015ef4:	e014      	b.n	8015f20 <_svfiprintf_r+0x110>
 8015ef6:	eba0 0308 	sub.w	r3, r0, r8
 8015efa:	fa09 f303 	lsl.w	r3, r9, r3
 8015efe:	4313      	orrs	r3, r2
 8015f00:	9304      	str	r3, [sp, #16]
 8015f02:	46a2      	mov	sl, r4
 8015f04:	e7d2      	b.n	8015eac <_svfiprintf_r+0x9c>
 8015f06:	9b03      	ldr	r3, [sp, #12]
 8015f08:	1d19      	adds	r1, r3, #4
 8015f0a:	681b      	ldr	r3, [r3, #0]
 8015f0c:	9103      	str	r1, [sp, #12]
 8015f0e:	2b00      	cmp	r3, #0
 8015f10:	bfbb      	ittet	lt
 8015f12:	425b      	neglt	r3, r3
 8015f14:	f042 0202 	orrlt.w	r2, r2, #2
 8015f18:	9307      	strge	r3, [sp, #28]
 8015f1a:	9307      	strlt	r3, [sp, #28]
 8015f1c:	bfb8      	it	lt
 8015f1e:	9204      	strlt	r2, [sp, #16]
 8015f20:	7823      	ldrb	r3, [r4, #0]
 8015f22:	2b2e      	cmp	r3, #46	; 0x2e
 8015f24:	d10c      	bne.n	8015f40 <_svfiprintf_r+0x130>
 8015f26:	7863      	ldrb	r3, [r4, #1]
 8015f28:	2b2a      	cmp	r3, #42	; 0x2a
 8015f2a:	d135      	bne.n	8015f98 <_svfiprintf_r+0x188>
 8015f2c:	9b03      	ldr	r3, [sp, #12]
 8015f2e:	1d1a      	adds	r2, r3, #4
 8015f30:	681b      	ldr	r3, [r3, #0]
 8015f32:	9203      	str	r2, [sp, #12]
 8015f34:	2b00      	cmp	r3, #0
 8015f36:	bfb8      	it	lt
 8015f38:	f04f 33ff 	movlt.w	r3, #4294967295
 8015f3c:	3402      	adds	r4, #2
 8015f3e:	9305      	str	r3, [sp, #20]
 8015f40:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801600c <_svfiprintf_r+0x1fc>
 8015f44:	7821      	ldrb	r1, [r4, #0]
 8015f46:	2203      	movs	r2, #3
 8015f48:	4650      	mov	r0, sl
 8015f4a:	f7ea f961 	bl	8000210 <memchr>
 8015f4e:	b140      	cbz	r0, 8015f62 <_svfiprintf_r+0x152>
 8015f50:	2340      	movs	r3, #64	; 0x40
 8015f52:	eba0 000a 	sub.w	r0, r0, sl
 8015f56:	fa03 f000 	lsl.w	r0, r3, r0
 8015f5a:	9b04      	ldr	r3, [sp, #16]
 8015f5c:	4303      	orrs	r3, r0
 8015f5e:	3401      	adds	r4, #1
 8015f60:	9304      	str	r3, [sp, #16]
 8015f62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f66:	4826      	ldr	r0, [pc, #152]	; (8016000 <_svfiprintf_r+0x1f0>)
 8015f68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015f6c:	2206      	movs	r2, #6
 8015f6e:	f7ea f94f 	bl	8000210 <memchr>
 8015f72:	2800      	cmp	r0, #0
 8015f74:	d038      	beq.n	8015fe8 <_svfiprintf_r+0x1d8>
 8015f76:	4b23      	ldr	r3, [pc, #140]	; (8016004 <_svfiprintf_r+0x1f4>)
 8015f78:	bb1b      	cbnz	r3, 8015fc2 <_svfiprintf_r+0x1b2>
 8015f7a:	9b03      	ldr	r3, [sp, #12]
 8015f7c:	3307      	adds	r3, #7
 8015f7e:	f023 0307 	bic.w	r3, r3, #7
 8015f82:	3308      	adds	r3, #8
 8015f84:	9303      	str	r3, [sp, #12]
 8015f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f88:	4433      	add	r3, r6
 8015f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8015f8c:	e767      	b.n	8015e5e <_svfiprintf_r+0x4e>
 8015f8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015f92:	460c      	mov	r4, r1
 8015f94:	2001      	movs	r0, #1
 8015f96:	e7a5      	b.n	8015ee4 <_svfiprintf_r+0xd4>
 8015f98:	2300      	movs	r3, #0
 8015f9a:	3401      	adds	r4, #1
 8015f9c:	9305      	str	r3, [sp, #20]
 8015f9e:	4619      	mov	r1, r3
 8015fa0:	f04f 0c0a 	mov.w	ip, #10
 8015fa4:	4620      	mov	r0, r4
 8015fa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015faa:	3a30      	subs	r2, #48	; 0x30
 8015fac:	2a09      	cmp	r2, #9
 8015fae:	d903      	bls.n	8015fb8 <_svfiprintf_r+0x1a8>
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	d0c5      	beq.n	8015f40 <_svfiprintf_r+0x130>
 8015fb4:	9105      	str	r1, [sp, #20]
 8015fb6:	e7c3      	b.n	8015f40 <_svfiprintf_r+0x130>
 8015fb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8015fbc:	4604      	mov	r4, r0
 8015fbe:	2301      	movs	r3, #1
 8015fc0:	e7f0      	b.n	8015fa4 <_svfiprintf_r+0x194>
 8015fc2:	ab03      	add	r3, sp, #12
 8015fc4:	9300      	str	r3, [sp, #0]
 8015fc6:	462a      	mov	r2, r5
 8015fc8:	4b0f      	ldr	r3, [pc, #60]	; (8016008 <_svfiprintf_r+0x1f8>)
 8015fca:	a904      	add	r1, sp, #16
 8015fcc:	4638      	mov	r0, r7
 8015fce:	f7fd feab 	bl	8013d28 <_printf_float>
 8015fd2:	1c42      	adds	r2, r0, #1
 8015fd4:	4606      	mov	r6, r0
 8015fd6:	d1d6      	bne.n	8015f86 <_svfiprintf_r+0x176>
 8015fd8:	89ab      	ldrh	r3, [r5, #12]
 8015fda:	065b      	lsls	r3, r3, #25
 8015fdc:	f53f af2c 	bmi.w	8015e38 <_svfiprintf_r+0x28>
 8015fe0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015fe2:	b01d      	add	sp, #116	; 0x74
 8015fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fe8:	ab03      	add	r3, sp, #12
 8015fea:	9300      	str	r3, [sp, #0]
 8015fec:	462a      	mov	r2, r5
 8015fee:	4b06      	ldr	r3, [pc, #24]	; (8016008 <_svfiprintf_r+0x1f8>)
 8015ff0:	a904      	add	r1, sp, #16
 8015ff2:	4638      	mov	r0, r7
 8015ff4:	f7fe f93c 	bl	8014270 <_printf_i>
 8015ff8:	e7eb      	b.n	8015fd2 <_svfiprintf_r+0x1c2>
 8015ffa:	bf00      	nop
 8015ffc:	08016ff4 	.word	0x08016ff4
 8016000:	08016ffe 	.word	0x08016ffe
 8016004:	08013d29 	.word	0x08013d29
 8016008:	08015d59 	.word	0x08015d59
 801600c:	08016ffa 	.word	0x08016ffa

08016010 <_read_r>:
 8016010:	b538      	push	{r3, r4, r5, lr}
 8016012:	4d07      	ldr	r5, [pc, #28]	; (8016030 <_read_r+0x20>)
 8016014:	4604      	mov	r4, r0
 8016016:	4608      	mov	r0, r1
 8016018:	4611      	mov	r1, r2
 801601a:	2200      	movs	r2, #0
 801601c:	602a      	str	r2, [r5, #0]
 801601e:	461a      	mov	r2, r3
 8016020:	f7ee ff3a 	bl	8004e98 <_read>
 8016024:	1c43      	adds	r3, r0, #1
 8016026:	d102      	bne.n	801602e <_read_r+0x1e>
 8016028:	682b      	ldr	r3, [r5, #0]
 801602a:	b103      	cbz	r3, 801602e <_read_r+0x1e>
 801602c:	6023      	str	r3, [r4, #0]
 801602e:	bd38      	pop	{r3, r4, r5, pc}
 8016030:	20009880 	.word	0x20009880

08016034 <__assert_func>:
 8016034:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016036:	4614      	mov	r4, r2
 8016038:	461a      	mov	r2, r3
 801603a:	4b09      	ldr	r3, [pc, #36]	; (8016060 <__assert_func+0x2c>)
 801603c:	681b      	ldr	r3, [r3, #0]
 801603e:	4605      	mov	r5, r0
 8016040:	68d8      	ldr	r0, [r3, #12]
 8016042:	b14c      	cbz	r4, 8016058 <__assert_func+0x24>
 8016044:	4b07      	ldr	r3, [pc, #28]	; (8016064 <__assert_func+0x30>)
 8016046:	9100      	str	r1, [sp, #0]
 8016048:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801604c:	4906      	ldr	r1, [pc, #24]	; (8016068 <__assert_func+0x34>)
 801604e:	462b      	mov	r3, r5
 8016050:	f000 f80e 	bl	8016070 <fiprintf>
 8016054:	f000 fa86 	bl	8016564 <abort>
 8016058:	4b04      	ldr	r3, [pc, #16]	; (801606c <__assert_func+0x38>)
 801605a:	461c      	mov	r4, r3
 801605c:	e7f3      	b.n	8016046 <__assert_func+0x12>
 801605e:	bf00      	nop
 8016060:	200003bc 	.word	0x200003bc
 8016064:	08017005 	.word	0x08017005
 8016068:	08017012 	.word	0x08017012
 801606c:	08017040 	.word	0x08017040

08016070 <fiprintf>:
 8016070:	b40e      	push	{r1, r2, r3}
 8016072:	b503      	push	{r0, r1, lr}
 8016074:	4601      	mov	r1, r0
 8016076:	ab03      	add	r3, sp, #12
 8016078:	4805      	ldr	r0, [pc, #20]	; (8016090 <fiprintf+0x20>)
 801607a:	f853 2b04 	ldr.w	r2, [r3], #4
 801607e:	6800      	ldr	r0, [r0, #0]
 8016080:	9301      	str	r3, [sp, #4]
 8016082:	f000 f871 	bl	8016168 <_vfiprintf_r>
 8016086:	b002      	add	sp, #8
 8016088:	f85d eb04 	ldr.w	lr, [sp], #4
 801608c:	b003      	add	sp, #12
 801608e:	4770      	bx	lr
 8016090:	200003bc 	.word	0x200003bc

08016094 <__ascii_mbtowc>:
 8016094:	b082      	sub	sp, #8
 8016096:	b901      	cbnz	r1, 801609a <__ascii_mbtowc+0x6>
 8016098:	a901      	add	r1, sp, #4
 801609a:	b142      	cbz	r2, 80160ae <__ascii_mbtowc+0x1a>
 801609c:	b14b      	cbz	r3, 80160b2 <__ascii_mbtowc+0x1e>
 801609e:	7813      	ldrb	r3, [r2, #0]
 80160a0:	600b      	str	r3, [r1, #0]
 80160a2:	7812      	ldrb	r2, [r2, #0]
 80160a4:	1e10      	subs	r0, r2, #0
 80160a6:	bf18      	it	ne
 80160a8:	2001      	movne	r0, #1
 80160aa:	b002      	add	sp, #8
 80160ac:	4770      	bx	lr
 80160ae:	4610      	mov	r0, r2
 80160b0:	e7fb      	b.n	80160aa <__ascii_mbtowc+0x16>
 80160b2:	f06f 0001 	mvn.w	r0, #1
 80160b6:	e7f8      	b.n	80160aa <__ascii_mbtowc+0x16>

080160b8 <_realloc_r>:
 80160b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160bc:	4680      	mov	r8, r0
 80160be:	4614      	mov	r4, r2
 80160c0:	460e      	mov	r6, r1
 80160c2:	b921      	cbnz	r1, 80160ce <_realloc_r+0x16>
 80160c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80160c8:	4611      	mov	r1, r2
 80160ca:	f7fd bd19 	b.w	8013b00 <_malloc_r>
 80160ce:	b92a      	cbnz	r2, 80160dc <_realloc_r+0x24>
 80160d0:	f7ff fdf6 	bl	8015cc0 <_free_r>
 80160d4:	4625      	mov	r5, r4
 80160d6:	4628      	mov	r0, r5
 80160d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160dc:	f000 faae 	bl	801663c <_malloc_usable_size_r>
 80160e0:	4284      	cmp	r4, r0
 80160e2:	4607      	mov	r7, r0
 80160e4:	d802      	bhi.n	80160ec <_realloc_r+0x34>
 80160e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80160ea:	d812      	bhi.n	8016112 <_realloc_r+0x5a>
 80160ec:	4621      	mov	r1, r4
 80160ee:	4640      	mov	r0, r8
 80160f0:	f7fd fd06 	bl	8013b00 <_malloc_r>
 80160f4:	4605      	mov	r5, r0
 80160f6:	2800      	cmp	r0, #0
 80160f8:	d0ed      	beq.n	80160d6 <_realloc_r+0x1e>
 80160fa:	42bc      	cmp	r4, r7
 80160fc:	4622      	mov	r2, r4
 80160fe:	4631      	mov	r1, r6
 8016100:	bf28      	it	cs
 8016102:	463a      	movcs	r2, r7
 8016104:	f7fd fcab 	bl	8013a5e <memcpy>
 8016108:	4631      	mov	r1, r6
 801610a:	4640      	mov	r0, r8
 801610c:	f7ff fdd8 	bl	8015cc0 <_free_r>
 8016110:	e7e1      	b.n	80160d6 <_realloc_r+0x1e>
 8016112:	4635      	mov	r5, r6
 8016114:	e7df      	b.n	80160d6 <_realloc_r+0x1e>

08016116 <__sfputc_r>:
 8016116:	6893      	ldr	r3, [r2, #8]
 8016118:	3b01      	subs	r3, #1
 801611a:	2b00      	cmp	r3, #0
 801611c:	b410      	push	{r4}
 801611e:	6093      	str	r3, [r2, #8]
 8016120:	da08      	bge.n	8016134 <__sfputc_r+0x1e>
 8016122:	6994      	ldr	r4, [r2, #24]
 8016124:	42a3      	cmp	r3, r4
 8016126:	db01      	blt.n	801612c <__sfputc_r+0x16>
 8016128:	290a      	cmp	r1, #10
 801612a:	d103      	bne.n	8016134 <__sfputc_r+0x1e>
 801612c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016130:	f000 b94a 	b.w	80163c8 <__swbuf_r>
 8016134:	6813      	ldr	r3, [r2, #0]
 8016136:	1c58      	adds	r0, r3, #1
 8016138:	6010      	str	r0, [r2, #0]
 801613a:	7019      	strb	r1, [r3, #0]
 801613c:	4608      	mov	r0, r1
 801613e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016142:	4770      	bx	lr

08016144 <__sfputs_r>:
 8016144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016146:	4606      	mov	r6, r0
 8016148:	460f      	mov	r7, r1
 801614a:	4614      	mov	r4, r2
 801614c:	18d5      	adds	r5, r2, r3
 801614e:	42ac      	cmp	r4, r5
 8016150:	d101      	bne.n	8016156 <__sfputs_r+0x12>
 8016152:	2000      	movs	r0, #0
 8016154:	e007      	b.n	8016166 <__sfputs_r+0x22>
 8016156:	f814 1b01 	ldrb.w	r1, [r4], #1
 801615a:	463a      	mov	r2, r7
 801615c:	4630      	mov	r0, r6
 801615e:	f7ff ffda 	bl	8016116 <__sfputc_r>
 8016162:	1c43      	adds	r3, r0, #1
 8016164:	d1f3      	bne.n	801614e <__sfputs_r+0xa>
 8016166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016168 <_vfiprintf_r>:
 8016168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801616c:	460d      	mov	r5, r1
 801616e:	b09d      	sub	sp, #116	; 0x74
 8016170:	4614      	mov	r4, r2
 8016172:	4698      	mov	r8, r3
 8016174:	4606      	mov	r6, r0
 8016176:	b118      	cbz	r0, 8016180 <_vfiprintf_r+0x18>
 8016178:	6983      	ldr	r3, [r0, #24]
 801617a:	b90b      	cbnz	r3, 8016180 <_vfiprintf_r+0x18>
 801617c:	f7fd fbaa 	bl	80138d4 <__sinit>
 8016180:	4b89      	ldr	r3, [pc, #548]	; (80163a8 <_vfiprintf_r+0x240>)
 8016182:	429d      	cmp	r5, r3
 8016184:	d11b      	bne.n	80161be <_vfiprintf_r+0x56>
 8016186:	6875      	ldr	r5, [r6, #4]
 8016188:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801618a:	07d9      	lsls	r1, r3, #31
 801618c:	d405      	bmi.n	801619a <_vfiprintf_r+0x32>
 801618e:	89ab      	ldrh	r3, [r5, #12]
 8016190:	059a      	lsls	r2, r3, #22
 8016192:	d402      	bmi.n	801619a <_vfiprintf_r+0x32>
 8016194:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016196:	f7fd fc60 	bl	8013a5a <__retarget_lock_acquire_recursive>
 801619a:	89ab      	ldrh	r3, [r5, #12]
 801619c:	071b      	lsls	r3, r3, #28
 801619e:	d501      	bpl.n	80161a4 <_vfiprintf_r+0x3c>
 80161a0:	692b      	ldr	r3, [r5, #16]
 80161a2:	b9eb      	cbnz	r3, 80161e0 <_vfiprintf_r+0x78>
 80161a4:	4629      	mov	r1, r5
 80161a6:	4630      	mov	r0, r6
 80161a8:	f000 f96e 	bl	8016488 <__swsetup_r>
 80161ac:	b1c0      	cbz	r0, 80161e0 <_vfiprintf_r+0x78>
 80161ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80161b0:	07dc      	lsls	r4, r3, #31
 80161b2:	d50e      	bpl.n	80161d2 <_vfiprintf_r+0x6a>
 80161b4:	f04f 30ff 	mov.w	r0, #4294967295
 80161b8:	b01d      	add	sp, #116	; 0x74
 80161ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161be:	4b7b      	ldr	r3, [pc, #492]	; (80163ac <_vfiprintf_r+0x244>)
 80161c0:	429d      	cmp	r5, r3
 80161c2:	d101      	bne.n	80161c8 <_vfiprintf_r+0x60>
 80161c4:	68b5      	ldr	r5, [r6, #8]
 80161c6:	e7df      	b.n	8016188 <_vfiprintf_r+0x20>
 80161c8:	4b79      	ldr	r3, [pc, #484]	; (80163b0 <_vfiprintf_r+0x248>)
 80161ca:	429d      	cmp	r5, r3
 80161cc:	bf08      	it	eq
 80161ce:	68f5      	ldreq	r5, [r6, #12]
 80161d0:	e7da      	b.n	8016188 <_vfiprintf_r+0x20>
 80161d2:	89ab      	ldrh	r3, [r5, #12]
 80161d4:	0598      	lsls	r0, r3, #22
 80161d6:	d4ed      	bmi.n	80161b4 <_vfiprintf_r+0x4c>
 80161d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80161da:	f7fd fc3f 	bl	8013a5c <__retarget_lock_release_recursive>
 80161de:	e7e9      	b.n	80161b4 <_vfiprintf_r+0x4c>
 80161e0:	2300      	movs	r3, #0
 80161e2:	9309      	str	r3, [sp, #36]	; 0x24
 80161e4:	2320      	movs	r3, #32
 80161e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80161ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80161ee:	2330      	movs	r3, #48	; 0x30
 80161f0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80163b4 <_vfiprintf_r+0x24c>
 80161f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80161f8:	f04f 0901 	mov.w	r9, #1
 80161fc:	4623      	mov	r3, r4
 80161fe:	469a      	mov	sl, r3
 8016200:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016204:	b10a      	cbz	r2, 801620a <_vfiprintf_r+0xa2>
 8016206:	2a25      	cmp	r2, #37	; 0x25
 8016208:	d1f9      	bne.n	80161fe <_vfiprintf_r+0x96>
 801620a:	ebba 0b04 	subs.w	fp, sl, r4
 801620e:	d00b      	beq.n	8016228 <_vfiprintf_r+0xc0>
 8016210:	465b      	mov	r3, fp
 8016212:	4622      	mov	r2, r4
 8016214:	4629      	mov	r1, r5
 8016216:	4630      	mov	r0, r6
 8016218:	f7ff ff94 	bl	8016144 <__sfputs_r>
 801621c:	3001      	adds	r0, #1
 801621e:	f000 80aa 	beq.w	8016376 <_vfiprintf_r+0x20e>
 8016222:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016224:	445a      	add	r2, fp
 8016226:	9209      	str	r2, [sp, #36]	; 0x24
 8016228:	f89a 3000 	ldrb.w	r3, [sl]
 801622c:	2b00      	cmp	r3, #0
 801622e:	f000 80a2 	beq.w	8016376 <_vfiprintf_r+0x20e>
 8016232:	2300      	movs	r3, #0
 8016234:	f04f 32ff 	mov.w	r2, #4294967295
 8016238:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801623c:	f10a 0a01 	add.w	sl, sl, #1
 8016240:	9304      	str	r3, [sp, #16]
 8016242:	9307      	str	r3, [sp, #28]
 8016244:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016248:	931a      	str	r3, [sp, #104]	; 0x68
 801624a:	4654      	mov	r4, sl
 801624c:	2205      	movs	r2, #5
 801624e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016252:	4858      	ldr	r0, [pc, #352]	; (80163b4 <_vfiprintf_r+0x24c>)
 8016254:	f7e9 ffdc 	bl	8000210 <memchr>
 8016258:	9a04      	ldr	r2, [sp, #16]
 801625a:	b9d8      	cbnz	r0, 8016294 <_vfiprintf_r+0x12c>
 801625c:	06d1      	lsls	r1, r2, #27
 801625e:	bf44      	itt	mi
 8016260:	2320      	movmi	r3, #32
 8016262:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016266:	0713      	lsls	r3, r2, #28
 8016268:	bf44      	itt	mi
 801626a:	232b      	movmi	r3, #43	; 0x2b
 801626c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016270:	f89a 3000 	ldrb.w	r3, [sl]
 8016274:	2b2a      	cmp	r3, #42	; 0x2a
 8016276:	d015      	beq.n	80162a4 <_vfiprintf_r+0x13c>
 8016278:	9a07      	ldr	r2, [sp, #28]
 801627a:	4654      	mov	r4, sl
 801627c:	2000      	movs	r0, #0
 801627e:	f04f 0c0a 	mov.w	ip, #10
 8016282:	4621      	mov	r1, r4
 8016284:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016288:	3b30      	subs	r3, #48	; 0x30
 801628a:	2b09      	cmp	r3, #9
 801628c:	d94e      	bls.n	801632c <_vfiprintf_r+0x1c4>
 801628e:	b1b0      	cbz	r0, 80162be <_vfiprintf_r+0x156>
 8016290:	9207      	str	r2, [sp, #28]
 8016292:	e014      	b.n	80162be <_vfiprintf_r+0x156>
 8016294:	eba0 0308 	sub.w	r3, r0, r8
 8016298:	fa09 f303 	lsl.w	r3, r9, r3
 801629c:	4313      	orrs	r3, r2
 801629e:	9304      	str	r3, [sp, #16]
 80162a0:	46a2      	mov	sl, r4
 80162a2:	e7d2      	b.n	801624a <_vfiprintf_r+0xe2>
 80162a4:	9b03      	ldr	r3, [sp, #12]
 80162a6:	1d19      	adds	r1, r3, #4
 80162a8:	681b      	ldr	r3, [r3, #0]
 80162aa:	9103      	str	r1, [sp, #12]
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	bfbb      	ittet	lt
 80162b0:	425b      	neglt	r3, r3
 80162b2:	f042 0202 	orrlt.w	r2, r2, #2
 80162b6:	9307      	strge	r3, [sp, #28]
 80162b8:	9307      	strlt	r3, [sp, #28]
 80162ba:	bfb8      	it	lt
 80162bc:	9204      	strlt	r2, [sp, #16]
 80162be:	7823      	ldrb	r3, [r4, #0]
 80162c0:	2b2e      	cmp	r3, #46	; 0x2e
 80162c2:	d10c      	bne.n	80162de <_vfiprintf_r+0x176>
 80162c4:	7863      	ldrb	r3, [r4, #1]
 80162c6:	2b2a      	cmp	r3, #42	; 0x2a
 80162c8:	d135      	bne.n	8016336 <_vfiprintf_r+0x1ce>
 80162ca:	9b03      	ldr	r3, [sp, #12]
 80162cc:	1d1a      	adds	r2, r3, #4
 80162ce:	681b      	ldr	r3, [r3, #0]
 80162d0:	9203      	str	r2, [sp, #12]
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	bfb8      	it	lt
 80162d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80162da:	3402      	adds	r4, #2
 80162dc:	9305      	str	r3, [sp, #20]
 80162de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80163c4 <_vfiprintf_r+0x25c>
 80162e2:	7821      	ldrb	r1, [r4, #0]
 80162e4:	2203      	movs	r2, #3
 80162e6:	4650      	mov	r0, sl
 80162e8:	f7e9 ff92 	bl	8000210 <memchr>
 80162ec:	b140      	cbz	r0, 8016300 <_vfiprintf_r+0x198>
 80162ee:	2340      	movs	r3, #64	; 0x40
 80162f0:	eba0 000a 	sub.w	r0, r0, sl
 80162f4:	fa03 f000 	lsl.w	r0, r3, r0
 80162f8:	9b04      	ldr	r3, [sp, #16]
 80162fa:	4303      	orrs	r3, r0
 80162fc:	3401      	adds	r4, #1
 80162fe:	9304      	str	r3, [sp, #16]
 8016300:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016304:	482c      	ldr	r0, [pc, #176]	; (80163b8 <_vfiprintf_r+0x250>)
 8016306:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801630a:	2206      	movs	r2, #6
 801630c:	f7e9 ff80 	bl	8000210 <memchr>
 8016310:	2800      	cmp	r0, #0
 8016312:	d03f      	beq.n	8016394 <_vfiprintf_r+0x22c>
 8016314:	4b29      	ldr	r3, [pc, #164]	; (80163bc <_vfiprintf_r+0x254>)
 8016316:	bb1b      	cbnz	r3, 8016360 <_vfiprintf_r+0x1f8>
 8016318:	9b03      	ldr	r3, [sp, #12]
 801631a:	3307      	adds	r3, #7
 801631c:	f023 0307 	bic.w	r3, r3, #7
 8016320:	3308      	adds	r3, #8
 8016322:	9303      	str	r3, [sp, #12]
 8016324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016326:	443b      	add	r3, r7
 8016328:	9309      	str	r3, [sp, #36]	; 0x24
 801632a:	e767      	b.n	80161fc <_vfiprintf_r+0x94>
 801632c:	fb0c 3202 	mla	r2, ip, r2, r3
 8016330:	460c      	mov	r4, r1
 8016332:	2001      	movs	r0, #1
 8016334:	e7a5      	b.n	8016282 <_vfiprintf_r+0x11a>
 8016336:	2300      	movs	r3, #0
 8016338:	3401      	adds	r4, #1
 801633a:	9305      	str	r3, [sp, #20]
 801633c:	4619      	mov	r1, r3
 801633e:	f04f 0c0a 	mov.w	ip, #10
 8016342:	4620      	mov	r0, r4
 8016344:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016348:	3a30      	subs	r2, #48	; 0x30
 801634a:	2a09      	cmp	r2, #9
 801634c:	d903      	bls.n	8016356 <_vfiprintf_r+0x1ee>
 801634e:	2b00      	cmp	r3, #0
 8016350:	d0c5      	beq.n	80162de <_vfiprintf_r+0x176>
 8016352:	9105      	str	r1, [sp, #20]
 8016354:	e7c3      	b.n	80162de <_vfiprintf_r+0x176>
 8016356:	fb0c 2101 	mla	r1, ip, r1, r2
 801635a:	4604      	mov	r4, r0
 801635c:	2301      	movs	r3, #1
 801635e:	e7f0      	b.n	8016342 <_vfiprintf_r+0x1da>
 8016360:	ab03      	add	r3, sp, #12
 8016362:	9300      	str	r3, [sp, #0]
 8016364:	462a      	mov	r2, r5
 8016366:	4b16      	ldr	r3, [pc, #88]	; (80163c0 <_vfiprintf_r+0x258>)
 8016368:	a904      	add	r1, sp, #16
 801636a:	4630      	mov	r0, r6
 801636c:	f7fd fcdc 	bl	8013d28 <_printf_float>
 8016370:	4607      	mov	r7, r0
 8016372:	1c78      	adds	r0, r7, #1
 8016374:	d1d6      	bne.n	8016324 <_vfiprintf_r+0x1bc>
 8016376:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016378:	07d9      	lsls	r1, r3, #31
 801637a:	d405      	bmi.n	8016388 <_vfiprintf_r+0x220>
 801637c:	89ab      	ldrh	r3, [r5, #12]
 801637e:	059a      	lsls	r2, r3, #22
 8016380:	d402      	bmi.n	8016388 <_vfiprintf_r+0x220>
 8016382:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016384:	f7fd fb6a 	bl	8013a5c <__retarget_lock_release_recursive>
 8016388:	89ab      	ldrh	r3, [r5, #12]
 801638a:	065b      	lsls	r3, r3, #25
 801638c:	f53f af12 	bmi.w	80161b4 <_vfiprintf_r+0x4c>
 8016390:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016392:	e711      	b.n	80161b8 <_vfiprintf_r+0x50>
 8016394:	ab03      	add	r3, sp, #12
 8016396:	9300      	str	r3, [sp, #0]
 8016398:	462a      	mov	r2, r5
 801639a:	4b09      	ldr	r3, [pc, #36]	; (80163c0 <_vfiprintf_r+0x258>)
 801639c:	a904      	add	r1, sp, #16
 801639e:	4630      	mov	r0, r6
 80163a0:	f7fd ff66 	bl	8014270 <_printf_i>
 80163a4:	e7e4      	b.n	8016370 <_vfiprintf_r+0x208>
 80163a6:	bf00      	nop
 80163a8:	08016d90 	.word	0x08016d90
 80163ac:	08016db0 	.word	0x08016db0
 80163b0:	08016d70 	.word	0x08016d70
 80163b4:	08016ff4 	.word	0x08016ff4
 80163b8:	08016ffe 	.word	0x08016ffe
 80163bc:	08013d29 	.word	0x08013d29
 80163c0:	08016145 	.word	0x08016145
 80163c4:	08016ffa 	.word	0x08016ffa

080163c8 <__swbuf_r>:
 80163c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163ca:	460e      	mov	r6, r1
 80163cc:	4614      	mov	r4, r2
 80163ce:	4605      	mov	r5, r0
 80163d0:	b118      	cbz	r0, 80163da <__swbuf_r+0x12>
 80163d2:	6983      	ldr	r3, [r0, #24]
 80163d4:	b90b      	cbnz	r3, 80163da <__swbuf_r+0x12>
 80163d6:	f7fd fa7d 	bl	80138d4 <__sinit>
 80163da:	4b21      	ldr	r3, [pc, #132]	; (8016460 <__swbuf_r+0x98>)
 80163dc:	429c      	cmp	r4, r3
 80163de:	d12b      	bne.n	8016438 <__swbuf_r+0x70>
 80163e0:	686c      	ldr	r4, [r5, #4]
 80163e2:	69a3      	ldr	r3, [r4, #24]
 80163e4:	60a3      	str	r3, [r4, #8]
 80163e6:	89a3      	ldrh	r3, [r4, #12]
 80163e8:	071a      	lsls	r2, r3, #28
 80163ea:	d52f      	bpl.n	801644c <__swbuf_r+0x84>
 80163ec:	6923      	ldr	r3, [r4, #16]
 80163ee:	b36b      	cbz	r3, 801644c <__swbuf_r+0x84>
 80163f0:	6923      	ldr	r3, [r4, #16]
 80163f2:	6820      	ldr	r0, [r4, #0]
 80163f4:	1ac0      	subs	r0, r0, r3
 80163f6:	6963      	ldr	r3, [r4, #20]
 80163f8:	b2f6      	uxtb	r6, r6
 80163fa:	4283      	cmp	r3, r0
 80163fc:	4637      	mov	r7, r6
 80163fe:	dc04      	bgt.n	801640a <__swbuf_r+0x42>
 8016400:	4621      	mov	r1, r4
 8016402:	4628      	mov	r0, r5
 8016404:	f7ff f85c 	bl	80154c0 <_fflush_r>
 8016408:	bb30      	cbnz	r0, 8016458 <__swbuf_r+0x90>
 801640a:	68a3      	ldr	r3, [r4, #8]
 801640c:	3b01      	subs	r3, #1
 801640e:	60a3      	str	r3, [r4, #8]
 8016410:	6823      	ldr	r3, [r4, #0]
 8016412:	1c5a      	adds	r2, r3, #1
 8016414:	6022      	str	r2, [r4, #0]
 8016416:	701e      	strb	r6, [r3, #0]
 8016418:	6963      	ldr	r3, [r4, #20]
 801641a:	3001      	adds	r0, #1
 801641c:	4283      	cmp	r3, r0
 801641e:	d004      	beq.n	801642a <__swbuf_r+0x62>
 8016420:	89a3      	ldrh	r3, [r4, #12]
 8016422:	07db      	lsls	r3, r3, #31
 8016424:	d506      	bpl.n	8016434 <__swbuf_r+0x6c>
 8016426:	2e0a      	cmp	r6, #10
 8016428:	d104      	bne.n	8016434 <__swbuf_r+0x6c>
 801642a:	4621      	mov	r1, r4
 801642c:	4628      	mov	r0, r5
 801642e:	f7ff f847 	bl	80154c0 <_fflush_r>
 8016432:	b988      	cbnz	r0, 8016458 <__swbuf_r+0x90>
 8016434:	4638      	mov	r0, r7
 8016436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016438:	4b0a      	ldr	r3, [pc, #40]	; (8016464 <__swbuf_r+0x9c>)
 801643a:	429c      	cmp	r4, r3
 801643c:	d101      	bne.n	8016442 <__swbuf_r+0x7a>
 801643e:	68ac      	ldr	r4, [r5, #8]
 8016440:	e7cf      	b.n	80163e2 <__swbuf_r+0x1a>
 8016442:	4b09      	ldr	r3, [pc, #36]	; (8016468 <__swbuf_r+0xa0>)
 8016444:	429c      	cmp	r4, r3
 8016446:	bf08      	it	eq
 8016448:	68ec      	ldreq	r4, [r5, #12]
 801644a:	e7ca      	b.n	80163e2 <__swbuf_r+0x1a>
 801644c:	4621      	mov	r1, r4
 801644e:	4628      	mov	r0, r5
 8016450:	f000 f81a 	bl	8016488 <__swsetup_r>
 8016454:	2800      	cmp	r0, #0
 8016456:	d0cb      	beq.n	80163f0 <__swbuf_r+0x28>
 8016458:	f04f 37ff 	mov.w	r7, #4294967295
 801645c:	e7ea      	b.n	8016434 <__swbuf_r+0x6c>
 801645e:	bf00      	nop
 8016460:	08016d90 	.word	0x08016d90
 8016464:	08016db0 	.word	0x08016db0
 8016468:	08016d70 	.word	0x08016d70

0801646c <__ascii_wctomb>:
 801646c:	b149      	cbz	r1, 8016482 <__ascii_wctomb+0x16>
 801646e:	2aff      	cmp	r2, #255	; 0xff
 8016470:	bf85      	ittet	hi
 8016472:	238a      	movhi	r3, #138	; 0x8a
 8016474:	6003      	strhi	r3, [r0, #0]
 8016476:	700a      	strbls	r2, [r1, #0]
 8016478:	f04f 30ff 	movhi.w	r0, #4294967295
 801647c:	bf98      	it	ls
 801647e:	2001      	movls	r0, #1
 8016480:	4770      	bx	lr
 8016482:	4608      	mov	r0, r1
 8016484:	4770      	bx	lr
	...

08016488 <__swsetup_r>:
 8016488:	4b32      	ldr	r3, [pc, #200]	; (8016554 <__swsetup_r+0xcc>)
 801648a:	b570      	push	{r4, r5, r6, lr}
 801648c:	681d      	ldr	r5, [r3, #0]
 801648e:	4606      	mov	r6, r0
 8016490:	460c      	mov	r4, r1
 8016492:	b125      	cbz	r5, 801649e <__swsetup_r+0x16>
 8016494:	69ab      	ldr	r3, [r5, #24]
 8016496:	b913      	cbnz	r3, 801649e <__swsetup_r+0x16>
 8016498:	4628      	mov	r0, r5
 801649a:	f7fd fa1b 	bl	80138d4 <__sinit>
 801649e:	4b2e      	ldr	r3, [pc, #184]	; (8016558 <__swsetup_r+0xd0>)
 80164a0:	429c      	cmp	r4, r3
 80164a2:	d10f      	bne.n	80164c4 <__swsetup_r+0x3c>
 80164a4:	686c      	ldr	r4, [r5, #4]
 80164a6:	89a3      	ldrh	r3, [r4, #12]
 80164a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80164ac:	0719      	lsls	r1, r3, #28
 80164ae:	d42c      	bmi.n	801650a <__swsetup_r+0x82>
 80164b0:	06dd      	lsls	r5, r3, #27
 80164b2:	d411      	bmi.n	80164d8 <__swsetup_r+0x50>
 80164b4:	2309      	movs	r3, #9
 80164b6:	6033      	str	r3, [r6, #0]
 80164b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80164bc:	81a3      	strh	r3, [r4, #12]
 80164be:	f04f 30ff 	mov.w	r0, #4294967295
 80164c2:	e03e      	b.n	8016542 <__swsetup_r+0xba>
 80164c4:	4b25      	ldr	r3, [pc, #148]	; (801655c <__swsetup_r+0xd4>)
 80164c6:	429c      	cmp	r4, r3
 80164c8:	d101      	bne.n	80164ce <__swsetup_r+0x46>
 80164ca:	68ac      	ldr	r4, [r5, #8]
 80164cc:	e7eb      	b.n	80164a6 <__swsetup_r+0x1e>
 80164ce:	4b24      	ldr	r3, [pc, #144]	; (8016560 <__swsetup_r+0xd8>)
 80164d0:	429c      	cmp	r4, r3
 80164d2:	bf08      	it	eq
 80164d4:	68ec      	ldreq	r4, [r5, #12]
 80164d6:	e7e6      	b.n	80164a6 <__swsetup_r+0x1e>
 80164d8:	0758      	lsls	r0, r3, #29
 80164da:	d512      	bpl.n	8016502 <__swsetup_r+0x7a>
 80164dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80164de:	b141      	cbz	r1, 80164f2 <__swsetup_r+0x6a>
 80164e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80164e4:	4299      	cmp	r1, r3
 80164e6:	d002      	beq.n	80164ee <__swsetup_r+0x66>
 80164e8:	4630      	mov	r0, r6
 80164ea:	f7ff fbe9 	bl	8015cc0 <_free_r>
 80164ee:	2300      	movs	r3, #0
 80164f0:	6363      	str	r3, [r4, #52]	; 0x34
 80164f2:	89a3      	ldrh	r3, [r4, #12]
 80164f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80164f8:	81a3      	strh	r3, [r4, #12]
 80164fa:	2300      	movs	r3, #0
 80164fc:	6063      	str	r3, [r4, #4]
 80164fe:	6923      	ldr	r3, [r4, #16]
 8016500:	6023      	str	r3, [r4, #0]
 8016502:	89a3      	ldrh	r3, [r4, #12]
 8016504:	f043 0308 	orr.w	r3, r3, #8
 8016508:	81a3      	strh	r3, [r4, #12]
 801650a:	6923      	ldr	r3, [r4, #16]
 801650c:	b94b      	cbnz	r3, 8016522 <__swsetup_r+0x9a>
 801650e:	89a3      	ldrh	r3, [r4, #12]
 8016510:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016518:	d003      	beq.n	8016522 <__swsetup_r+0x9a>
 801651a:	4621      	mov	r1, r4
 801651c:	4630      	mov	r0, r6
 801651e:	f000 f84d 	bl	80165bc <__smakebuf_r>
 8016522:	89a0      	ldrh	r0, [r4, #12]
 8016524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016528:	f010 0301 	ands.w	r3, r0, #1
 801652c:	d00a      	beq.n	8016544 <__swsetup_r+0xbc>
 801652e:	2300      	movs	r3, #0
 8016530:	60a3      	str	r3, [r4, #8]
 8016532:	6963      	ldr	r3, [r4, #20]
 8016534:	425b      	negs	r3, r3
 8016536:	61a3      	str	r3, [r4, #24]
 8016538:	6923      	ldr	r3, [r4, #16]
 801653a:	b943      	cbnz	r3, 801654e <__swsetup_r+0xc6>
 801653c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016540:	d1ba      	bne.n	80164b8 <__swsetup_r+0x30>
 8016542:	bd70      	pop	{r4, r5, r6, pc}
 8016544:	0781      	lsls	r1, r0, #30
 8016546:	bf58      	it	pl
 8016548:	6963      	ldrpl	r3, [r4, #20]
 801654a:	60a3      	str	r3, [r4, #8]
 801654c:	e7f4      	b.n	8016538 <__swsetup_r+0xb0>
 801654e:	2000      	movs	r0, #0
 8016550:	e7f7      	b.n	8016542 <__swsetup_r+0xba>
 8016552:	bf00      	nop
 8016554:	200003bc 	.word	0x200003bc
 8016558:	08016d90 	.word	0x08016d90
 801655c:	08016db0 	.word	0x08016db0
 8016560:	08016d70 	.word	0x08016d70

08016564 <abort>:
 8016564:	b508      	push	{r3, lr}
 8016566:	2006      	movs	r0, #6
 8016568:	f000 f898 	bl	801669c <raise>
 801656c:	2001      	movs	r0, #1
 801656e:	f7ee fc89 	bl	8004e84 <_exit>

08016572 <__swhatbuf_r>:
 8016572:	b570      	push	{r4, r5, r6, lr}
 8016574:	460e      	mov	r6, r1
 8016576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801657a:	2900      	cmp	r1, #0
 801657c:	b096      	sub	sp, #88	; 0x58
 801657e:	4614      	mov	r4, r2
 8016580:	461d      	mov	r5, r3
 8016582:	da08      	bge.n	8016596 <__swhatbuf_r+0x24>
 8016584:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8016588:	2200      	movs	r2, #0
 801658a:	602a      	str	r2, [r5, #0]
 801658c:	061a      	lsls	r2, r3, #24
 801658e:	d410      	bmi.n	80165b2 <__swhatbuf_r+0x40>
 8016590:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016594:	e00e      	b.n	80165b4 <__swhatbuf_r+0x42>
 8016596:	466a      	mov	r2, sp
 8016598:	f000 f89c 	bl	80166d4 <_fstat_r>
 801659c:	2800      	cmp	r0, #0
 801659e:	dbf1      	blt.n	8016584 <__swhatbuf_r+0x12>
 80165a0:	9a01      	ldr	r2, [sp, #4]
 80165a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80165a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80165aa:	425a      	negs	r2, r3
 80165ac:	415a      	adcs	r2, r3
 80165ae:	602a      	str	r2, [r5, #0]
 80165b0:	e7ee      	b.n	8016590 <__swhatbuf_r+0x1e>
 80165b2:	2340      	movs	r3, #64	; 0x40
 80165b4:	2000      	movs	r0, #0
 80165b6:	6023      	str	r3, [r4, #0]
 80165b8:	b016      	add	sp, #88	; 0x58
 80165ba:	bd70      	pop	{r4, r5, r6, pc}

080165bc <__smakebuf_r>:
 80165bc:	898b      	ldrh	r3, [r1, #12]
 80165be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80165c0:	079d      	lsls	r5, r3, #30
 80165c2:	4606      	mov	r6, r0
 80165c4:	460c      	mov	r4, r1
 80165c6:	d507      	bpl.n	80165d8 <__smakebuf_r+0x1c>
 80165c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80165cc:	6023      	str	r3, [r4, #0]
 80165ce:	6123      	str	r3, [r4, #16]
 80165d0:	2301      	movs	r3, #1
 80165d2:	6163      	str	r3, [r4, #20]
 80165d4:	b002      	add	sp, #8
 80165d6:	bd70      	pop	{r4, r5, r6, pc}
 80165d8:	ab01      	add	r3, sp, #4
 80165da:	466a      	mov	r2, sp
 80165dc:	f7ff ffc9 	bl	8016572 <__swhatbuf_r>
 80165e0:	9900      	ldr	r1, [sp, #0]
 80165e2:	4605      	mov	r5, r0
 80165e4:	4630      	mov	r0, r6
 80165e6:	f7fd fa8b 	bl	8013b00 <_malloc_r>
 80165ea:	b948      	cbnz	r0, 8016600 <__smakebuf_r+0x44>
 80165ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80165f0:	059a      	lsls	r2, r3, #22
 80165f2:	d4ef      	bmi.n	80165d4 <__smakebuf_r+0x18>
 80165f4:	f023 0303 	bic.w	r3, r3, #3
 80165f8:	f043 0302 	orr.w	r3, r3, #2
 80165fc:	81a3      	strh	r3, [r4, #12]
 80165fe:	e7e3      	b.n	80165c8 <__smakebuf_r+0xc>
 8016600:	4b0d      	ldr	r3, [pc, #52]	; (8016638 <__smakebuf_r+0x7c>)
 8016602:	62b3      	str	r3, [r6, #40]	; 0x28
 8016604:	89a3      	ldrh	r3, [r4, #12]
 8016606:	6020      	str	r0, [r4, #0]
 8016608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801660c:	81a3      	strh	r3, [r4, #12]
 801660e:	9b00      	ldr	r3, [sp, #0]
 8016610:	6163      	str	r3, [r4, #20]
 8016612:	9b01      	ldr	r3, [sp, #4]
 8016614:	6120      	str	r0, [r4, #16]
 8016616:	b15b      	cbz	r3, 8016630 <__smakebuf_r+0x74>
 8016618:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801661c:	4630      	mov	r0, r6
 801661e:	f000 f86b 	bl	80166f8 <_isatty_r>
 8016622:	b128      	cbz	r0, 8016630 <__smakebuf_r+0x74>
 8016624:	89a3      	ldrh	r3, [r4, #12]
 8016626:	f023 0303 	bic.w	r3, r3, #3
 801662a:	f043 0301 	orr.w	r3, r3, #1
 801662e:	81a3      	strh	r3, [r4, #12]
 8016630:	89a0      	ldrh	r0, [r4, #12]
 8016632:	4305      	orrs	r5, r0
 8016634:	81a5      	strh	r5, [r4, #12]
 8016636:	e7cd      	b.n	80165d4 <__smakebuf_r+0x18>
 8016638:	0801386d 	.word	0x0801386d

0801663c <_malloc_usable_size_r>:
 801663c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016640:	1f18      	subs	r0, r3, #4
 8016642:	2b00      	cmp	r3, #0
 8016644:	bfbc      	itt	lt
 8016646:	580b      	ldrlt	r3, [r1, r0]
 8016648:	18c0      	addlt	r0, r0, r3
 801664a:	4770      	bx	lr

0801664c <_raise_r>:
 801664c:	291f      	cmp	r1, #31
 801664e:	b538      	push	{r3, r4, r5, lr}
 8016650:	4604      	mov	r4, r0
 8016652:	460d      	mov	r5, r1
 8016654:	d904      	bls.n	8016660 <_raise_r+0x14>
 8016656:	2316      	movs	r3, #22
 8016658:	6003      	str	r3, [r0, #0]
 801665a:	f04f 30ff 	mov.w	r0, #4294967295
 801665e:	bd38      	pop	{r3, r4, r5, pc}
 8016660:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8016662:	b112      	cbz	r2, 801666a <_raise_r+0x1e>
 8016664:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016668:	b94b      	cbnz	r3, 801667e <_raise_r+0x32>
 801666a:	4620      	mov	r0, r4
 801666c:	f000 f830 	bl	80166d0 <_getpid_r>
 8016670:	462a      	mov	r2, r5
 8016672:	4601      	mov	r1, r0
 8016674:	4620      	mov	r0, r4
 8016676:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801667a:	f000 b817 	b.w	80166ac <_kill_r>
 801667e:	2b01      	cmp	r3, #1
 8016680:	d00a      	beq.n	8016698 <_raise_r+0x4c>
 8016682:	1c59      	adds	r1, r3, #1
 8016684:	d103      	bne.n	801668e <_raise_r+0x42>
 8016686:	2316      	movs	r3, #22
 8016688:	6003      	str	r3, [r0, #0]
 801668a:	2001      	movs	r0, #1
 801668c:	e7e7      	b.n	801665e <_raise_r+0x12>
 801668e:	2400      	movs	r4, #0
 8016690:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016694:	4628      	mov	r0, r5
 8016696:	4798      	blx	r3
 8016698:	2000      	movs	r0, #0
 801669a:	e7e0      	b.n	801665e <_raise_r+0x12>

0801669c <raise>:
 801669c:	4b02      	ldr	r3, [pc, #8]	; (80166a8 <raise+0xc>)
 801669e:	4601      	mov	r1, r0
 80166a0:	6818      	ldr	r0, [r3, #0]
 80166a2:	f7ff bfd3 	b.w	801664c <_raise_r>
 80166a6:	bf00      	nop
 80166a8:	200003bc 	.word	0x200003bc

080166ac <_kill_r>:
 80166ac:	b538      	push	{r3, r4, r5, lr}
 80166ae:	4d07      	ldr	r5, [pc, #28]	; (80166cc <_kill_r+0x20>)
 80166b0:	2300      	movs	r3, #0
 80166b2:	4604      	mov	r4, r0
 80166b4:	4608      	mov	r0, r1
 80166b6:	4611      	mov	r1, r2
 80166b8:	602b      	str	r3, [r5, #0]
 80166ba:	f7ee fbd3 	bl	8004e64 <_kill>
 80166be:	1c43      	adds	r3, r0, #1
 80166c0:	d102      	bne.n	80166c8 <_kill_r+0x1c>
 80166c2:	682b      	ldr	r3, [r5, #0]
 80166c4:	b103      	cbz	r3, 80166c8 <_kill_r+0x1c>
 80166c6:	6023      	str	r3, [r4, #0]
 80166c8:	bd38      	pop	{r3, r4, r5, pc}
 80166ca:	bf00      	nop
 80166cc:	20009880 	.word	0x20009880

080166d0 <_getpid_r>:
 80166d0:	f7ee bbc0 	b.w	8004e54 <_getpid>

080166d4 <_fstat_r>:
 80166d4:	b538      	push	{r3, r4, r5, lr}
 80166d6:	4d07      	ldr	r5, [pc, #28]	; (80166f4 <_fstat_r+0x20>)
 80166d8:	2300      	movs	r3, #0
 80166da:	4604      	mov	r4, r0
 80166dc:	4608      	mov	r0, r1
 80166de:	4611      	mov	r1, r2
 80166e0:	602b      	str	r3, [r5, #0]
 80166e2:	f7ee fc1e 	bl	8004f22 <_fstat>
 80166e6:	1c43      	adds	r3, r0, #1
 80166e8:	d102      	bne.n	80166f0 <_fstat_r+0x1c>
 80166ea:	682b      	ldr	r3, [r5, #0]
 80166ec:	b103      	cbz	r3, 80166f0 <_fstat_r+0x1c>
 80166ee:	6023      	str	r3, [r4, #0]
 80166f0:	bd38      	pop	{r3, r4, r5, pc}
 80166f2:	bf00      	nop
 80166f4:	20009880 	.word	0x20009880

080166f8 <_isatty_r>:
 80166f8:	b538      	push	{r3, r4, r5, lr}
 80166fa:	4d06      	ldr	r5, [pc, #24]	; (8016714 <_isatty_r+0x1c>)
 80166fc:	2300      	movs	r3, #0
 80166fe:	4604      	mov	r4, r0
 8016700:	4608      	mov	r0, r1
 8016702:	602b      	str	r3, [r5, #0]
 8016704:	f7ee fc1d 	bl	8004f42 <_isatty>
 8016708:	1c43      	adds	r3, r0, #1
 801670a:	d102      	bne.n	8016712 <_isatty_r+0x1a>
 801670c:	682b      	ldr	r3, [r5, #0]
 801670e:	b103      	cbz	r3, 8016712 <_isatty_r+0x1a>
 8016710:	6023      	str	r3, [r4, #0]
 8016712:	bd38      	pop	{r3, r4, r5, pc}
 8016714:	20009880 	.word	0x20009880

08016718 <_init>:
 8016718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801671a:	bf00      	nop
 801671c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801671e:	bc08      	pop	{r3}
 8016720:	469e      	mov	lr, r3
 8016722:	4770      	bx	lr

08016724 <_fini>:
 8016724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016726:	bf00      	nop
 8016728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801672a:	bc08      	pop	{r3}
 801672c:	469e      	mov	lr, r3
 801672e:	4770      	bx	lr
