# do TP3_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/bruno/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/writeback.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/writeback.sv 
# -- Compiling module writeback
# 
# Top level modules:
# 	writeback
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/sl2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/sl2.sv 
# -- Compiling module sl2
# 
# Top level modules:
# 	sl2
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/signext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/signext.sv 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/processor_arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/processor_arm.sv 
# -- Compiling module processor_arm
# 
# Top level modules:
# 	processor_arm
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/memory.sv 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/imem.sv 
# -- Compiling module imem
# ** Warning: /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/imem.sv(9): (vlog-2697) LSB 127 of part-select into 'rom' is out of bounds.
# 
# Top level modules:
# 	imem
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/flopr_e.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/flopr_e.sv 
# -- Compiling module flopr_e
# 
# Top level modules:
# 	flopr_e
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 12:45:38 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:38 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/execute.sv 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/exception.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/exception.sv 
# -- Compiling module exception
# 
# Top level modules:
# 	exception
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/esync.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/esync.sv 
# -- Compiling module esync
# 
# Top level modules:
# 	esync
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/decode.sv 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/comp_n.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/comp_n.sv 
# -- Compiling module comp_n
# 
# Top level modules:
# 	comp_n
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/maindec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/maindec.sv 
# -- Compiling module maindec
# 
# Top level modules:
# 	maindec
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/aludec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/aludec.sv 
# -- Compiling module aludec
# 
# Top level modules:
# 	aludec
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/dmem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vcom -reportprogress 300 -2008 -work work /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture behave of dmem
# ** Warning: /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/dmem.vhd(54): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+/home/bruno/Escritorio/3ero\ FamaF/AdC/TP3/../ModulosTP3 {/home/bruno/Escritorio/3ero FamaF/AdC/TP3/../ModulosTP3/processor_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:39 on Sep 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/bruno/Escritorio/3ero FamaF/AdC/TP3/../ModulosTP3" /home/bruno/Escritorio/3ero FamaF/AdC/TP3/../ModulosTP3/processor_tb.sv 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 12:45:39 on Sep 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 12:45:39 on Sep 15,2023
# Loading sv_std.std
# Loading work.processor_tb
# Loading work.processor_arm
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.datapath
# Loading work.fetch
# Loading work.flopr
# Loading work.adder
# Loading work.mux2
# Loading work.decode
# Loading work.regfile
# Loading work.signext
# Loading work.execute
# Loading work.mux4
# Loading work.alu
# Loading work.sl2
# Loading work.memory
# Loading work.writeback
# Loading work.exception
# Loading work.comp_n
# Loading work.esync
# Loading work.flopr_e
# Loading work.imem
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.dmem(behave)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (64) for port 'readData1_F'. The port definition is at: /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/fetch.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/dp/FETCH File: /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/datapath.sv Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'd1'. The port definition is at: /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/mux2.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/dp/FETCH/MUX_B File: /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/fetch.sv Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addr'. The port definition is at: /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/imem.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/instrMem File: /home/bruno/Escritorio/3ero FamaF/AdC/ModulosTP3/processor_arm.sv Line: 65
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8021) Slice assignment bound 127 out of range ([0:63]).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/instrMem
# ** Note: fin del testdump
#    Time: 150020 ps  Iteration: 1  Instance: /processor_tb/dut/dataMem
# ** Note: $stop    : /home/bruno/Escritorio/3ero FamaF/AdC/TP3/../ModulosTP3/processor_tb.sv(27)
#    Time: 150040 ps  Iteration: 0  Instance: /processor_tb
# Break in Module processor_tb at /home/bruno/Escritorio/3ero FamaF/AdC/TP3/../ModulosTP3/processor_tb.sv line 27
# End time: 12:45:55 on Sep 15,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 4
