// Seed: 1595514553
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4 = id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    output supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    output wire id_9,
    output wand id_10,
    output wire id_11,
    input tri0 id_12,
    output wand id_13,
    input tri1 id_14
);
  wire id_16;
  wire id_17;
  ;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  wire id_18;
endmodule
