{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757666845961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757666845961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 02:47:25 2025 " "Processing started: Fri Sep 12 02:47:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757666845961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1757666845961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1757666845961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1757666846383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1757666846383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "XOR.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.sv 1 1 " "Found 1 design units, including 1 entities, in source file and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "AND.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.sv 1 1 " "Found 1 design units, including 1 entities, in source file or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "OR.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Substractor " "Found entity 1: Full_Substractor" {  } { { "Full_Substractor.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.sv 1 1 " "Found 1 design units, including 1 entities, in source file not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "NOT.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "Division.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ripple_carry_adder4 " "Found entity 1: Ripple_carry_adder4" {  } { { "Ripple_carry_adder4.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor4.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_subtractor4 " "Found entity 1: Full_subtractor4" {  } { { "Full_subtractor4.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_subtractor4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "Modulo.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file 7seg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_display " "Found entity 1: seg7_display" {  } { { "7seg_display.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/7seg_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_control " "Found entity 1: Alu_control" {  } { { "Alu_control.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "Multiplicacion.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control2.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_control2 " "Found entity 1: Alu_control2" {  } { { "Alu_control2.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb2 " "Found entity 1: tb2" {  } { { "tb2.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757666851924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1757666851924 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.sv(16) " "Verilog HDL Instantiation warning at ALU.sv(16): instance has no name" {  } { { "ALU.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1757666851925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU2 " "Elaborating entity \"ALU2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1757666851963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_control2 Alu_control2:alu_inst " "Elaborating entity \"Alu_control2\" for hierarchy \"Alu_control2:alu_inst\"" {  } { { "ALU2.sv" "alu_inst" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ripple_carry_adder4 Alu_control2:alu_inst\|Ripple_carry_adder4:suma " "Elaborating entity \"Ripple_carry_adder4\" for hierarchy \"Alu_control2:alu_inst\|Ripple_carry_adder4:suma\"" {  } { { "Alu_control2.sv" "suma" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Alu_control2:alu_inst\|Ripple_carry_adder4:suma\|Full_Adder:a0 " "Elaborating entity \"Full_Adder\" for hierarchy \"Alu_control2:alu_inst\|Ripple_carry_adder4:suma\|Full_Adder:a0\"" {  } { { "Ripple_carry_adder4.sv" "a0" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder4.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate Alu_control2:alu_inst\|Ripple_carry_adder4:suma\|Full_Adder:a0\|XOR_gate:xora " "Elaborating entity \"XOR_gate\" for hierarchy \"Alu_control2:alu_inst\|Ripple_carry_adder4:suma\|Full_Adder:a0\|XOR_gate:xora\"" {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate Alu_control2:alu_inst\|Ripple_carry_adder4:suma\|Full_Adder:a0\|AND_gate:anda " "Elaborating entity \"AND_gate\" for hierarchy \"Alu_control2:alu_inst\|Ripple_carry_adder4:suma\|Full_Adder:a0\|AND_gate:anda\"" {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate Alu_control2:alu_inst\|Ripple_carry_adder4:suma\|Full_Adder:a0\|OR_gate:ora " "Elaborating entity \"OR_gate\" for hierarchy \"Alu_control2:alu_inst\|Ripple_carry_adder4:suma\|Full_Adder:a0\|OR_gate:ora\"" {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_subtractor4 Alu_control2:alu_inst\|Full_subtractor4:suba " "Elaborating entity \"Full_subtractor4\" for hierarchy \"Alu_control2:alu_inst\|Full_subtractor4:suba\"" {  } { { "Alu_control2.sv" "suba" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Substractor Alu_control2:alu_inst\|Full_subtractor4:suba\|Full_Substractor:s0 " "Elaborating entity \"Full_Substractor\" for hierarchy \"Alu_control2:alu_inst\|Full_subtractor4:suba\|Full_Substractor:s0\"" {  } { { "Full_subtractor4.sv" "s0" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_subtractor4.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate Alu_control2:alu_inst\|Full_subtractor4:suba\|Full_Substractor:s0\|NOT_gate:nota " "Elaborating entity \"NOT_gate\" for hierarchy \"Alu_control2:alu_inst\|Full_subtractor4:suba\|Full_Substractor:s0\|NOT_gate:nota\"" {  } { { "Full_Substractor.sv" "nota" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion Alu_control2:alu_inst\|Multiplicacion:multi " "Elaborating entity \"Multiplicacion\" for hierarchy \"Alu_control2:alu_inst\|Multiplicacion:multi\"" {  } { { "Alu_control2.sv" "multi" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666851995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division Alu_control2:alu_inst\|Division:diva " "Elaborating entity \"Division\" for hierarchy \"Alu_control2:alu_inst\|Division:diva\"" {  } { { "Alu_control2.sv" "diva" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666852008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo Alu_control2:alu_inst\|Modulo:moda " "Elaborating entity \"Modulo\" for hierarchy \"Alu_control2:alu_inst\|Modulo:moda\"" {  } { { "Alu_control2.sv" "moda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666852009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left Alu_control2:alu_inst\|shift_left:shiftl " "Elaborating entity \"shift_left\" for hierarchy \"Alu_control2:alu_inst\|shift_left:shiftl\"" {  } { { "Alu_control2.sv" "shiftl" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666852011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shift_left.sv(13) " "Verilog HDL assignment warning at shift_left.sv(13): truncated value with size 5 to match size of target (4)" {  } { { "shift_left.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1757666852011 "|Alu_control|shift_left:shiftl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right Alu_control2:alu_inst\|shift_right:shiftr " "Elaborating entity \"shift_right\" for hierarchy \"Alu_control2:alu_inst\|shift_right:shiftr\"" {  } { { "Alu_control2.sv" "shiftr" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1757666852012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shift_right.sv(13) " "Verilog HDL assignment warning at shift_right.sv(13): truncated value with size 5 to match size of target (4)" {  } { { "shift_right.sv" "" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1757666852012 "|Alu_control|shift_right:shiftr"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852028 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852028 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852028 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852028 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852028 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852028 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852029 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852030 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852031 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852032 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852033 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852034 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a or1 1 4 " "Port \"a\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852035 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b or1 1 4 " "Port \"b\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852035 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y or1 1 4 " "Port \"y\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852035 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a or1 1 4 " "Port \"a\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852036 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b or1 1 4 " "Port \"b\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y or1 1 4 " "Port \"y\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a or1 1 4 " "Port \"a\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852037 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b or1 1 4 " "Port \"b\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y or1 1 4 " "Port \"y\" on the entity instantiation of \"or1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "or1" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|OR_gate:or1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Substractor.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852038 "|ALU2|Alu_control2:alu_inst|Full_subtractor4:suba|Full_Substractor:s0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852039 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852040 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852041 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ora 1 4 " "Port \"a\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b ora 1 4 " "Port \"b\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y ora 1 4 " "Port \"y\" on the entity instantiation of \"ora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "ora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 26 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|OR_gate:ora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a andb 1 4 " "Port \"a\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b andb 1 4 " "Port \"b\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y andb 1 4 " "Port \"y\" on the entity instantiation of \"andb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "andb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 24 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:andb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a anda 1 4 " "Port \"a\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b anda 1 4 " "Port \"b\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y anda 1 4 " "Port \"y\" on the entity instantiation of \"anda\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "anda" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|AND_gate:anda"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xorb 1 4 " "Port \"a\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xorb 1 4 " "Port \"b\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xorb 1 4 " "Port \"y\" on the entity instantiation of \"xorb\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xorb" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xorb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a xora 1 4 " "Port \"a\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b xora 1 4 " "Port \"b\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1757666852042 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y xora 1 4 " "Port \"y\" on the entity instantiation of \"xora\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "Full_Adder.sv" "xora" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv" 12 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1757666852043 "|ALU2|Alu_control2:alu_inst|Ripple_carry_adder4:suma|Full_Adder:a0|XOR_gate:xora"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1757666852080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757666852118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 02:47:32 2025 " "Processing ended: Fri Sep 12 02:47:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757666852118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757666852118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757666852118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1757666852118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 185 s " "Quartus Prime Flow was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1757666852733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757666853174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757666853174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 02:47:32 2025 " "Processing started: Fri Sep 12 02:47:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757666853174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1757666853174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1757666853174 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ALU ALU " "Quartus(args): --rtl_sim ALU ALU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1757666853174 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1757666853347 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1757666853455 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1757666853456 ""}
{ "Warning" "0" "" "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1757666853519 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/simulation/modelsim/ALU_run_msim_rtl_verilog.do" {  } { { "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/simulation/modelsim/ALU_run_msim_rtl_verilog.do" "0" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1757666853543 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1757666853543 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1757666853546 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1757666853546 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU_nativelink_simulation.rpt" {  } { { "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU_nativelink_simulation.rpt" "0" { Text "F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1757666853546 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1757666853546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757666853547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 02:47:33 2025 " "Processing ended: Fri Sep 12 02:47:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757666853547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757666853547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757666853547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1757666853547 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 186 s " "Quartus Prime Flow was successful. 0 errors, 186 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1757667218424 ""}
