 
cpldfit:  version L.33                              Xilinx Inc.
                                  Fitter Report
Design Name: Point4_Lambert_PLD_Project_revC      Date:  9- 3-2013, 10:16AM
Device Used: XCR3128XL-10-VQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
77 /128 ( 60%) 138 /384  ( 36%) 116 /320  ( 36%) 73 /128 ( 57%) 31 /80  ( 39%)

** Function Block Resources **

Function  Mcells    FB Inps   Pterms    IO        GCK       
Block     Used/Tot  Used/Tot  Used/Tot  Used/Tot  Used/Tot  
FB1        16/16*    15/40     15/48     0/ 9      1/2
FB2        16/16*    30/40     44/48     5/10      0/2
FB3        16/16*    19/40     29/48     0/ 9      0/2
FB4        16/16*    35/40     32/48     1/10      0/2
FB5        13/16     17/40     18/48     2/10      0/2
FB6         0/16      0/40      0/48     0/ 9      0/2
FB7         0/16      0/40      0/48     0/10      0/2
FB8         0/16      0/40      0/48     0/ 9      0/2
           -----    -------   -------    -----
Total      77/128   116/320   138/384    8/76 

* - Resource is exhausted

** Local Control Term Resources **

        LCT0     LCT1     LCT2     LCT3     LCT4     LCT5     LCT6     LCT7
FB1                                                                    uct1     
FB2     sr       sr       sr       sr       clk      clk      clk               
FB3     sr                                  clk      clk                        
FB4     sr                                  clk      clk      clk               
FB5     sr                                  clk      clk      clk               
FB6                                                                             
FB7                                                                             
FB8                                                                             

Legend:
ce   - clock enable
clk  - clock
oe   - output enable
sr   - set/reset
uct1 - universal control term clock
uct2 - universal control term output enable
uct3 - universal control term preset
uct4 - universal control term reset
LCT0 - oe and/or sr can be mapped to this local control term
LCT1 - oe and/or sr can be mapped to this local control term
LCT2 - oe and/or sr can be mapped to this local control term
LCT3 - sr can be mapped to this local control term
LCT4 - ce and/or clk and/or sr can be mapped to this local control term
LCT5 - clk and/or sr can be mapped to this local control term
LCT6 - clk and/or oe can be mapped to this local control term
LCT7 - clk can be mapped to this local control term

** Global Control Resources **

GCK         UCLK        UOE         UPST        URST        
Used/Tot    Used/Tot    Used/Tot    Used/Tot    Used/Tot
1/4         1/1         0/1         0/1         0/1

GCK  - Global Clock
UCLK - Universal Control Term Clock
UOE  - Universal Control Term Output Enable
UPST - Universal Control Term Preset
URST - Universal Control Term Reset

Signal 'CLK_20MHZ' mapped onto global clock net GCK3.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used     Total 
------------------------------------|-------------------------------------
Input         :   22          22    |  I/O              :    30       76
Output        :    8           8    |  GCK/I            :     1        4
Bidirectional :    0           0    |  
GCK           :    1           1    |  
                 ----        ----
        Total    31           31 

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Point4_Lambert_PLD_Project_revC.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK_20MHZ' based upon the LOC
   constraint 'P87'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'TCK'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'TDI'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'TDO_PLD'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'TMS'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal              Total Total Loc     Pin   Pin       Pin     Slew Reg Init
Name                Pts   Inps          No.   Type      Use     Rate State
X_HOME              1     1     FB2_1   75    I/O       O       FAST 
IN1                 3     4     FB2_2   76    I/O       O       FAST RESET
IN2                 3     4     FB2_3   77    I/O       O       FAST RESET
PWM_UV_OUT          3     3     FB2_4   78    I/O       O       FAST RESET
PWM_IR_OUT          3     3     FB2_13  85    I/O       O       FAST RESET
OK_TO_MOVE          1     2     FB4_6   45    I/O       O       FAST 
PWM_WHT_OUT         3     2     FB5_3   100   I/O       O       FAST RESET
IR_STRIP            1     1     FB5_13  94    I/O       O       FAST 

** 69 Buried Nodes **

Signal              Total Total Loc     Reg Init
Name                Pts   Inps          State
U2/i(5)             1     5     FB1_1   RESET
U2/i(0)             0     0     FB1_2   RESET
U3/i(7)             2     8     FB1_3   RESET
U3/i(6)             2     7     FB1_4   RESET
U3/i(5)             2     6     FB1_5   RESET
U3/i(4)             2     5     FB1_6   RESET
U3/i(3)             2     4     FB1_7   RESET
U2/i(4)             1     4     FB1_8   RESET
U2/i(3)             1     3     FB1_9   RESET
U2/i(2)             1     2     FB1_10  RESET
U3/i(2)             2     3     FB1_11  RESET
U2/i(1)             1     1     FB1_12  RESET
U3/i(1)             2     2     FB1_13  RESET
U2/i(6)             2     7     FB1_14  RESET
PinSignal_U2_CLKDV  1     7     FB1_15  RESET
U3/i(0)             1     1     FB1_16  RESET
U9/Q(1)             4     6     FB2_5   RESET
U9/Q(0)             4     5     FB2_6   RESET
PinSignal_U1_Q      2     9     FB2_7   RESET
U5/Q(5)             5     10    FB2_8   RESET
U5/Q(4)             5     9     FB2_9   RESET
U5/Q(3)             4     8     FB2_10  RESET
U5/Q(7)             4     12    FB2_11  RESET
U5/Q(6)             4     11    FB2_12  RESET
U5/Q(2)             4     7     FB2_14  RESET
U5/Q(1)             4     6     FB2_15  RESET
U5/Q(0)             4     5     FB2_16  RESET
U12/Q(6)            4     10    FB3_1   RESET
U12/Q(0)            4     4     FB3_2   RESET
PinSignal_U11_Q     2     9     FB3_3   RESET
PinSignal_U10_Q_0   1     1     FB3_4   RESET
U12/Q(5)            5     9     FB3_5   RESET
PinSignal_U10_Q_2   1     1     FB3_6   RESET
PinSignal_U10_Q_1   1     1     FB3_7   RESET
U12/Q(4)            5     8     FB3_8   RESET
U12/Q(3)            4     7     FB3_9   RESET
U12/Q(2)            4     6     FB3_10  RESET
U12/Q(7)            4     11    FB3_11  RESET
PinSignal_U10_Q_3   1     1     FB3_12  RESET
PinSignal_U10_Q_4   1     1     FB3_13  RESET

Signal              Total Total Loc     Reg Init
Name                Pts   Inps          State
PinSignal_U10_Q_5   1     1     FB3_14  RESET
PinSignal_U10_Q_7   1     1     FB3_15  RESET
U12/Q(1)            4     5     FB3_16  RESET
U9/Q(7)             4     12    FB4_1   RESET
PinSignal_U6_Q_5    2     2     FB4_2   RESET
PinSignal_U6_Q_4    2     2     FB4_3   RESET
PinSignal_U6_Q_3    2     2     FB4_4   RESET
PinSignal_U6_Q_2    2     2     FB4_5   RESET
PinSignal_U6_Q_1    2     2     FB4_7   RESET
U9/Q(6)             4     11    FB4_8   RESET
U9/Q(5)             5     10    FB4_9   RESET
U9/Q(4)             5     9     FB4_10  RESET
PinSignal_U6_Q_0    2     2     FB4_11  RESET
PinSignal_U3_CLKDV  2     8     FB4_12  RESET
PinSignal_U10_Q_6   1     1     FB4_13  RESET
PinSignal_U8_Q      2     9     FB4_14  RESET
U9/Q(3)             4     8     FB4_15  RESET
U9/Q(2)             4     7     FB4_16  RESET
PinSignal_U19_O     2     4     FB5_5   
PinSignal_U7_Q_5    2     2     FB5_6   RESET
PinSignal_U7_Q_4    2     2     FB5_7   RESET
PinSignal_U7_Q_1    2     2     FB5_8   RESET
PinSignal_U7_Q_0    2     2     FB5_9   RESET
PinSignal_U7_Q_7    2     2     FB5_10  RESET
PinSignal_U7_Q_6    2     2     FB5_11  RESET
PinSignal_U6_Q_7    2     2     FB5_12  RESET
PinSignal_U7_Q_3    2     2     FB5_14  RESET
PinSignal_U7_Q_2    2     2     FB5_15  RESET
PinSignal_U6_Q_6    2     2     FB5_16  RESET

** 23 Inputs **

Signal              Loc     Pin   Pin       Pin     
Name                        No.   Type      Use     
CLK_20MHZ                   87    GCK/I     GCK     PU       
DEPLOYED_1          FB1_5   70    I/O       I       PU       
PWM_IR_LOAD         FB1_6   69    I/O       I       PU       
PWM_UV_LOAD         FB1_13  65    I/O       I       PU       
STOWED_1            FB1_14  64    I/O       I       PU       
UV_STRIP            FB1_15  63    I/O       I       PU       
PWM_WHT_LOAD        FB3_3   61    I/O       I       PU       
PWM_D<0>            FB3_4   60    I/O       I       PU       
PWM_D<2>            FB3_6   58    I/O       I       PU       
PWM_D<1>            FB3_7   57    I/O       I       PU       
X_PWM_IR_EN         FB3_11  56    I/O       I       PU       
PWM_D<3>            FB3_12  55    I/O       I       PU       
PWM_D<4>            FB3_13  54    I/O       I       PU       
PWM_D<5>            FB3_14  53    I/O       I       PU       
PWM_D<7>            FB3_15  52    I/O       I       PU       
X_DC_START          FB4_7   46    I/O       I       PU       
DC_DIRECTION        FB4_11  47    I/O       I       PU       
X_PWM_UV_EN         FB4_12  48    I/O       I       PU       
PWM_D<6>            FB4_13  49    I/O       I       PU       
X_PWM_WHT_EN        FB4_14  50    I/O       I       PU       
LIGHTBARMINUS       FB5_4   99    I/O       I       PU       
X_RA_AXIS_OK        FB7_7   31    I/O       I       PU       
DEC_AXIS_OK         FB8_15  25    I/O       I       PU       

Legend:
Pin No. - ~ - User Assigned
PU          - Pull Up
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input            GCK - Global clock
               O  - Output           (b) - Buried macrocell
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               15/25
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  1/7
Number of PLA product terms used/remaining:                   15/33
Number of function block global clocks used/remaining:  1/1
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
U2/i(5)                       1     FB1_1        (b)     (b)   CLK_20MHZ
U2/i(0)                       0     FB1_2   73   TDO/I/O (b)   CLK_20MHZ
U3/i(7)                       2     FB1_3   72   I/O     (b)   
U3/i(6)                       2     FB1_4   71   I/O     (b)   
U3/i(5)                       2     FB1_5   70   I/O     I     
U3/i(4)                       2     FB1_6   69   I/O     I     
U3/i(3)                       2     FB1_7   68   I/O     (b)   
U2/i(4)                       1     FB1_8        (b)     (b)   CLK_20MHZ
U2/i(3)                       1     FB1_9        (b)     (b)   CLK_20MHZ
U2/i(2)                       1     FB1_10       (b)     (b)   CLK_20MHZ
U3/i(2)                       2     FB1_11  67   I/O     (b)   
U2/i(1)                       1     FB1_12       (b)     (b)   CLK_20MHZ
U3/i(1)                       2     FB1_13  65   I/O     I     
U2/i(6)                       2     FB1_14  64   I/O     I     CLK_20MHZ
PinSignal_U2_CLKDV            1     FB1_15  63   I/O     I     CLK_20MHZ
U3/i(0)                       1     FB1_16       (b)     (b)   

Signals Used by Logic in Function Block
  1: PinSignal_U2_CLKDV   6: U2/i(4)           11: U3/i(2) 
  2: U2/i(0)              7: U2/i(5)           12: U3/i(3) 
  3: U2/i(1)              8: U2/i(6)           13: U3/i(4) 
  4: U2/i(2)              9: U3/i(0)           14: U3/i(5) 
  5: U2/i(3)             10: U3/i(1)           15: U3/i(6) 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
U2/i(5)           .XXXXX.................................. 5       
U2/i(0)           ........................................ 0       
U3/i(7)           X.......XXXXXXX......................... 8       
U3/i(6)           X.......XXXXXX.......................... 7       
U3/i(5)           X.......XXXXX........................... 6       
U3/i(4)           X.......XXXX............................ 5       
U3/i(3)           X.......XXX............................. 4       
U2/i(4)           .XXXX................................... 4       
U2/i(3)           .XXX.................................... 3       
U2/i(2)           .XX..................................... 2       
U3/i(2)           X.......XX.............................. 3       
U2/i(1)           .X...................................... 1       
U3/i(1)           X.......X............................... 2       
U2/i(6)           .XXXXXXX................................ 7       
PinSignal_U2_CLKDV 
                  .XXXXXXX................................ 7       
U3/i(0)           X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               30/10
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  7/1
Number of PLA product terms used/remaining:                   44/4
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
X_HOME                        1     FB2_1   75   I/O     O     
IN1                           3     FB2_2   76   I/O     O     
IN2                           3     FB2_3   77   I/O     O     
PWM_UV_OUT                    3     FB2_4   78   I/O     O     
U9/Q(1)                       4     FB2_5   79   I/O     (b)   
U9/Q(0)                       4     FB2_6   80   I/O     (b)   
PinSignal_U1_Q                2     FB2_7   81   I/O     (b)   
U5/Q(5)                       5     FB2_8        (b)     (b)   
U5/Q(4)                       5     FB2_9        (b)     (b)   
U5/Q(3)                       4     FB2_10       (b)     (b)   
U5/Q(7)                       4     FB2_11  83   I/O     (b)   
U5/Q(6)                       4     FB2_12  84   I/O     (b)   
PWM_IR_OUT                    3     FB2_13  85   I/O     O     
U5/Q(2)                       4     FB2_14       (b)     (b)   
U5/Q(1)                       4     FB2_15       (b)     (b)   
U5/Q(0)                       4     FB2_16       (b)     (b)   

Signals Used by Logic in Function Block
  1: DC_DIRECTION        11: PinSignal_U6_Q_4  21: U5/Q(3) 
  2: LIGHTBARMINUS       12: PinSignal_U6_Q_5  22: U5/Q(4) 
  3: OK_TO_MOVE          13: PinSignal_U6_Q_6  23: U5/Q(5) 
  4: PinSignal_U19_O     14: PinSignal_U6_Q_7  24: U5/Q(6) 
  5: PinSignal_U1_Q      15: PinSignal_U7_Q_0  25: U5/Q(7) 
  6: PinSignal_U3_CLKDV  16: PinSignal_U7_Q_1  26: U9/Q(0) 
  7: PinSignal_U6_Q_0    17: PinSignal_U8_Q    27: U9/Q(1) 
  8: PinSignal_U6_Q_1    18: U5/Q(0)           28: X_DC_START 
  9: PinSignal_U6_Q_2    19: U5/Q(1)           29: X_PWM_IR_EN 
 10: PinSignal_U6_Q_3    20: U5/Q(2)           30: X_PWM_UV_EN 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
X_HOME            .X...................................... 1       
IN1               X.XX.......................X............ 4       
IN2               X.XX.......................X............ 4       
PWM_UV_OUT        ................X...........XX.......... 3       
U9/Q(1)           .....X.........X.........XX.XX.......... 6       
U9/Q(0)           .....X........X..........X..XX.......... 5       
PinSignal_U1_Q    .....X...........XXXXXXXX............... 9       
U5/Q(5)           .....X.....X.....XXXXXX.....XX.......... 10      
U5/Q(4)           .....X....X......XXXXX......XX.......... 9       
U5/Q(3)           .....X...X.......XXXX.......XX.......... 8       
U5/Q(7)           .....X.......X...XXXXXXXX...XX.......... 12      
U5/Q(6)           .....X......X....XXXXXXX....XX.......... 11      
PWM_IR_OUT        ....X.......................XX.......... 3       
U5/Q(2)           .....X..X........XXX........XX.......... 7       
U5/Q(1)           .....X.X.........XX.........XX.......... 6       
U5/Q(0)           .....XX..........X..........XX.......... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               19/21
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  3/5
Number of PLA product terms used/remaining:                   29/19
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
U12/Q(6)                      4     FB3_1        (b)     (b)   
U12/Q(0)                      4     FB3_2   62   TCK/I/O (b)   
PinSignal_U11_Q               2     FB3_3   61   I/O     I     
PinSignal_U10_Q_0             1     FB3_4   60   I/O     I     
U12/Q(5)                      5     FB3_5        (b)     (b)   
PinSignal_U10_Q_2             1     FB3_6   58   I/O     I     
PinSignal_U10_Q_1             1     FB3_7   57   I/O     I     
U12/Q(4)                      5     FB3_8        (b)     (b)   
U12/Q(3)                      4     FB3_9        (b)     (b)   
U12/Q(2)                      4     FB3_10       (b)     (b)   
U12/Q(7)                      4     FB3_11  56   I/O     I     
PinSignal_U10_Q_3             1     FB3_12  55   I/O     I     
PinSignal_U10_Q_4             1     FB3_13  54   I/O     I     
PinSignal_U10_Q_5             1     FB3_14  53   I/O     I     
PinSignal_U10_Q_7             1     FB3_15  52   I/O     I     
U12/Q(1)                      4     FB3_16       (b)     (b)   

Signals Used by Logic in Function Block
  1: PWM_WHT_LOAD        8: PinSignal_U10_Q_6   14: U12/Q(3) 
  2: PinSignal_U10_Q_0   9: PinSignal_U10_Q_7   15: U12/Q(4) 
  3: PinSignal_U10_Q_1  10: PinSignal_U3_CLKDV  16: U12/Q(5) 
  4: PinSignal_U10_Q_2  11: U12/Q(0)            17: U12/Q(6) 
  5: PinSignal_U10_Q_3  12: U12/Q(1)            18: U12/Q(7) 
  6: PinSignal_U10_Q_4  13: U12/Q(2)            19: X_PWM_WHT_EN 
  7: PinSignal_U10_Q_5 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
U12/Q(6)          .......X.XXXXXXXX.X..................... 10      
U12/Q(0)          .X.......XX.......X..................... 4       
PinSignal_U11_Q   .........XXXXXXXXX...................... 9       
U12/Q(5)          ......X..XXXXXXX..X..................... 9       
U12/Q(4)          .....X...XXXXXX...X..................... 8       
U12/Q(3)          ....X....XXXXX....X..................... 7       
U12/Q(2)          ...X.....XXXX.....X..................... 6       
U12/Q(7)          ........XXXXXXXXXXX..................... 11      
U12/Q(1)          ..X......XXX......X..................... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               35/5
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  4/4
Number of PLA product terms used/remaining:                   32/16
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
U9/Q(7)                       4     FB4_1        (b)     (b)   
PinSignal_U6_Q_5              2     FB4_2   40   I/O     (b)   
PinSignal_U6_Q_4              2     FB4_3   41   I/O     (b)   
PinSignal_U6_Q_3              2     FB4_4   42   I/O     (b)   
PinSignal_U6_Q_2              2     FB4_5   44   I/O     (b)   
OK_TO_MOVE                    1     FB4_6   45   I/O     O     
PinSignal_U6_Q_1              2     FB4_7   46   I/O     I     
U9/Q(6)                       4     FB4_8        (b)     (b)   
U9/Q(5)                       5     FB4_9        (b)     (b)   
U9/Q(4)                       5     FB4_10       (b)     (b)   
PinSignal_U6_Q_0              2     FB4_11  47   I/O     I     
PinSignal_U3_CLKDV            2     FB4_12  48   I/O     I     
PinSignal_U10_Q_6             1     FB4_13  49   I/O     I     
PinSignal_U8_Q                2     FB4_14  50   I/O     I     
U9/Q(3)                       4     FB4_15       (b)     (b)   
U9/Q(2)                       4     FB4_16       (b)     (b)   

Signals Used by Logic in Function Block
  1: DEC_AXIS_OK         13: PinSignal_U7_Q_4  25: U9/Q(0) 
  2: PWM_D<0>            14: PinSignal_U7_Q_5  26: U9/Q(1) 
  3: PWM_D<1>            15: PinSignal_U7_Q_6  27: U9/Q(2) 
  4: PWM_D<2>            16: PinSignal_U7_Q_7  28: U9/Q(3) 
  5: PWM_D<3>            17: U3/i(0)           29: U9/Q(4) 
  6: PWM_D<4>            18: U3/i(1)           30: U9/Q(5) 
  7: PWM_D<5>            19: U3/i(2)           31: U9/Q(6) 
  8: PWM_IR_LOAD         20: U3/i(3)           32: U9/Q(7) 
  9: PWM_WHT_LOAD        21: U3/i(4)           33: X_PWM_IR_EN 
 10: PinSignal_U3_CLKDV  22: U3/i(5)           34: X_PWM_UV_EN 
 11: PinSignal_U7_Q_2    23: U3/i(6)           35: X_RA_AXIS_OK 
 12: PinSignal_U7_Q_3    24: U3/i(7)          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
U9/Q(7)           .........X.....X........XXXXXXXXXX...... 12      
PinSignal_U6_Q_5  ......XX................................ 2       
PinSignal_U6_Q_4  .....X.X................................ 2       
PinSignal_U6_Q_3  ....X..X................................ 2       
PinSignal_U6_Q_2  ...X...X................................ 2       
OK_TO_MOVE        X.................................X..... 2       
PinSignal_U6_Q_1  ..X....X................................ 2       
U9/Q(6)           .........X....X.........XXXXXXX.XX...... 11      
U9/Q(5)           .........X...X..........XXXXXX..XX...... 10      
U9/Q(4)           .........X..X...........XXXXX...XX...... 9       
PinSignal_U6_Q_0  .X.....X................................ 2       
PinSignal_U3_CLKDV 
                  ................XXXXXXXX................ 8       
PinSignal_U8_Q    .........X..............XXXXXXXX........ 9       
U9/Q(3)           .........X.X............XXXX....XX...... 8       
U9/Q(2)           .........XX.............XXX.....XX...... 7       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               17/23
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  4/4
Number of PLA product terms used/remaining:                   18/30
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB5_1   2    I/O           
(unused)                      0     FB5_2   1    I/O           
PWM_WHT_OUT                   3     FB5_3   100  I/O     O     
(unused)                      0     FB5_4   99   I/O     I     
PinSignal_U19_O               2     FB5_5   98   I/O     (b)   
PinSignal_U7_Q_5              2     FB5_6   97   I/O     (b)   
PinSignal_U7_Q_4              2     FB5_7   96   I/O     (b)   
PinSignal_U7_Q_1              2     FB5_8        (b)     (b)   
PinSignal_U7_Q_0              2     FB5_9        (b)     (b)   
PinSignal_U7_Q_7              2     FB5_10       (b)     (b)   
PinSignal_U7_Q_6              2     FB5_11       (b)     (b)   
PinSignal_U6_Q_7              2     FB5_12       (b)     (b)   
IR_STRIP                      1     FB5_13  94   I/O     O     
PinSignal_U7_Q_3              2     FB5_14  93   I/O     (b)   
PinSignal_U7_Q_2              2     FB5_15  92   I/O     (b)   
PinSignal_U6_Q_6              2     FB5_16       (b)     (b)   

Signals Used by Logic in Function Block
  1: DEPLOYED_1         7: PWM_D<3>          13: PWM_UV_LOAD 
  2: IN1                8: PWM_D<4>          14: PinSignal_U11_Q 
  3: IN2                9: PWM_D<5>          15: STOWED_1 
  4: PWM_D<0>          10: PWM_D<6>          16: UV_STRIP 
  5: PWM_D<1>          11: PWM_D<7>          17: X_PWM_WHT_EN 
  6: PWM_D<2>          12: PWM_IR_LOAD      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
PWM_WHT_OUT       .............X..X....................... 2       
PinSignal_U19_O   XXX...........X......................... 4       
PinSignal_U7_Q_5  ........X...X........................... 2       
PinSignal_U7_Q_4  .......X....X........................... 2       
PinSignal_U7_Q_1  ....X.......X........................... 2       
PinSignal_U7_Q_0  ...X........X........................... 2       
PinSignal_U7_Q_7  ..........X.X........................... 2       
PinSignal_U7_Q_6  .........X..X........................... 2       
PinSignal_U6_Q_7  ..........XX............................ 2       
IR_STRIP          ...............X........................ 1       
PinSignal_U7_Q_3  ......X.....X........................... 2       
PinSignal_U7_Q_2  .....X......X........................... 2       
PinSignal_U6_Q_6  .........X.X............................ 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               0/40
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   0/48
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB6_1        (b)           
(unused)                      0     FB6_2   4    TDI/I/O       
(unused)                      0     FB6_3   5    I/O           
(unused)                      0     FB6_4   6    I/O           
(unused)                      0     FB6_5   7    I/O           
(unused)                      0     FB6_6   8    I/O           
(unused)                      0     FB6_7   9    I/O           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11  10   I/O           
(unused)                      0     FB6_12       (b)           
(unused)                      0     FB6_13       (b)           
(unused)                      0     FB6_14  12   I/O           
(unused)                      0     FB6_15  13   I/O           
(unused)                      0     FB6_16  14   I/O           
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               0/40
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   0/48
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB7_1        (b)           
(unused)                      0     FB7_2   37   I/O           
(unused)                      0     FB7_3   36   I/O           
(unused)                      0     FB7_4   35   I/O           
(unused)                      0     FB7_5   33   I/O           
(unused)                      0     FB7_6   32   I/O           
(unused)                      0     FB7_7   31   I/O     I     
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11  30   I/O           
(unused)                      0     FB7_12  29   I/O           
(unused)                      0     FB7_13  28   I/O           
(unused)                      0     FB7_14  27   I/O           
(unused)                      0     FB7_15       (b)           
(unused)                      0     FB7_16       (b)           
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               0/40
Number of foldback NANDs used/remaining:                      0/8
Number of function block local control terms used/remaining:  0/8
Number of PLA product terms used/remaining:                   0/48
Number of function block global clocks used/remaining:  0/2
Signal                        Total Loc     Pin  Pin     Pin   GCK 
Name                          Pt            No.  Type    Use       
(unused)                      0     FB8_1        (b)           
(unused)                      0     FB8_2   15   TMS/I/O       
(unused)                      0     FB8_3   16   I/O           
(unused)                      0     FB8_4   17   I/O           
(unused)                      0     FB8_5        (b)           
(unused)                      0     FB8_6   19   I/O           
(unused)                      0     FB8_7   20   I/O           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11  21   I/O           
(unused)                      0     FB8_12  22   I/O           
(unused)                      0     FB8_13  23   I/O           
(unused)                      0     FB8_14  24   I/O           
(unused)                      0     FB8_15  25   I/O     I     
(unused)                      0     FB8_16       (b)           
*******************************  Equations  ********************************

********** Mapped Logic **********

IN1 := !DC_DIRECTION;	// (1 pt, 1 inp)
    IN1.CLK = !X_DC_START & OK_TO_MOVE;	// LCLK	(1 pt, 2 inp)
    IN1.AR = PinSignal_U19_O;	// LRST	(1 pt, 1 inp)

IN2 := DC_DIRECTION;	// (1 pt, 1 inp)
    IN2.CLK = !X_DC_START & OK_TO_MOVE;	// LCLK	(1 pt, 2 inp)
    IN2.AR = PinSignal_U19_O;	// LRST	(1 pt, 1 inp)

IR_STRIP = !UV_STRIP;	// (1 pt, 1 inp)

OK_TO_MOVE = DEC_AXIS_OK & !X_RA_AXIS_OK;	// (1 pt, 2 inp)

PWM_IR_OUT.D = PinSignal_U1_Q;	// (1 pt, 1 inp)
    PWM_IR_OUT.LH = Vcc;	// LCLK	(1 pt, 1 inp)
   !PWM_IR_OUT.AR = !X_PWM_IR_EN & X_PWM_UV_EN;	// LRST	(1 pt, 2 inp)

PWM_UV_OUT.D = PinSignal_U8_Q;	// (1 pt, 1 inp)
    PWM_UV_OUT.LH = Vcc;	// LCLK	(1 pt, 1 inp)
   !PWM_UV_OUT.AR = X_PWM_IR_EN & !X_PWM_UV_EN;	// LRST	(1 pt, 2 inp)

PWM_WHT_OUT.D = PinSignal_U11_Q;	// (1 pt, 1 inp)
    PWM_WHT_OUT.LH = Vcc;	// LCLK	(1 pt, 1 inp)
    PWM_WHT_OUT.AR = X_PWM_WHT_EN;	// LRST	(1 pt, 1 inp)


// Direct Input Register
PinSignal_U10_Q_0 := PWM_D<0>;	// (0 pt, 0 inp)
    PinSignal_U10_Q_0.CLK = PWM_WHT_LOAD;	// LCLK	(1 pt, 1 inp)


// Direct Input Register
PinSignal_U10_Q_1 := PWM_D<1>;	// (0 pt, 0 inp)
    PinSignal_U10_Q_1.CLK = PWM_WHT_LOAD;	// LCLK	(1 pt, 1 inp)


// Direct Input Register
PinSignal_U10_Q_2 := PWM_D<2>;	// (0 pt, 0 inp)
    PinSignal_U10_Q_2.CLK = PWM_WHT_LOAD;	// LCLK	(1 pt, 1 inp)


// Direct Input Register
PinSignal_U10_Q_3 := PWM_D<3>;	// (0 pt, 0 inp)
    PinSignal_U10_Q_3.CLK = PWM_WHT_LOAD;	// LCLK	(1 pt, 1 inp)


// Direct Input Register
PinSignal_U10_Q_4 := PWM_D<4>;	// (0 pt, 0 inp)
    PinSignal_U10_Q_4.CLK = PWM_WHT_LOAD;	// LCLK	(1 pt, 1 inp)


// Direct Input Register
PinSignal_U10_Q_5 := PWM_D<5>;	// (0 pt, 0 inp)
    PinSignal_U10_Q_5.CLK = PWM_WHT_LOAD;	// LCLK	(1 pt, 1 inp)


// Direct Input Register
PinSignal_U10_Q_6 := PWM_D<6>;	// (0 pt, 0 inp)
    PinSignal_U10_Q_6.CLK = PWM_WHT_LOAD;	// LCLK	(1 pt, 1 inp)


// Direct Input Register
PinSignal_U10_Q_7 := PWM_D<7>;	// (0 pt, 0 inp)
    PinSignal_U10_Q_7.CLK = PWM_WHT_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U11_Q := Vcc;	// (0 pt, 0 inp)
    PinSignal_U11_Q.CLK = !(PinSignal_U3_CLKDV);	// LCLK	(1 pt, 1 inp)
    PinSignal_U11_Q.AR = !U12/Q(3) & !U12/Q(0) & !U12/Q(1) & !U12/Q(2) & 
	!U12/Q(4) & !U12/Q(5) & !U12/Q(6) & !U12/Q(7);	// LRST	(1 pt, 8 inp)

PinSignal_U19_O = IN1 & STOWED_1
	# IN2 & DEPLOYED_1;	// (2 pt, 4 inp)

PinSignal_U1_Q := Vcc;	// (0 pt, 0 inp)
    PinSignal_U1_Q.CLK = !(PinSignal_U3_CLKDV);	// LCLK	(1 pt, 1 inp)
    PinSignal_U1_Q.AR = !U5/Q(3) & !U5/Q(0) & !U5/Q(1) & !U5/Q(2) & 
	!U5/Q(4) & !U5/Q(5) & !U5/Q(6) & !U5/Q(7);	// LRST	(1 pt, 8 inp)

PinSignal_U2_CLKDV.T := !U2/i(0) & U2/i(6) & !U2/i(1) & !U2/i(2) & 
	!U2/i(3) & !U2/i(5) & !U2/i(4);	// (1 pt, 7 inp)
   PinSignal_U2_CLKDV.CLK  =  CLK_20MHZ;	// GCK	(0 pt, 0 inp)

PinSignal_U3_CLKDV := !U3/i(0) & !U3/i(1) & !U3/i(2) & !U3/i(3) & 
	!U3/i(4) & !U3/i(5) & !U3/i(6) & !U3/i(7);	// (1 pt, 8 inp)
    PinSignal_U3_CLKDV.CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

PinSignal_U6_Q_0 := PWM_D<0>;	// (1 pt, 1 inp)
    PinSignal_U6_Q_0.CLK = PWM_IR_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U6_Q_1 := PWM_D<1>;	// (1 pt, 1 inp)
    PinSignal_U6_Q_1.CLK = PWM_IR_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U6_Q_2 := PWM_D<2>;	// (1 pt, 1 inp)
    PinSignal_U6_Q_2.CLK = PWM_IR_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U6_Q_3 := PWM_D<3>;	// (1 pt, 1 inp)
    PinSignal_U6_Q_3.CLK = PWM_IR_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U6_Q_4 := PWM_D<4>;	// (1 pt, 1 inp)
    PinSignal_U6_Q_4.CLK = PWM_IR_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U6_Q_5 := PWM_D<5>;	// (1 pt, 1 inp)
    PinSignal_U6_Q_5.CLK = PWM_IR_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U6_Q_6 := PWM_D<6>;	// (1 pt, 1 inp)
    PinSignal_U6_Q_6.CLK = PWM_IR_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U6_Q_7 := PWM_D<7>;	// (1 pt, 1 inp)
    PinSignal_U6_Q_7.CLK = PWM_IR_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U7_Q_0 := PWM_D<0>;	// (1 pt, 1 inp)
    PinSignal_U7_Q_0.CLK = PWM_UV_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U7_Q_1 := PWM_D<1>;	// (1 pt, 1 inp)
    PinSignal_U7_Q_1.CLK = PWM_UV_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U7_Q_2 := PWM_D<2>;	// (1 pt, 1 inp)
    PinSignal_U7_Q_2.CLK = PWM_UV_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U7_Q_3 := PWM_D<3>;	// (1 pt, 1 inp)
    PinSignal_U7_Q_3.CLK = PWM_UV_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U7_Q_4 := PWM_D<4>;	// (1 pt, 1 inp)
    PinSignal_U7_Q_4.CLK = PWM_UV_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U7_Q_5 := PWM_D<5>;	// (1 pt, 1 inp)
    PinSignal_U7_Q_5.CLK = PWM_UV_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U7_Q_6 := PWM_D<6>;	// (1 pt, 1 inp)
    PinSignal_U7_Q_6.CLK = PWM_UV_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U7_Q_7 := PWM_D<7>;	// (1 pt, 1 inp)
    PinSignal_U7_Q_7.CLK = PWM_UV_LOAD;	// LCLK	(1 pt, 1 inp)

PinSignal_U8_Q := Vcc;	// (0 pt, 0 inp)
    PinSignal_U8_Q.CLK = !(PinSignal_U3_CLKDV);	// LCLK	(1 pt, 1 inp)
    PinSignal_U8_Q.AR = !U9/Q(3) & !U9/Q(0) & !U9/Q(1) & !U9/Q(2) & 
	!U9/Q(4) & !U9/Q(5) & !U9/Q(6) & !U9/Q(7);	// LRST	(1 pt, 8 inp)

!U12/Q(0) := PinSignal_U3_CLKDV & !PinSignal_U10_Q_0
	# !PinSignal_U3_CLKDV & X_PWM_WHT_EN & !U12/Q(0)
	# !PinSignal_U3_CLKDV & !X_PWM_WHT_EN & U12/Q(0);	// (3 pt, 4 inp)
    U12/Q(0).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U12/Q(1).T := PinSignal_U3_CLKDV & U12/Q(1) & 
	!PinSignal_U10_Q_1
	# PinSignal_U3_CLKDV & !U12/Q(1) & 
	PinSignal_U10_Q_1
	# !PinSignal_U3_CLKDV & !X_PWM_WHT_EN & !U12/Q(0);	// (3 pt, 5 inp)
    U12/Q(1).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U12/Q(2).T := PinSignal_U3_CLKDV & U12/Q(2) & 
	!PinSignal_U10_Q_2
	# PinSignal_U3_CLKDV & !U12/Q(2) & 
	PinSignal_U10_Q_2
	# !PinSignal_U3_CLKDV & !X_PWM_WHT_EN & !U12/Q(0) & 
	!U12/Q(1);	// (3 pt, 6 inp)
    U12/Q(2).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U12/Q(3).T := PinSignal_U3_CLKDV & U12/Q(3) & 
	!PinSignal_U10_Q_3
	# PinSignal_U3_CLKDV & !U12/Q(3) & 
	PinSignal_U10_Q_3
	# !PinSignal_U3_CLKDV & !X_PWM_WHT_EN & !U12/Q(0) & 
	!U12/Q(1) & !U12/Q(2);	// (3 pt, 7 inp)
    U12/Q(3).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U12/Q(4) := U12/Q(4)
	$ PinSignal_U3_CLKDV & U12/Q(4) & 
	!PinSignal_U10_Q_4
	# PinSignal_U3_CLKDV & !U12/Q(4) & 
	PinSignal_U10_Q_4
	# !PinSignal_U3_CLKDV & !U12/Q(3) & !X_PWM_WHT_EN & 
	!U12/Q(0) & !U12/Q(1) & !U12/Q(2);	// (4 pt, 8 inp)
    U12/Q(4).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U12/Q(5) := U12/Q(5)
	$ PinSignal_U3_CLKDV & U12/Q(5) & 
	!PinSignal_U10_Q_5
	# PinSignal_U3_CLKDV & !U12/Q(5) & 
	PinSignal_U10_Q_5
	# !PinSignal_U3_CLKDV & !U12/Q(3) & !X_PWM_WHT_EN & 
	!U12/Q(0) & !U12/Q(1) & !U12/Q(2) & !U12/Q(4);	// (4 pt, 9 inp)
    U12/Q(5).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U12/Q(6).T := PinSignal_U3_CLKDV & U12/Q(6) & 
	!PinSignal_U10_Q_6
	# PinSignal_U3_CLKDV & !U12/Q(6) & 
	PinSignal_U10_Q_6
	# !PinSignal_U3_CLKDV & !U12/Q(3) & !X_PWM_WHT_EN & 
	!U12/Q(0) & !U12/Q(1) & !U12/Q(2) & !U12/Q(4) & !U12/Q(5);	// (3 pt, 10 inp)
    U12/Q(6).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U12/Q(7).T := PinSignal_U3_CLKDV & U12/Q(7) & 
	!PinSignal_U10_Q_7
	# PinSignal_U3_CLKDV & !U12/Q(7) & 
	PinSignal_U10_Q_7
	# !PinSignal_U3_CLKDV & !U12/Q(3) & !X_PWM_WHT_EN & 
	!U12/Q(0) & !U12/Q(1) & !U12/Q(2) & !U12/Q(4) & !U12/Q(5) & 
	!U12/Q(6);	// (3 pt, 11 inp)
    U12/Q(7).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U2/i(0).T := Vcc;	// (0 pt, 0 inp)
   U2/i(0).CLK  =  CLK_20MHZ;	// GCK	(0 pt, 0 inp)

U2/i(1).T := U2/i(0);	// (1 pt, 1 inp)
   U2/i(1).CLK  =  CLK_20MHZ;	// GCK	(0 pt, 0 inp)

U2/i(2).T := U2/i(0) & U2/i(1);	// (1 pt, 2 inp)
   U2/i(2).CLK  =  CLK_20MHZ;	// GCK	(0 pt, 0 inp)

U2/i(3).T := U2/i(0) & U2/i(1) & U2/i(2);	// (1 pt, 3 inp)
   U2/i(3).CLK  =  CLK_20MHZ;	// GCK	(0 pt, 0 inp)

U2/i(4).T := U2/i(0) & U2/i(1) & U2/i(2) & U2/i(3);	// (1 pt, 4 inp)
   U2/i(4).CLK  =  CLK_20MHZ;	// GCK	(0 pt, 0 inp)

U2/i(5).T := U2/i(0) & U2/i(1) & U2/i(2) & U2/i(3) & 
	U2/i(4);	// (1 pt, 5 inp)
   U2/i(5).CLK  =  CLK_20MHZ;	// GCK	(0 pt, 0 inp)

U2/i(6).T := U2/i(0) & U2/i(1) & U2/i(2) & U2/i(3) & 
	U2/i(5) & U2/i(4)
	# !U2/i(0) & U2/i(6) & !U2/i(1) & !U2/i(2) & 
	!U2/i(3) & !U2/i(5) & !U2/i(4);	// (2 pt, 7 inp)
   U2/i(6).CLK  =  CLK_20MHZ;	// GCK	(0 pt, 0 inp)

U3/i(0).T := Vcc;	// (0 pt, 0 inp)
    U3/i(0).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U3/i(1).T := !U3/i(0);	// (1 pt, 1 inp)
    U3/i(1).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U3/i(2).T := !U3/i(0) & !U3/i(1);	// (1 pt, 2 inp)
    U3/i(2).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U3/i(3).T := !U3/i(0) & !U3/i(1) & !U3/i(2);	// (1 pt, 3 inp)
    U3/i(3).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U3/i(4).T := !U3/i(0) & !U3/i(1) & !U3/i(2) & !U3/i(3);	// (1 pt, 4 inp)
    U3/i(4).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U3/i(5).T := !U3/i(0) & !U3/i(1) & !U3/i(2) & !U3/i(3) & 
	!U3/i(4);	// (1 pt, 5 inp)
    U3/i(5).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U3/i(6).T := !U3/i(0) & !U3/i(1) & !U3/i(2) & !U3/i(3) & 
	!U3/i(4) & !U3/i(5);	// (1 pt, 6 inp)
    U3/i(6).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U3/i(7).T := !U3/i(0) & !U3/i(1) & !U3/i(2) & !U3/i(3) & 
	!U3/i(4) & !U3/i(5) & !U3/i(6);	// (1 pt, 7 inp)
    U3/i(7).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U5/Q(0).T := PinSignal_U3_CLKDV & U5/Q(0) & !PinSignal_U6_Q_0
	# PinSignal_U3_CLKDV & !U5/Q(0) & PinSignal_U6_Q_0
	# !PinSignal_U3_CLKDV & !X_PWM_IR_EN & X_PWM_UV_EN;	// (3 pt, 5 inp)
    U5/Q(0).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

!U5/Q(1) := !PinSignal_U3_CLKDV & !U5/Q(1)
	$ PinSignal_U3_CLKDV & !PinSignal_U6_Q_1
	# !PinSignal_U3_CLKDV & !X_PWM_IR_EN & X_PWM_UV_EN & 
	!U5/Q(0);	// (3 pt, 6 inp)
    U5/Q(1).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

!U5/Q(2) := !PinSignal_U3_CLKDV & !U5/Q(2)
	$ PinSignal_U3_CLKDV & !PinSignal_U6_Q_2
	# !PinSignal_U3_CLKDV & !X_PWM_IR_EN & X_PWM_UV_EN & 
	!U5/Q(0) & !U5/Q(1);	// (3 pt, 7 inp)
    U5/Q(2).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U5/Q(3).T := PinSignal_U3_CLKDV & U5/Q(3) & !PinSignal_U6_Q_3
	# PinSignal_U3_CLKDV & !U5/Q(3) & PinSignal_U6_Q_3
	# !PinSignal_U3_CLKDV & !X_PWM_IR_EN & X_PWM_UV_EN & 
	!U5/Q(0) & !U5/Q(1) & !U5/Q(2);	// (3 pt, 8 inp)
    U5/Q(3).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U5/Q(4) := U5/Q(4)
	$ PinSignal_U3_CLKDV & U5/Q(4) & !PinSignal_U6_Q_4
	# PinSignal_U3_CLKDV & !U5/Q(4) & PinSignal_U6_Q_4
	# !PinSignal_U3_CLKDV & !U5/Q(3) & !X_PWM_IR_EN & 
	X_PWM_UV_EN & !U5/Q(0) & !U5/Q(1) & !U5/Q(2);	// (4 pt, 9 inp)
    U5/Q(4).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U5/Q(5) := U5/Q(5)
	$ PinSignal_U3_CLKDV & U5/Q(5) & !PinSignal_U6_Q_5
	# PinSignal_U3_CLKDV & !U5/Q(5) & PinSignal_U6_Q_5
	# !PinSignal_U3_CLKDV & !U5/Q(3) & !X_PWM_IR_EN & 
	X_PWM_UV_EN & !U5/Q(0) & !U5/Q(1) & !U5/Q(2) & !U5/Q(4);	// (4 pt, 10 inp)
    U5/Q(5).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U5/Q(6).T := PinSignal_U3_CLKDV & U5/Q(6) & !PinSignal_U6_Q_6
	# PinSignal_U3_CLKDV & !U5/Q(6) & PinSignal_U6_Q_6
	# !PinSignal_U3_CLKDV & !U5/Q(3) & !X_PWM_IR_EN & 
	X_PWM_UV_EN & !U5/Q(0) & !U5/Q(1) & !U5/Q(2) & !U5/Q(4) & 
	!U5/Q(5);	// (3 pt, 11 inp)
    U5/Q(6).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U5/Q(7).T := PinSignal_U3_CLKDV & U5/Q(7) & !PinSignal_U6_Q_7
	# PinSignal_U3_CLKDV & !U5/Q(7) & PinSignal_U6_Q_7
	# !PinSignal_U3_CLKDV & !U5/Q(3) & !X_PWM_IR_EN & 
	X_PWM_UV_EN & !U5/Q(0) & !U5/Q(1) & !U5/Q(2) & !U5/Q(4) & 
	!U5/Q(5) & !U5/Q(6);	// (3 pt, 12 inp)
    U5/Q(7).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U9/Q(0).T := PinSignal_U3_CLKDV & U9/Q(0) & !PinSignal_U7_Q_0
	# PinSignal_U3_CLKDV & !U9/Q(0) & PinSignal_U7_Q_0
	# !PinSignal_U3_CLKDV & X_PWM_IR_EN & !X_PWM_UV_EN;	// (3 pt, 5 inp)
    U9/Q(0).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

!U9/Q(1) := !PinSignal_U3_CLKDV & !U9/Q(1)
	$ PinSignal_U3_CLKDV & !PinSignal_U7_Q_1
	# !PinSignal_U3_CLKDV & X_PWM_IR_EN & !X_PWM_UV_EN & 
	!U9/Q(0);	// (3 pt, 6 inp)
    U9/Q(1).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

!U9/Q(2) := !PinSignal_U3_CLKDV & !U9/Q(2)
	$ PinSignal_U3_CLKDV & !PinSignal_U7_Q_2
	# !PinSignal_U3_CLKDV & X_PWM_IR_EN & !X_PWM_UV_EN & 
	!U9/Q(0) & !U9/Q(1);	// (3 pt, 7 inp)
    U9/Q(2).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U9/Q(3).T := PinSignal_U3_CLKDV & U9/Q(3) & !PinSignal_U7_Q_3
	# PinSignal_U3_CLKDV & !U9/Q(3) & PinSignal_U7_Q_3
	# !PinSignal_U3_CLKDV & X_PWM_IR_EN & !X_PWM_UV_EN & 
	!U9/Q(0) & !U9/Q(1) & !U9/Q(2);	// (3 pt, 8 inp)
    U9/Q(3).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U9/Q(4) := U9/Q(4)
	$ PinSignal_U3_CLKDV & U9/Q(4) & !PinSignal_U7_Q_4
	# PinSignal_U3_CLKDV & !U9/Q(4) & PinSignal_U7_Q_4
	# !PinSignal_U3_CLKDV & X_PWM_IR_EN & !X_PWM_UV_EN & 
	!U9/Q(3) & !U9/Q(0) & !U9/Q(1) & !U9/Q(2);	// (4 pt, 9 inp)
    U9/Q(4).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U9/Q(5) := U9/Q(5)
	$ PinSignal_U3_CLKDV & U9/Q(5) & !PinSignal_U7_Q_5
	# PinSignal_U3_CLKDV & !U9/Q(5) & PinSignal_U7_Q_5
	# !PinSignal_U3_CLKDV & X_PWM_IR_EN & !X_PWM_UV_EN & 
	!U9/Q(3) & !U9/Q(0) & !U9/Q(1) & !U9/Q(2) & !U9/Q(4);	// (4 pt, 10 inp)
    U9/Q(5).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U9/Q(6).T := PinSignal_U3_CLKDV & U9/Q(6) & !PinSignal_U7_Q_6
	# PinSignal_U3_CLKDV & !U9/Q(6) & PinSignal_U7_Q_6
	# !PinSignal_U3_CLKDV & X_PWM_IR_EN & !X_PWM_UV_EN & 
	!U9/Q(3) & !U9/Q(0) & !U9/Q(1) & !U9/Q(2) & !U9/Q(4) & 
	!U9/Q(5);	// (3 pt, 11 inp)
    U9/Q(6).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

U9/Q(7).T := PinSignal_U3_CLKDV & U9/Q(7) & !PinSignal_U7_Q_7
	# PinSignal_U3_CLKDV & !U9/Q(7) & PinSignal_U7_Q_7
	# !PinSignal_U3_CLKDV & X_PWM_IR_EN & !X_PWM_UV_EN & 
	!U9/Q(3) & !U9/Q(0) & !U9/Q(1) & !U9/Q(2) & !U9/Q(4) & 
	!U9/Q(5) & !U9/Q(6);	// (3 pt, 12 inp)
    U9/Q(7).CLK = PinSignal_U2_CLKDV;	// UCLK	(1 pt, 1 inp)

X_HOME = !LIGHTBARMINUS;	// (1 pt, 1 inp)

Control Term Legend:
Clock         - GCK   - Global Clock
                UCLK  - Universal Control Term Clock
                LCLK  - Local Control Term Clock
                PTCLK - Product Term Clock
Preset        - UPST  - Universal Control Term Preset
                LPST  - Local Control Term Preset
                PTPST - Product Term Preset
Reset         - URST  - Universal Control Term Reset
                LRST  - Local Control Term Reset
                PTRST - Product Term Reset
Output Enable - UOE   - Universal Control Term Output Enable
                LOE   - Local Control Term Output Enable
                PTOE  - Product Term Output Enable

Legend:  <signame>.COMB = combinational node mapped to the same physical macrocell
                          as the FastInput "signal" (not logically related)
******************************  Device Pin Out *****************************

Device : XCR3128XL-10-VQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XCR3128XL-10-VQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 WPU                              51 VCC                           
  2 WPU                              52 PWM_D<7>                      
  3 VCC                              53 PWM_D<5>                      
  4 TDI                              54 PWM_D<4>                      
  5 WPU                              55 PWM_D<3>                      
  6 WPU                              56 X_PWM_IR_EN                   
  7 WPU                              57 PWM_D<1>                      
  8 WPU                              58 PWM_D<2>                      
  9 WPU                              59 GND                           
 10 WPU                              60 PWM_D<0>                      
 11 PE                               61 PWM_WHT_LOAD                  
 12 WPU                              62 TCK                           
 13 WPU                              63 UV_STRIP                      
 14 WPU                              64 STOWED_1                      
 15 TMS                              65 PWM_UV_LOAD                   
 16 WPU                              66 VCC                           
 17 WPU                              67 WPU                           
 18 VCC                              68 WPU                           
 19 WPU                              69 PWM_IR_LOAD                   
 20 WPU                              70 DEPLOYED_1                    
 21 WPU                              71 WPU                           
 22 WPU                              72 WPU                           
 23 WPU                              73 TDO                           
 24 WPU                              74 GND                           
 25 DEC_AXIS_OK                      75 X_HOME                        
 26 GND                              76 IN1                           
 27 WPU                              77 IN2                           
 28 WPU                              78 PWM_UV_OUT                    
 29 WPU                              79 WPU                           
 30 WPU                              80 WPU                           
 31 X_RA_AXIS_OK                     81 WPU                           
 32 WPU                              82 VCC                           
 33 WPU                              83 WPU                           
 34 VCC                              84 WPU                           
 35 WPU                              85 PWM_IR_OUT                    
 36 WPU                              86 GND                           
 37 WPU                              87 CLK_20MHZ                     
 38 GND                              88 TIE                           
 39 VCC                              89 TIE                           
 40 WPU                              90 TIE                           
 41 WPU                              91 VCC                           
 42 WPU                              92 WPU                           
 43 GND                              93 WPU                           
 44 WPU                              94 IR_STRIP                      
 45 OK_TO_MOVE                       95 GND                           
 46 X_DC_START                       96 WPU                           
 47 DC_DIRECTION                     97 WPU                           
 48 X_PWM_UV_EN                      98 WPU                           
 49 PWM_D<6>                         99 LIGHTBARMINUS                 
 50 X_PWM_WHT_EN                    100 PWM_WHT_OUT                   


Legend :  NC  = Not Connected, unbonded pin
          PE  = Port Enable pin
         WPU  = Unused with Internal Weak Pull Up
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XCR3128XL-10-VQ100
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : PULLUP
Set Input-Only Termination                  : PULLUP
Set Universal Control Term Optimization     : OFF
Enable Foldback NANDs                       : ON
Reserve ISP Pins                            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Input Limit                                 : 32
Pterm Limit                                 : 36
