{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712552090316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712552090317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 10:24:50 2024 " "Processing started: Mon Apr  8 10:24:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712552090317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712552090317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registerQ6 -c registerQ6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off registerQ6 -c registerQ6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712552090317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712552090796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712552090796 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ6.v(42) " "Verilog HDL warning at registerQ6.v(42): extended using \"x\" or \"z\"" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712552099558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ6.v(43) " "Verilog HDL warning at registerQ6.v(43): extended using \"x\" or \"z\"" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712552099558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ6.v(44) " "Verilog HDL warning at registerQ6.v(44): extended using \"x\" or \"z\"" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712552099558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ6.v(45) " "Verilog HDL warning at registerQ6.v(45): extended using \"x\" or \"z\"" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712552099558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ6.v(58) " "Verilog HDL warning at registerQ6.v(58): extended using \"x\" or \"z\"" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712552099558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ6.v(59) " "Verilog HDL warning at registerQ6.v(59): extended using \"x\" or \"z\"" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712552099558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ6.v(60) " "Verilog HDL warning at registerQ6.v(60): extended using \"x\" or \"z\"" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712552099559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ6.v(61) " "Verilog HDL warning at registerQ6.v(61): extended using \"x\" or \"z\"" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712552099559 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerQ6.v(48) " "Verilog HDL information at registerQ6.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712552099559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerq6.v 1 1 " "Found 1 design units, including 1 entities, in source file registerq6.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ6 " "Found entity 1: registerQ6" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712552099560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712552099560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerq6_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerq6_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ6_tb " "Found entity 1: registerQ6_tb" {  } { { "registerQ6_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712552099563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712552099563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registerQ6 " "Elaborating entity \"registerQ6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712552099599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 registerQ6.v(42) " "Verilog HDL assignment warning at registerQ6.v(42): truncated value with size 64 to match size of target (8)" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712552099600 "|registerQ6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 registerQ6.v(43) " "Verilog HDL assignment warning at registerQ6.v(43): truncated value with size 64 to match size of target (8)" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 registerQ6.v(44) " "Verilog HDL assignment warning at registerQ6.v(44): truncated value with size 64 to match size of target (8)" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 registerQ6.v(45) " "Verilog HDL assignment warning at registerQ6.v(45): truncated value with size 64 to match size of target (8)" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 registerQ6.v(58) " "Verilog HDL assignment warning at registerQ6.v(58): truncated value with size 64 to match size of target (8)" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 registerQ6.v(59) " "Verilog HDL assignment warning at registerQ6.v(59): truncated value with size 64 to match size of target (8)" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 registerQ6.v(60) " "Verilog HDL assignment warning at registerQ6.v(60): truncated value with size 64 to match size of target (8)" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 registerQ6.v(61) " "Verilog HDL assignment warning at registerQ6.v(61): truncated value with size 64 to match size of target (8)" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerQ6.v(92) " "Verilog HDL or VHDL warning at the registerQ6.v(92): index expression is not wide enough to address all of the elements in the array" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 92 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerQ6.v(93) " "Verilog HDL or VHDL warning at the registerQ6.v(93): index expression is not wide enough to address all of the elements in the array" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 93 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerQ6.v(94) " "Verilog HDL or VHDL warning at the registerQ6.v(94): index expression is not wide enough to address all of the elements in the array" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 94 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerQ6.v(95) " "Verilog HDL or VHDL warning at the registerQ6.v(95): index expression is not wide enough to address all of the elements in the array" {  } { { "registerQ6.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v" 95 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1712552099601 "|registerQ6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712552100036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/output_files/registerQ6.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/output_files/registerQ6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712552100589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712552100703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712552100703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712552100751 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712552100751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712552100751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712552100751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712552100771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 10:25:00 2024 " "Processing ended: Mon Apr  8 10:25:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712552100771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712552100771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712552100771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712552100771 ""}
