# RCC peripheral
# Applicable to STM32F0
# PLLSRC[0] available only on STM32F04x, STM32F07x and STM32F09x

_include:
  - ./rcc_f0_f1_f3_common.yaml
  - ./rcc_f0_f3_common.yaml
  - ./rcc_cfgr_mcopre.yaml
  - ./rcc_cfgr_pllnodiv.yaml
  - ./rcc_v2_bdcr_lsedrv.yaml
  - ./rcc_cfgr2_prediv.yaml

RCC:
  CFGR:
    _modify:
      PLLXTPRE:
        description: "HSE divider for PLL entry. Same bit as PREDIC[0] from CFGR2 register. Refer to it for its meaning"
      ADCPRE:
        description: "APCPRE is deprecated. See ADC field in CFGR2 register."
      MCO:
        bitWidth: 4

    MCO:
      HSI14: [1, "Internal RC 14 MHz (HSI14) oscillator clock selected"]
      HSI48: [8, "Internal RC 48 MHz (HSI48) oscillator clock selected"]
    SWS:
      _read:
        HSI48: [3, "HSI48 used as system clock (when avaiable)"]
    SW:
      HSI48: [3, "HSI48 selected as system clock (when available)"]
  CFGR3:
    _modify:
      ADCSW:
        description: "ADCSW is deprecated. See ADC field in CFGR2 register."

    USBSW:
      PLLCLK: [1, "PLL clock selected as USB clock source"]
  CR2:
    HSI48CAL: [0, 255]
    HSI48RDY:
      _read:
        NotReady: [0, "HSI48 oscillator ready"]
        Ready: [1, "HSI48 oscillator ready"]
    HSI48ON:
      "Off": [0, "HSI48 oscillator off"]
      "On": [1, "HSI48 oscillator on"]
    HSI14CAL: [0, 255]
    HSI14TRIM: [0, 31]
    HSI14DIS:
      Allow: [0, "ADC can turn on the HSI14 oscillator"]
      Disallow: [1, "ADC can not turn on the HSI14 oscillator"]
    HSI14RDY:
      _read:
        NotReady: [0, "HSI14 oscillator not ready"]
        Ready: [1, "HSI14 oscillator ready"]
    HSI14ON:
      "Off": [0, "HSI14 oscillator off"]
      "On": [1, "HSI14 oscillator on"]
