Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Documents and Settings/lester/Escritorio/TCP1CamilaBeatonVerdeciaA32/Test_isim_beh.exe -prj C:/Documents and Settings/lester/Escritorio/TCP1CamilaBeatonVerdeciaA32/Test_beh.prj work.Test 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Documents and Settings/lester/Escritorio/TCP1CamilaBeatonVerdeciaA32/States.vhd" into library work
Parsing VHDL file "C:/Documents and Settings/lester/Escritorio/TCP1CamilaBeatonVerdeciaA32/divfreq.vhd" into library work
Parsing VHDL file "C:/Documents and Settings/lester/Escritorio/TCP1CamilaBeatonVerdeciaA32/TopModule.vhd" into library work
Parsing VHDL file "C:/Documents and Settings/lester/Escritorio/TCP1CamilaBeatonVerdeciaA32/Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 72184 KB
Fuse CPU Usage: 70 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture divisor of entity divisor_reloj [\Divisor_reloj(25)\]
Compiling architecture behavioral of entity state [state_default]
Compiling architecture behavioral of entity topmodule [topmodule_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/Documents and Settings/lester/Escritorio/TCP1CamilaBeatonVerdeciaA32/Test_isim_beh.exe
Fuse Memory Usage: 77820 KB
Fuse CPU Usage: 90 ms
