# Verilog_Note

_Nothing to see here._

_Actually, start from [here](Reveal_Top.v)._
