$comment
	File created using the following command:
		vcd file LogicalStep_Lab3.msim.vcd -direction
$end
$date
	Sun Jul 12 18:11:34 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab3_top_vhd_vec_tst $end
$var wire 1 ! clk_in $end
$var wire 1 " leds [11] $end
$var wire 1 # leds [10] $end
$var wire 1 $ leds [9] $end
$var wire 1 % leds [8] $end
$var wire 1 & leds [7] $end
$var wire 1 ' leds [6] $end
$var wire 1 ( leds [5] $end
$var wire 1 ) leds [4] $end
$var wire 1 * leds [3] $end
$var wire 1 + leds [2] $end
$var wire 1 , leds [1] $end
$var wire 1 - leds [0] $end
$var wire 1 . pb [3] $end
$var wire 1 / pb [2] $end
$var wire 1 0 pb [1] $end
$var wire 1 1 pb [0] $end
$var wire 1 2 sw [7] $end
$var wire 1 3 sw [6] $end
$var wire 1 4 sw [5] $end
$var wire 1 5 sw [4] $end
$var wire 1 6 sw [3] $end
$var wire 1 7 sw [2] $end
$var wire 1 8 sw [1] $end
$var wire 1 9 sw [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_clk_in $end
$var wire 1 D ww_pb [3] $end
$var wire 1 E ww_pb [2] $end
$var wire 1 F ww_pb [1] $end
$var wire 1 G ww_pb [0] $end
$var wire 1 H ww_sw [7] $end
$var wire 1 I ww_sw [6] $end
$var wire 1 J ww_sw [5] $end
$var wire 1 K ww_sw [4] $end
$var wire 1 L ww_sw [3] $end
$var wire 1 M ww_sw [2] $end
$var wire 1 N ww_sw [1] $end
$var wire 1 O ww_sw [0] $end
$var wire 1 P ww_leds [11] $end
$var wire 1 Q ww_leds [10] $end
$var wire 1 R ww_leds [9] $end
$var wire 1 S ww_leds [8] $end
$var wire 1 T ww_leds [7] $end
$var wire 1 U ww_leds [6] $end
$var wire 1 V ww_leds [5] $end
$var wire 1 W ww_leds [4] $end
$var wire 1 X ww_leds [3] $end
$var wire 1 Y ww_leds [2] $end
$var wire 1 Z ww_leds [1] $end
$var wire 1 [ ww_leds [0] $end
$var wire 1 \ \clk_in~input_o\ $end
$var wire 1 ] \pb[0]~input_o\ $end
$var wire 1 ^ \pb[1]~input_o\ $end
$var wire 1 _ \pb[2]~input_o\ $end
$var wire 1 ` \pb[3]~input_o\ $end
$var wire 1 a \sw[2]~input_o\ $end
$var wire 1 b \sw[3]~input_o\ $end
$var wire 1 c \sw[4]~input_o\ $end
$var wire 1 d \sw[5]~input_o\ $end
$var wire 1 e \sw[6]~input_o\ $end
$var wire 1 f \sw[7]~input_o\ $end
$var wire 1 g \leds[0]~output_o\ $end
$var wire 1 h \leds[1]~output_o\ $end
$var wire 1 i \leds[2]~output_o\ $end
$var wire 1 j \leds[3]~output_o\ $end
$var wire 1 k \leds[4]~output_o\ $end
$var wire 1 l \leds[5]~output_o\ $end
$var wire 1 m \leds[6]~output_o\ $end
$var wire 1 n \leds[7]~output_o\ $end
$var wire 1 o \leds[8]~output_o\ $end
$var wire 1 p \leds[9]~output_o\ $end
$var wire 1 q \leds[10]~output_o\ $end
$var wire 1 r \leds[11]~output_o\ $end
$var wire 1 s \sw[0]~input_o\ $end
$var wire 1 t \sw[1]~input_o\ $end
$var wire 1 u \inst1|AgreaterB~combout\ $end
$var wire 1 v \inst1|AequalB~0_combout\ $end
$var wire 1 w \inst1|AsmallerB~combout\ $end
$var wire 1 x \inst1|ALT_INV_AequalB~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0:
1;
x<
1=
1>
1?
1@
1A
1B
xC
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
0g
1h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
x2
x3
x4
x5
x6
x7
08
09
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
0-
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
x.
x/
x0
x1
$end
#250000
18
1N
1t
1v
1w
0x
1i
0h
1Y
0Z
1+
0,
#500000
08
19
1O
0N
0t
1s
1u
0w
0i
1g
0Y
1[
1-
0+
#750000
18
1N
1t
0u
0v
1x
0g
1h
0[
1Z
0-
1,
#1000000
