vendor_name = ModelSim
source_file = 1, C:/Users/vcm/Desktop/test/mif_outputs/halfTestCases.mif
source_file = 1, C:/Users/vcm/Desktop/test/mif_outputs/basic_test.mif
source_file = 1, C:/Users/vcm/Desktop/test/two_to_four_decoder.v
source_file = 1, C:/Users/vcm/Desktop/test/three_to_eight_decoder.v
source_file = 1, C:/Users/vcm/Desktop/test/sx.v
source_file = 1, C:/Users/vcm/Desktop/test/skeleton.v
source_file = 1, C:/Users/vcm/Desktop/test/sixteen_bit_adder.v
source_file = 1, C:/Users/vcm/Desktop/test/regfile.v
source_file = 1, C:/Users/vcm/Desktop/test/processor.v
source_file = 1, C:/Users/vcm/Desktop/test/pc.v
source_file = 1, C:/Users/vcm/Desktop/test/m21_32_bit.v
source_file = 1, C:/Users/vcm/Desktop/test/m21.v
source_file = 1, C:/Users/vcm/Desktop/test/imem.v
source_file = 1, C:/Users/vcm/Desktop/test/getSig.v
source_file = 1, C:/Users/vcm/Desktop/test/full_adder.v
source_file = 1, C:/Users/vcm/Desktop/test/four_bit_adder.v
source_file = 1, C:/Users/vcm/Desktop/test/five_to_thirtytwo_decoder.v
source_file = 1, C:/Users/vcm/Desktop/test/eight_bit_adder.v
source_file = 1, C:/Users/vcm/Desktop/test/dmem.v
source_file = 1, C:/Users/vcm/Desktop/test/dffe.v
source_file = 1, C:/Users/vcm/Desktop/test/ctrl_sig.v
source_file = 1, C:/Users/vcm/Desktop/test/csa.v
source_file = 1, C:/Users/vcm/Desktop/test/cmp.v
source_file = 1, C:/Users/vcm/Desktop/test/clock_div4.v
source_file = 1, C:/Users/vcm/Desktop/test/clock_div2.v
source_file = 1, C:/Users/vcm/Desktop/test/alu.v
source_file = 1, C:/Users/vcm/Desktop/test/imem.qip
source_file = 1, C:/Users/vcm/Desktop/test/dmem.qip
source_file = 1, C:/Users/vcm/Desktop/test/Waveform.vwf
source_file = 1, C:/Users/vcm/Desktop/test/db/test.cbx.xml
design_name = processor
instance = comp, \address_imem[0]~output , address_imem[0]~output, processor, 1
instance = comp, \address_imem[1]~output , address_imem[1]~output, processor, 1
instance = comp, \address_imem[2]~output , address_imem[2]~output, processor, 1
instance = comp, \address_imem[3]~output , address_imem[3]~output, processor, 1
instance = comp, \address_imem[4]~output , address_imem[4]~output, processor, 1
instance = comp, \address_imem[5]~output , address_imem[5]~output, processor, 1
instance = comp, \address_imem[6]~output , address_imem[6]~output, processor, 1
instance = comp, \address_imem[7]~output , address_imem[7]~output, processor, 1
instance = comp, \address_imem[8]~output , address_imem[8]~output, processor, 1
instance = comp, \address_imem[9]~output , address_imem[9]~output, processor, 1
instance = comp, \address_imem[10]~output , address_imem[10]~output, processor, 1
instance = comp, \address_imem[11]~output , address_imem[11]~output, processor, 1
instance = comp, \address_dmem[0]~output , address_dmem[0]~output, processor, 1
instance = comp, \address_dmem[1]~output , address_dmem[1]~output, processor, 1
instance = comp, \address_dmem[2]~output , address_dmem[2]~output, processor, 1
instance = comp, \address_dmem[3]~output , address_dmem[3]~output, processor, 1
instance = comp, \address_dmem[4]~output , address_dmem[4]~output, processor, 1
instance = comp, \address_dmem[5]~output , address_dmem[5]~output, processor, 1
instance = comp, \address_dmem[6]~output , address_dmem[6]~output, processor, 1
instance = comp, \address_dmem[7]~output , address_dmem[7]~output, processor, 1
instance = comp, \address_dmem[8]~output , address_dmem[8]~output, processor, 1
instance = comp, \address_dmem[9]~output , address_dmem[9]~output, processor, 1
instance = comp, \address_dmem[10]~output , address_dmem[10]~output, processor, 1
instance = comp, \address_dmem[11]~output , address_dmem[11]~output, processor, 1
instance = comp, \data[0]~output , data[0]~output, processor, 1
instance = comp, \data[1]~output , data[1]~output, processor, 1
instance = comp, \data[2]~output , data[2]~output, processor, 1
instance = comp, \data[3]~output , data[3]~output, processor, 1
instance = comp, \data[4]~output , data[4]~output, processor, 1
instance = comp, \data[5]~output , data[5]~output, processor, 1
instance = comp, \data[6]~output , data[6]~output, processor, 1
instance = comp, \data[7]~output , data[7]~output, processor, 1
instance = comp, \data[8]~output , data[8]~output, processor, 1
instance = comp, \data[9]~output , data[9]~output, processor, 1
instance = comp, \data[10]~output , data[10]~output, processor, 1
instance = comp, \data[11]~output , data[11]~output, processor, 1
instance = comp, \data[12]~output , data[12]~output, processor, 1
instance = comp, \data[13]~output , data[13]~output, processor, 1
instance = comp, \data[14]~output , data[14]~output, processor, 1
instance = comp, \data[15]~output , data[15]~output, processor, 1
instance = comp, \data[16]~output , data[16]~output, processor, 1
instance = comp, \data[17]~output , data[17]~output, processor, 1
instance = comp, \data[18]~output , data[18]~output, processor, 1
instance = comp, \data[19]~output , data[19]~output, processor, 1
instance = comp, \data[20]~output , data[20]~output, processor, 1
instance = comp, \data[21]~output , data[21]~output, processor, 1
instance = comp, \data[22]~output , data[22]~output, processor, 1
instance = comp, \data[23]~output , data[23]~output, processor, 1
instance = comp, \data[24]~output , data[24]~output, processor, 1
instance = comp, \data[25]~output , data[25]~output, processor, 1
instance = comp, \data[26]~output , data[26]~output, processor, 1
instance = comp, \data[27]~output , data[27]~output, processor, 1
instance = comp, \data[28]~output , data[28]~output, processor, 1
instance = comp, \data[29]~output , data[29]~output, processor, 1
instance = comp, \data[30]~output , data[30]~output, processor, 1
instance = comp, \data[31]~output , data[31]~output, processor, 1
instance = comp, \wren~output , wren~output, processor, 1
instance = comp, \ctrl_writeEnable~output , ctrl_writeEnable~output, processor, 1
instance = comp, \ctrl_writeReg[0]~output , ctrl_writeReg[0]~output, processor, 1
instance = comp, \ctrl_writeReg[1]~output , ctrl_writeReg[1]~output, processor, 1
instance = comp, \ctrl_writeReg[2]~output , ctrl_writeReg[2]~output, processor, 1
instance = comp, \ctrl_writeReg[3]~output , ctrl_writeReg[3]~output, processor, 1
instance = comp, \ctrl_writeReg[4]~output , ctrl_writeReg[4]~output, processor, 1
instance = comp, \ctrl_readRegA[0]~output , ctrl_readRegA[0]~output, processor, 1
instance = comp, \ctrl_readRegA[1]~output , ctrl_readRegA[1]~output, processor, 1
instance = comp, \ctrl_readRegA[2]~output , ctrl_readRegA[2]~output, processor, 1
instance = comp, \ctrl_readRegA[3]~output , ctrl_readRegA[3]~output, processor, 1
instance = comp, \ctrl_readRegA[4]~output , ctrl_readRegA[4]~output, processor, 1
instance = comp, \ctrl_readRegB[0]~output , ctrl_readRegB[0]~output, processor, 1
instance = comp, \ctrl_readRegB[1]~output , ctrl_readRegB[1]~output, processor, 1
instance = comp, \ctrl_readRegB[2]~output , ctrl_readRegB[2]~output, processor, 1
instance = comp, \ctrl_readRegB[3]~output , ctrl_readRegB[3]~output, processor, 1
instance = comp, \ctrl_readRegB[4]~output , ctrl_readRegB[4]~output, processor, 1
instance = comp, \data_writeReg[0]~output , data_writeReg[0]~output, processor, 1
instance = comp, \data_writeReg[1]~output , data_writeReg[1]~output, processor, 1
instance = comp, \data_writeReg[2]~output , data_writeReg[2]~output, processor, 1
instance = comp, \data_writeReg[3]~output , data_writeReg[3]~output, processor, 1
instance = comp, \data_writeReg[4]~output , data_writeReg[4]~output, processor, 1
instance = comp, \data_writeReg[5]~output , data_writeReg[5]~output, processor, 1
instance = comp, \data_writeReg[6]~output , data_writeReg[6]~output, processor, 1
instance = comp, \data_writeReg[7]~output , data_writeReg[7]~output, processor, 1
instance = comp, \data_writeReg[8]~output , data_writeReg[8]~output, processor, 1
instance = comp, \data_writeReg[9]~output , data_writeReg[9]~output, processor, 1
instance = comp, \data_writeReg[10]~output , data_writeReg[10]~output, processor, 1
instance = comp, \data_writeReg[11]~output , data_writeReg[11]~output, processor, 1
instance = comp, \data_writeReg[12]~output , data_writeReg[12]~output, processor, 1
instance = comp, \data_writeReg[13]~output , data_writeReg[13]~output, processor, 1
instance = comp, \data_writeReg[14]~output , data_writeReg[14]~output, processor, 1
instance = comp, \data_writeReg[15]~output , data_writeReg[15]~output, processor, 1
instance = comp, \data_writeReg[16]~output , data_writeReg[16]~output, processor, 1
instance = comp, \data_writeReg[17]~output , data_writeReg[17]~output, processor, 1
instance = comp, \data_writeReg[18]~output , data_writeReg[18]~output, processor, 1
instance = comp, \data_writeReg[19]~output , data_writeReg[19]~output, processor, 1
instance = comp, \data_writeReg[20]~output , data_writeReg[20]~output, processor, 1
instance = comp, \data_writeReg[21]~output , data_writeReg[21]~output, processor, 1
instance = comp, \data_writeReg[22]~output , data_writeReg[22]~output, processor, 1
instance = comp, \data_writeReg[23]~output , data_writeReg[23]~output, processor, 1
instance = comp, \data_writeReg[24]~output , data_writeReg[24]~output, processor, 1
instance = comp, \data_writeReg[25]~output , data_writeReg[25]~output, processor, 1
instance = comp, \data_writeReg[26]~output , data_writeReg[26]~output, processor, 1
instance = comp, \data_writeReg[27]~output , data_writeReg[27]~output, processor, 1
instance = comp, \data_writeReg[28]~output , data_writeReg[28]~output, processor, 1
instance = comp, \data_writeReg[29]~output , data_writeReg[29]~output, processor, 1
instance = comp, \data_writeReg[30]~output , data_writeReg[30]~output, processor, 1
instance = comp, \data_writeReg[31]~output , data_writeReg[31]~output, processor, 1
instance = comp, \clock~input , clock~input, processor, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, processor, 1
instance = comp, \pc1|pc[0].pc_dffe|q~0 , pc1|pc[0].pc_dffe|q~0, processor, 1
instance = comp, \reset~input , reset~input, processor, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, processor, 1
instance = comp, \pc1|pc[0].pc_dffe|q , pc1|pc[0].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[1].pc_dffe|q~1 , pc1|pc[1].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[1].pc_dffe|q , pc1|pc[1].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[2].pc_dffe|q~1 , pc1|pc[2].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[2].pc_dffe|q , pc1|pc[2].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[3].pc_dffe|q~1 , pc1|pc[3].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[3].pc_dffe|q , pc1|pc[3].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[4].pc_dffe|q~1 , pc1|pc[4].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[4].pc_dffe|q , pc1|pc[4].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[5].pc_dffe|q~1 , pc1|pc[5].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[5].pc_dffe|q , pc1|pc[5].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[6].pc_dffe|q~1 , pc1|pc[6].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[6].pc_dffe|q , pc1|pc[6].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[7].pc_dffe|q~1 , pc1|pc[7].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[7].pc_dffe|q , pc1|pc[7].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[8].pc_dffe|q~1 , pc1|pc[8].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[8].pc_dffe|q , pc1|pc[8].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[9].pc_dffe|q~1 , pc1|pc[9].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[9].pc_dffe|q , pc1|pc[9].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[10].pc_dffe|q~1 , pc1|pc[10].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[10].pc_dffe|q , pc1|pc[10].pc_dffe|q, processor, 1
instance = comp, \pc1|pc[11].pc_dffe|q~1 , pc1|pc[11].pc_dffe|q~1, processor, 1
instance = comp, \pc1|pc[11].pc_dffe|q , pc1|pc[11].pc_dffe|q, processor, 1
instance = comp, \data_readRegA[0]~input , data_readRegA[0]~input, processor, 1
instance = comp, \q_imem[0]~input , q_imem[0]~input, processor, 1
instance = comp, \q_imem[27]~input , q_imem[27]~input, processor, 1
instance = comp, \q_imem[30]~input , q_imem[30]~input, processor, 1
instance = comp, \q_imem[28]~input , q_imem[28]~input, processor, 1
instance = comp, \q_imem[29]~input , q_imem[29]~input, processor, 1
instance = comp, \comb_48|ALUinB~0 , comb_48|ALUinB~0, processor, 1
instance = comp, \q_imem[31]~input , q_imem[31]~input, processor, 1
instance = comp, \data_readRegB[0]~input , data_readRegB[0]~input, processor, 1
instance = comp, \reg_outB[0]~0 , reg_outB[0]~0, processor, 1
instance = comp, \alu_dtapath|Add0~0 , alu_dtapath|Add0~0, processor, 1
instance = comp, \data_readRegB[1]~input , data_readRegB[1]~input, processor, 1
instance = comp, \q_imem[1]~input , q_imem[1]~input, processor, 1
instance = comp, \reg_outB[1]~1 , reg_outB[1]~1, processor, 1
instance = comp, \data_readRegA[1]~input , data_readRegA[1]~input, processor, 1
instance = comp, \alu_dtapath|Add0~2 , alu_dtapath|Add0~2, processor, 1
instance = comp, \q_imem[2]~input , q_imem[2]~input, processor, 1
instance = comp, \data_readRegB[2]~input , data_readRegB[2]~input, processor, 1
instance = comp, \reg_outB[2]~2 , reg_outB[2]~2, processor, 1
instance = comp, \data_readRegA[2]~input , data_readRegA[2]~input, processor, 1
instance = comp, \alu_dtapath|Add0~4 , alu_dtapath|Add0~4, processor, 1
instance = comp, \data_readRegA[3]~input , data_readRegA[3]~input, processor, 1
instance = comp, \data_readRegB[3]~input , data_readRegB[3]~input, processor, 1
instance = comp, \q_imem[3]~input , q_imem[3]~input, processor, 1
instance = comp, \reg_outB[3]~3 , reg_outB[3]~3, processor, 1
instance = comp, \alu_dtapath|Add0~6 , alu_dtapath|Add0~6, processor, 1
instance = comp, \q_imem[4]~input , q_imem[4]~input, processor, 1
instance = comp, \data_readRegB[4]~input , data_readRegB[4]~input, processor, 1
instance = comp, \reg_outB[4]~4 , reg_outB[4]~4, processor, 1
instance = comp, \data_readRegA[4]~input , data_readRegA[4]~input, processor, 1
instance = comp, \alu_dtapath|Add0~8 , alu_dtapath|Add0~8, processor, 1
instance = comp, \data_readRegA[5]~input , data_readRegA[5]~input, processor, 1
instance = comp, \q_imem[5]~input , q_imem[5]~input, processor, 1
instance = comp, \data_readRegB[5]~input , data_readRegB[5]~input, processor, 1
instance = comp, \reg_outB[5]~5 , reg_outB[5]~5, processor, 1
instance = comp, \alu_dtapath|Add0~10 , alu_dtapath|Add0~10, processor, 1
instance = comp, \data_readRegA[6]~input , data_readRegA[6]~input, processor, 1
instance = comp, \q_imem[6]~input , q_imem[6]~input, processor, 1
instance = comp, \data_readRegB[6]~input , data_readRegB[6]~input, processor, 1
instance = comp, \reg_outB[6]~6 , reg_outB[6]~6, processor, 1
instance = comp, \alu_dtapath|Add0~12 , alu_dtapath|Add0~12, processor, 1
instance = comp, \data_readRegA[7]~input , data_readRegA[7]~input, processor, 1
instance = comp, \q_imem[7]~input , q_imem[7]~input, processor, 1
instance = comp, \data_readRegB[7]~input , data_readRegB[7]~input, processor, 1
instance = comp, \reg_outB[7]~7 , reg_outB[7]~7, processor, 1
instance = comp, \alu_dtapath|Add0~14 , alu_dtapath|Add0~14, processor, 1
instance = comp, \data_readRegA[8]~input , data_readRegA[8]~input, processor, 1
instance = comp, \q_imem[8]~input , q_imem[8]~input, processor, 1
instance = comp, \data_readRegB[8]~input , data_readRegB[8]~input, processor, 1
instance = comp, \reg_outB[8]~8 , reg_outB[8]~8, processor, 1
instance = comp, \alu_dtapath|Add0~16 , alu_dtapath|Add0~16, processor, 1
instance = comp, \data_readRegA[9]~input , data_readRegA[9]~input, processor, 1
instance = comp, \q_imem[9]~input , q_imem[9]~input, processor, 1
instance = comp, \data_readRegB[9]~input , data_readRegB[9]~input, processor, 1
instance = comp, \reg_outB[9]~9 , reg_outB[9]~9, processor, 1
instance = comp, \alu_dtapath|Add0~18 , alu_dtapath|Add0~18, processor, 1
instance = comp, \data_readRegA[10]~input , data_readRegA[10]~input, processor, 1
instance = comp, \q_imem[10]~input , q_imem[10]~input, processor, 1
instance = comp, \data_readRegB[10]~input , data_readRegB[10]~input, processor, 1
instance = comp, \reg_outB[10]~10 , reg_outB[10]~10, processor, 1
instance = comp, \alu_dtapath|Add0~20 , alu_dtapath|Add0~20, processor, 1
instance = comp, \data_readRegA[11]~input , data_readRegA[11]~input, processor, 1
instance = comp, \q_imem[11]~input , q_imem[11]~input, processor, 1
instance = comp, \data_readRegB[11]~input , data_readRegB[11]~input, processor, 1
instance = comp, \reg_outB[11]~11 , reg_outB[11]~11, processor, 1
instance = comp, \alu_dtapath|Add0~22 , alu_dtapath|Add0~22, processor, 1
instance = comp, \data_readRegB[12]~input , data_readRegB[12]~input, processor, 1
instance = comp, \data_readRegB[13]~input , data_readRegB[13]~input, processor, 1
instance = comp, \data_readRegB[14]~input , data_readRegB[14]~input, processor, 1
instance = comp, \data_readRegB[15]~input , data_readRegB[15]~input, processor, 1
instance = comp, \data_readRegB[16]~input , data_readRegB[16]~input, processor, 1
instance = comp, \data_readRegB[17]~input , data_readRegB[17]~input, processor, 1
instance = comp, \data_readRegB[18]~input , data_readRegB[18]~input, processor, 1
instance = comp, \data_readRegB[19]~input , data_readRegB[19]~input, processor, 1
instance = comp, \data_readRegB[20]~input , data_readRegB[20]~input, processor, 1
instance = comp, \data_readRegB[21]~input , data_readRegB[21]~input, processor, 1
instance = comp, \data_readRegB[22]~input , data_readRegB[22]~input, processor, 1
instance = comp, \data_readRegB[23]~input , data_readRegB[23]~input, processor, 1
instance = comp, \data_readRegB[24]~input , data_readRegB[24]~input, processor, 1
instance = comp, \data_readRegB[25]~input , data_readRegB[25]~input, processor, 1
instance = comp, \data_readRegB[26]~input , data_readRegB[26]~input, processor, 1
instance = comp, \data_readRegB[27]~input , data_readRegB[27]~input, processor, 1
instance = comp, \data_readRegB[28]~input , data_readRegB[28]~input, processor, 1
instance = comp, \data_readRegB[29]~input , data_readRegB[29]~input, processor, 1
instance = comp, \data_readRegB[30]~input , data_readRegB[30]~input, processor, 1
instance = comp, \data_readRegB[31]~input , data_readRegB[31]~input, processor, 1
instance = comp, \comb_48|comb_3|sw~0 , comb_48|comb_3|sw~0, processor, 1
instance = comp, \comb_48|comb_3|sw~1 , comb_48|comb_3|sw~1, processor, 1
instance = comp, \comb_48|Rwe~0 , comb_48|Rwe~0, processor, 1
instance = comp, \comb_48|Rwe~1 , comb_48|Rwe~1, processor, 1
instance = comp, \q_imem[22]~input , q_imem[22]~input, processor, 1
instance = comp, \q_imem[23]~input , q_imem[23]~input, processor, 1
instance = comp, \q_imem[24]~input , q_imem[24]~input, processor, 1
instance = comp, \q_imem[25]~input , q_imem[25]~input, processor, 1
instance = comp, \q_imem[26]~input , q_imem[26]~input, processor, 1
instance = comp, \q_imem[17]~input , q_imem[17]~input, processor, 1
instance = comp, \q_imem[18]~input , q_imem[18]~input, processor, 1
instance = comp, \q_imem[19]~input , q_imem[19]~input, processor, 1
instance = comp, \q_imem[20]~input , q_imem[20]~input, processor, 1
instance = comp, \q_imem[21]~input , q_imem[21]~input, processor, 1
instance = comp, \data_readRegA[12]~input , data_readRegA[12]~input, processor, 1
instance = comp, \q_imem[12]~input , q_imem[12]~input, processor, 1
instance = comp, \reg_outB[12]~12 , reg_outB[12]~12, processor, 1
instance = comp, \alu_dtapath|Add0~24 , alu_dtapath|Add0~24, processor, 1
instance = comp, \q_imem[13]~input , q_imem[13]~input, processor, 1
instance = comp, \reg_outB[13]~13 , reg_outB[13]~13, processor, 1
instance = comp, \data_readRegA[13]~input , data_readRegA[13]~input, processor, 1
instance = comp, \alu_dtapath|Add0~26 , alu_dtapath|Add0~26, processor, 1
instance = comp, \data_readRegA[14]~input , data_readRegA[14]~input, processor, 1
instance = comp, \q_imem[14]~input , q_imem[14]~input, processor, 1
instance = comp, \reg_outB[14]~14 , reg_outB[14]~14, processor, 1
instance = comp, \alu_dtapath|Add0~28 , alu_dtapath|Add0~28, processor, 1
instance = comp, \data_readRegA[15]~input , data_readRegA[15]~input, processor, 1
instance = comp, \q_imem[15]~input , q_imem[15]~input, processor, 1
instance = comp, \reg_outB[15]~15 , reg_outB[15]~15, processor, 1
instance = comp, \alu_dtapath|Add0~30 , alu_dtapath|Add0~30, processor, 1
instance = comp, \q_imem[16]~input , q_imem[16]~input, processor, 1
instance = comp, \reg_outB[16]~16 , reg_outB[16]~16, processor, 1
instance = comp, \data_readRegA[16]~input , data_readRegA[16]~input, processor, 1
instance = comp, \alu_dtapath|Add0~32 , alu_dtapath|Add0~32, processor, 1
instance = comp, \data_readRegA[17]~input , data_readRegA[17]~input, processor, 1
instance = comp, \reg_outB[17]~17 , reg_outB[17]~17, processor, 1
instance = comp, \alu_dtapath|Add0~34 , alu_dtapath|Add0~34, processor, 1
instance = comp, \reg_outB[18]~18 , reg_outB[18]~18, processor, 1
instance = comp, \data_readRegA[18]~input , data_readRegA[18]~input, processor, 1
instance = comp, \alu_dtapath|Add0~36 , alu_dtapath|Add0~36, processor, 1
instance = comp, \reg_outB[19]~19 , reg_outB[19]~19, processor, 1
instance = comp, \data_readRegA[19]~input , data_readRegA[19]~input, processor, 1
instance = comp, \alu_dtapath|Add0~38 , alu_dtapath|Add0~38, processor, 1
instance = comp, \data_readRegA[20]~input , data_readRegA[20]~input, processor, 1
instance = comp, \reg_outB[20]~20 , reg_outB[20]~20, processor, 1
instance = comp, \alu_dtapath|Add0~40 , alu_dtapath|Add0~40, processor, 1
instance = comp, \reg_outB[21]~21 , reg_outB[21]~21, processor, 1
instance = comp, \data_readRegA[21]~input , data_readRegA[21]~input, processor, 1
instance = comp, \alu_dtapath|Add0~42 , alu_dtapath|Add0~42, processor, 1
instance = comp, \data_readRegA[22]~input , data_readRegA[22]~input, processor, 1
instance = comp, \reg_outB[22]~22 , reg_outB[22]~22, processor, 1
instance = comp, \alu_dtapath|Add0~44 , alu_dtapath|Add0~44, processor, 1
instance = comp, \data_readRegA[23]~input , data_readRegA[23]~input, processor, 1
instance = comp, \reg_outB[23]~23 , reg_outB[23]~23, processor, 1
instance = comp, \alu_dtapath|Add0~46 , alu_dtapath|Add0~46, processor, 1
instance = comp, \reg_outB[24]~24 , reg_outB[24]~24, processor, 1
instance = comp, \data_readRegA[24]~input , data_readRegA[24]~input, processor, 1
instance = comp, \alu_dtapath|Add0~48 , alu_dtapath|Add0~48, processor, 1
instance = comp, \data_readRegA[25]~input , data_readRegA[25]~input, processor, 1
instance = comp, \reg_outB[25]~25 , reg_outB[25]~25, processor, 1
instance = comp, \alu_dtapath|Add0~50 , alu_dtapath|Add0~50, processor, 1
instance = comp, \data_readRegA[26]~input , data_readRegA[26]~input, processor, 1
instance = comp, \reg_outB[26]~26 , reg_outB[26]~26, processor, 1
instance = comp, \alu_dtapath|Add0~52 , alu_dtapath|Add0~52, processor, 1
instance = comp, \reg_outB[27]~27 , reg_outB[27]~27, processor, 1
instance = comp, \data_readRegA[27]~input , data_readRegA[27]~input, processor, 1
instance = comp, \alu_dtapath|Add0~54 , alu_dtapath|Add0~54, processor, 1
instance = comp, \data_readRegA[28]~input , data_readRegA[28]~input, processor, 1
instance = comp, \reg_outB[28]~28 , reg_outB[28]~28, processor, 1
instance = comp, \alu_dtapath|Add0~56 , alu_dtapath|Add0~56, processor, 1
instance = comp, \data_readRegA[29]~input , data_readRegA[29]~input, processor, 1
instance = comp, \reg_outB[29]~29 , reg_outB[29]~29, processor, 1
instance = comp, \alu_dtapath|Add0~58 , alu_dtapath|Add0~58, processor, 1
instance = comp, \data_readRegA[30]~input , data_readRegA[30]~input, processor, 1
instance = comp, \reg_outB[30]~30 , reg_outB[30]~30, processor, 1
instance = comp, \alu_dtapath|Add0~60 , alu_dtapath|Add0~60, processor, 1
instance = comp, \data_readRegA[31]~input , data_readRegA[31]~input, processor, 1
instance = comp, \reg_outB[31]~31 , reg_outB[31]~31, processor, 1
instance = comp, \alu_dtapath|Add0~62 , alu_dtapath|Add0~62, processor, 1
instance = comp, \q_dmem[0]~input , q_dmem[0]~input, processor, 1
instance = comp, \q_dmem[1]~input , q_dmem[1]~input, processor, 1
instance = comp, \q_dmem[2]~input , q_dmem[2]~input, processor, 1
instance = comp, \q_dmem[3]~input , q_dmem[3]~input, processor, 1
instance = comp, \q_dmem[4]~input , q_dmem[4]~input, processor, 1
instance = comp, \q_dmem[5]~input , q_dmem[5]~input, processor, 1
instance = comp, \q_dmem[6]~input , q_dmem[6]~input, processor, 1
instance = comp, \q_dmem[7]~input , q_dmem[7]~input, processor, 1
instance = comp, \q_dmem[8]~input , q_dmem[8]~input, processor, 1
instance = comp, \q_dmem[9]~input , q_dmem[9]~input, processor, 1
instance = comp, \q_dmem[10]~input , q_dmem[10]~input, processor, 1
instance = comp, \q_dmem[11]~input , q_dmem[11]~input, processor, 1
instance = comp, \q_dmem[12]~input , q_dmem[12]~input, processor, 1
instance = comp, \q_dmem[13]~input , q_dmem[13]~input, processor, 1
instance = comp, \q_dmem[14]~input , q_dmem[14]~input, processor, 1
instance = comp, \q_dmem[15]~input , q_dmem[15]~input, processor, 1
instance = comp, \q_dmem[16]~input , q_dmem[16]~input, processor, 1
instance = comp, \q_dmem[17]~input , q_dmem[17]~input, processor, 1
instance = comp, \q_dmem[18]~input , q_dmem[18]~input, processor, 1
instance = comp, \q_dmem[19]~input , q_dmem[19]~input, processor, 1
instance = comp, \q_dmem[20]~input , q_dmem[20]~input, processor, 1
instance = comp, \q_dmem[21]~input , q_dmem[21]~input, processor, 1
instance = comp, \q_dmem[22]~input , q_dmem[22]~input, processor, 1
instance = comp, \q_dmem[23]~input , q_dmem[23]~input, processor, 1
instance = comp, \q_dmem[24]~input , q_dmem[24]~input, processor, 1
instance = comp, \q_dmem[25]~input , q_dmem[25]~input, processor, 1
instance = comp, \q_dmem[26]~input , q_dmem[26]~input, processor, 1
instance = comp, \q_dmem[27]~input , q_dmem[27]~input, processor, 1
instance = comp, \q_dmem[28]~input , q_dmem[28]~input, processor, 1
instance = comp, \q_dmem[29]~input , q_dmem[29]~input, processor, 1
instance = comp, \q_dmem[30]~input , q_dmem[30]~input, processor, 1
instance = comp, \q_dmem[31]~input , q_dmem[31]~input, processor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
