@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"c:\users\cturj\desktop\thor cpu\pipe_reg_mem_wb.v":11:4:11:9|Removing sequential instance u_r34.out_mem[7:0] (in view: work.pipelined_cpu(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cturj\desktop\thor cpu\pipe_reg_ex_mem.v":11:4:11:9|Removing sequential instance u_r23.out_alu[7:0] (in view: work.pipelined_cpu(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cturj\desktop\thor cpu\reg_file.v":21:2:21:7|Removing sequential instance u_rf.rf[7:0] (in view: work.pipelined_cpu(verilog)) of type view:PrimLib.ram2(prim) because it does not drive other instances.
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file
@N: MO106 :"c:\users\cturj\desktop\thor cpu\sevenseg_hex.v":7:4:7:7|Found ROM .delname. (in view: work.simpleprocessor_top(verilog)) with 16 words by 7 bits.
@N: MO106 :"c:\users\cturj\desktop\thor cpu\sevenseg_hex.v":7:4:7:7|Found ROM .delname. (in view: work.simpleprocessor_top(verilog)) with 16 words by 7 bits.
@N: MO231 :"c:\users\cturj\desktop\thor cpu\if_stage.v":9:4:9:9|Found counter in view:work.simpleprocessor_top(verilog) instance cpu_inst.u_if.pc[7:0] 
@N: FX1016 :"c:\users\cturj\desktop\thor cpu\top.v":4:23:4:27|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net ds_reset.o_Switch_0_sqmuxa_i.
@N: MT611 :|Automatically generated clock simpleprocessor_top|clk_div_derived_clock[24] is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Cturj\Desktop\thor cpu\pipelined_processor\pipelined_processor_Implmnt\pipelined_processor.edf
@N: MT615 |Found clock i_Clk with period 40.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
