{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09964,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09991,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000363924,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000292783,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000180195,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000292783,
	"finish__design__instance__count__class:buffer": 46,
	"finish__design__instance__area__class:buffer": 36.708,
	"finish__design__instance__count__class:timing_repair_buffer": 46,
	"finish__design__instance__area__class:timing_repair_buffer": 36.708,
	"finish__design__instance__count": 92,
	"finish__design__instance__area": 73.416,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.550574,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.949767,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.947622,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 2.06294e-05,
	"finish__power__switching__total": 8.34598e-06,
	"finish__power__leakage__total": 1.97232e-06,
	"finish__power__total": 3.09477e-05,
	"finish__design__io": 94,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 1168.27,
	"finish__design__instance__count": 140,
	"finish__design__instance__area": 86.184,
	"finish__design__instance__count__stdcell": 140,
	"finish__design__instance__area__stdcell": 86.184,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0737705,
	"finish__design__instance__utilization__stdcell": 0.0737705,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4392,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4392,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}