Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 21 11:52:51 2020
| Host         : TIC19-BOEGLIL running 64-bit major release  (build 9200)
| Command      : report_methodology -file nanoControleur_methodology_drc_routed.rpt -pb nanoControleur_methodology_drc_routed.pb -rpx nanoControleur_methodology_drc_routed.rpx
| Design       : nanoControleur
| Device       : xc7a35tfgg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 37         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on port_a_i[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on port_a_i[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on port_a_i[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on port_a_i[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on port_a_i[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on port_a_i[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on port_a_i[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on port_a_i[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on port_b_i[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on port_b_i[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on port_b_i[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on port_b_i[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on port_b_i[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on port_b_i[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on port_b_i[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on port_b_i[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on poussoir_i[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on poussoir_i[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on poussoir_i[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on poussoir_i[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on reset_n_i relative to clock(s) clk_i
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on port_a_o[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on port_a_o[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on port_a_o[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on port_a_o[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on port_a_o[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on port_a_o[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on port_a_o[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on port_a_o[7] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on port_b_o[0] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on port_b_o[1] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on port_b_o[2] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on port_b_o[3] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on port_b_o[4] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on port_b_o[5] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on port_b_o[6] relative to clock(s) clk_i
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on port_b_o[7] relative to clock(s) clk_i
Related violations: <none>


