\doxysection{Referencia de la estructura DMA2\+D\+\_\+\+Type\+Def}
\hypertarget{structDMA2D__TypeDef}{}\label{structDMA2D__TypeDef}\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}}


DMA2D Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a17e8aa3d2c6464eba518c8ccf28c173d}{FGMAR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_af3d84e911bbb2bf8cfa6d5e1dfe01afe}{FGOR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a2ab8fa08f05f63b322b38013283e6fa0}{BGMAR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a29e2e00c79be42d49f6f189c207cc664}{BGOR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_add402fd3aa4845802f08f8df79a5a72a}{FGPFCCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a3b7bcbbdcd4f728861babc3300a26f61}{FGCOLR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a2ad24a3135aa498ba6691f6a114a9826}{BGPFCCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a1b655471716402cff4ef1d584da01ea6}{BGCOLR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a27ad59cf99d0d0904958175238c40d8d}{FGCMAR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a8108e797e9421f12d2fa5b7bca1d8a12}{BGCMAR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a79db32535165c766c9de2374a27ed059}{OPFCCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a5ec0a83694c97af7786583ef37fb795c}{OCOLR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_ab6be353d6107a8bb0641a438ac0eb93d}{OMAR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_afe934616b06edb746effd439206836a5}{OOR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a1eef24a1df459c6e5dd17d516013c5fb}{NLR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a2fc2e30027d62fbf2ad32f911fbadeca}{LWR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a9f16d1904f085dbd51466994f01bd9e2}{AMTCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_aba866c9137d0c578b9344d88cfbe17f2}{RESERVED}} \mbox{[}236\mbox{]}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_a7ed3c45a71b6382890860bcd8f313d51}{FGCLUT}} \mbox{[}256\mbox{]}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA2D__TypeDef_ac6cd6efd0eadd0504f15f963e54cf8f5}{BGCLUT}} \mbox{[}256\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
DMA2D Controller. 

\doxysubsection{Documentación de campos}
\Hypertarget{structDMA2D__TypeDef_a9f16d1904f085dbd51466994f01bd9e2}\label{structDMA2D__TypeDef_a9f16d1904f085dbd51466994f01bd9e2} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!AMTCR@{AMTCR}}
\index{AMTCR@{AMTCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AMTCR}{AMTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AMTCR}

DMA2D AHB Master Timer Configuration Register, Address offset\+: 0x4C \Hypertarget{structDMA2D__TypeDef_ac6cd6efd0eadd0504f15f963e54cf8f5}\label{structDMA2D__TypeDef_ac6cd6efd0eadd0504f15f963e54cf8f5} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGCLUT@{BGCLUT}}
\index{BGCLUT@{BGCLUT}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGCLUT}{BGCLUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BGCLUT\mbox{[}256\mbox{]}}

DMA2D Background CLUT, Address offset\+:800-\/BFF \Hypertarget{structDMA2D__TypeDef_a8108e797e9421f12d2fa5b7bca1d8a12}\label{structDMA2D__TypeDef_a8108e797e9421f12d2fa5b7bca1d8a12} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGCMAR@{BGCMAR}}
\index{BGCMAR@{BGCMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGCMAR}{BGCMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BGCMAR}

DMA2D Background CLUT Memory Address Register, Address offset\+: 0x30 \Hypertarget{structDMA2D__TypeDef_a1b655471716402cff4ef1d584da01ea6}\label{structDMA2D__TypeDef_a1b655471716402cff4ef1d584da01ea6} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGCOLR@{BGCOLR}}
\index{BGCOLR@{BGCOLR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGCOLR}{BGCOLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BGCOLR}

DMA2D Background Color Register, Address offset\+: 0x28 \Hypertarget{structDMA2D__TypeDef_a2ab8fa08f05f63b322b38013283e6fa0}\label{structDMA2D__TypeDef_a2ab8fa08f05f63b322b38013283e6fa0} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGMAR@{BGMAR}}
\index{BGMAR@{BGMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGMAR}{BGMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BGMAR}

DMA2D Background Memory Address Register, Address offset\+: 0x14 \Hypertarget{structDMA2D__TypeDef_a29e2e00c79be42d49f6f189c207cc664}\label{structDMA2D__TypeDef_a29e2e00c79be42d49f6f189c207cc664} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGOR@{BGOR}}
\index{BGOR@{BGOR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGOR}{BGOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BGOR}

DMA2D Background Offset Register, Address offset\+: 0x18 \Hypertarget{structDMA2D__TypeDef_a2ad24a3135aa498ba6691f6a114a9826}\label{structDMA2D__TypeDef_a2ad24a3135aa498ba6691f6a114a9826} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGPFCCR@{BGPFCCR}}
\index{BGPFCCR@{BGPFCCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGPFCCR}{BGPFCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BGPFCCR}

DMA2D Background PFC Control Register, Address offset\+: 0x24 \Hypertarget{structDMA2D__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structDMA2D__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

DMA2D Control Register, Address offset\+: 0x00 \Hypertarget{structDMA2D__TypeDef_a7ed3c45a71b6382890860bcd8f313d51}\label{structDMA2D__TypeDef_a7ed3c45a71b6382890860bcd8f313d51} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGCLUT@{FGCLUT}}
\index{FGCLUT@{FGCLUT}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGCLUT}{FGCLUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FGCLUT\mbox{[}256\mbox{]}}

DMA2D Foreground CLUT, Address offset\+:400-\/7FF \Hypertarget{structDMA2D__TypeDef_a27ad59cf99d0d0904958175238c40d8d}\label{structDMA2D__TypeDef_a27ad59cf99d0d0904958175238c40d8d} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGCMAR@{FGCMAR}}
\index{FGCMAR@{FGCMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGCMAR}{FGCMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FGCMAR}

DMA2D Foreground CLUT Memory Address Register, Address offset\+: 0x2C \Hypertarget{structDMA2D__TypeDef_a3b7bcbbdcd4f728861babc3300a26f61}\label{structDMA2D__TypeDef_a3b7bcbbdcd4f728861babc3300a26f61} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGCOLR@{FGCOLR}}
\index{FGCOLR@{FGCOLR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGCOLR}{FGCOLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FGCOLR}

DMA2D Foreground Color Register, Address offset\+: 0x20 \Hypertarget{structDMA2D__TypeDef_a17e8aa3d2c6464eba518c8ccf28c173d}\label{structDMA2D__TypeDef_a17e8aa3d2c6464eba518c8ccf28c173d} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGMAR@{FGMAR}}
\index{FGMAR@{FGMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGMAR}{FGMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FGMAR}

DMA2D Foreground Memory Address Register, Address offset\+: 0x0C \Hypertarget{structDMA2D__TypeDef_af3d84e911bbb2bf8cfa6d5e1dfe01afe}\label{structDMA2D__TypeDef_af3d84e911bbb2bf8cfa6d5e1dfe01afe} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGOR@{FGOR}}
\index{FGOR@{FGOR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGOR}{FGOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FGOR}

DMA2D Foreground Offset Register, Address offset\+: 0x10 \Hypertarget{structDMA2D__TypeDef_add402fd3aa4845802f08f8df79a5a72a}\label{structDMA2D__TypeDef_add402fd3aa4845802f08f8df79a5a72a} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGPFCCR@{FGPFCCR}}
\index{FGPFCCR@{FGPFCCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGPFCCR}{FGPFCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FGPFCCR}

DMA2D Foreground PFC Control Register, Address offset\+: 0x1C \Hypertarget{structDMA2D__TypeDef_ac6f9d540fd6a21c0fbc7bfbbee9a8504}\label{structDMA2D__TypeDef_ac6f9d540fd6a21c0fbc7bfbbee9a8504} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IFCR}

DMA2D Interrupt Flag Clear Register, Address offset\+: 0x08 \Hypertarget{structDMA2D__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}\label{structDMA2D__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

DMA2D Interrupt Status Register, Address offset\+: 0x04 \Hypertarget{structDMA2D__TypeDef_a2fc2e30027d62fbf2ad32f911fbadeca}\label{structDMA2D__TypeDef_a2fc2e30027d62fbf2ad32f911fbadeca} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!LWR@{LWR}}
\index{LWR@{LWR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LWR}{LWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LWR}

DMA2D Line Watermark Register, Address offset\+: 0x48 \Hypertarget{structDMA2D__TypeDef_a1eef24a1df459c6e5dd17d516013c5fb}\label{structDMA2D__TypeDef_a1eef24a1df459c6e5dd17d516013c5fb} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!NLR@{NLR}}
\index{NLR@{NLR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NLR}{NLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NLR}

DMA2D Number of Line Register, Address offset\+: 0x44 \Hypertarget{structDMA2D__TypeDef_a5ec0a83694c97af7786583ef37fb795c}\label{structDMA2D__TypeDef_a5ec0a83694c97af7786583ef37fb795c} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!OCOLR@{OCOLR}}
\index{OCOLR@{OCOLR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OCOLR}{OCOLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OCOLR}

DMA2D Output Color Register, Address offset\+: 0x38 \Hypertarget{structDMA2D__TypeDef_ab6be353d6107a8bb0641a438ac0eb93d}\label{structDMA2D__TypeDef_ab6be353d6107a8bb0641a438ac0eb93d} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!OMAR@{OMAR}}
\index{OMAR@{OMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OMAR}{OMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OMAR}

DMA2D Output Memory Address Register, Address offset\+: 0x3C \Hypertarget{structDMA2D__TypeDef_afe934616b06edb746effd439206836a5}\label{structDMA2D__TypeDef_afe934616b06edb746effd439206836a5} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!OOR@{OOR}}
\index{OOR@{OOR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OOR}{OOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OOR}

DMA2D Output Offset Register, Address offset\+: 0x40 \Hypertarget{structDMA2D__TypeDef_a79db32535165c766c9de2374a27ed059}\label{structDMA2D__TypeDef_a79db32535165c766c9de2374a27ed059} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!OPFCCR@{OPFCCR}}
\index{OPFCCR@{OPFCCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPFCCR}{OPFCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPFCCR}

DMA2D Output PFC Control Register, Address offset\+: 0x34 \Hypertarget{structDMA2D__TypeDef_aba866c9137d0c578b9344d88cfbe17f2}\label{structDMA2D__TypeDef_aba866c9137d0c578b9344d88cfbe17f2} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED\mbox{[}236\mbox{]}}

Reserved, 0x50-\/0x3\+FF 

La documentación de esta estructura está generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
