# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 23:43:52  October 19, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Multiplier_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY Block_Schematic
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:43:52  OCTOBER 19, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_location_assignment A -to PIN_AE14
set_location_assignment B -to PIN_P25
set_location_assignment C -to PIN_N26
set_location_assignment D -to PIN_N25
set_location_assignment F0 -to PIN_AE23
set_location_assignment F1 -to PIN_AF23
set_location_assignment F2 -to PIN_AB21
set_location_assignment F3 -to PIN_AC22
set_location_assignment PIN_AE14 -to A
set_location_assignment PIN_P25 -to B
set_location_assignment PIN_N26 -to C
set_location_assignment PIN_N25 -to D
set_location_assignment PIN_AC22 -to F0
set_location_assignment PIN_AB21 -to F1
set_location_assignment PIN_AF23 -to F2
set_location_assignment PIN_AE23 -to F3
set_location_assignment PIN_AE23 -to output[3]
set_location_assignment PIN_AF23 -to output[2]
set_location_assignment PIN_AB21 -to output[1]
set_location_assignment PIN_AC22 -to output[0]
set_location_assignment PIN_AE14 -to a3
set_location_assignment PIN_P25 -to a2
set_location_assignment PIN_N26 -to a1
set_location_assignment PIN_N25 -to a0
set_location_assignment PIN_AF14 -to b0
set_location_assignment PIN_AD13 -to b1
set_location_assignment PIN_AC13 -to b2
set_location_assignment PIN_C13 -to b3
set_location_assignment PIN_AE23 -to P0
set_location_assignment PIN_AF23 -to P1
set_location_assignment PIN_AB21 -to P2
set_location_assignment PIN_AC22 -to P3
set_location_assignment PIN_AD22 -to P4
set_location_assignment PIN_AD23 -to P5
set_location_assignment PIN_AD21 -to P6
set_location_assignment PIN_AC21 -to P7
set_location_assignment PIN_R2 -to in_a0
set_location_assignment PIN_P4 -to in_a1
set_location_assignment PIN_P3 -to in_a2
set_location_assignment PIN_M2 -to in_a3
set_location_assignment PIN_M3 -to in_a4
set_location_assignment PIN_M5 -to in_a5
set_location_assignment PIN_M4 -to in_a6
set_location_assignment PIN_U9 -to in_b0
set_location_assignment PIN_U1 -to in_b1
set_location_assignment PIN_U2 -to in_b2
set_location_assignment PIN_T4 -to in_b3
set_location_assignment PIN_R7 -to in_b4
set_location_assignment PIN_R6 -to in_b5
set_location_assignment PIN_T3 -to in_b6
set_location_assignment PIN_AF10 -to "out_1(0)"
set_location_assignment PIN_AB12 -to "out_1(1)"
set_location_assignment PIN_AC12 -to "out_1(2)"
set_location_assignment PIN_AD11 -to "out_1(3)"
set_location_assignment PIN_AE11 -to "out_1(4)"
set_location_assignment PIN_V14 -to "out_1(5)"
set_location_assignment PIN_V13 -to "out_1(6)"
set_location_assignment PIN_V20 -to "out_2(0)"
set_location_assignment PIN_V21 -to "out_2(1)"
set_location_assignment PIN_W21 -to "out_2(2)"
set_location_assignment PIN_Y22 -to "out_2(3)"
set_location_assignment PIN_AA24 -to "out_2(4)"
set_location_assignment PIN_AA23 -to "out_2(5)"
set_location_assignment PIN_AB24 -to "out_2(6)"
set_location_assignment PIN_AF10 -to out_1[0]
set_location_assignment PIN_AB12 -to out_1[1]
set_location_assignment PIN_AC12 -to out_1[2]
set_location_assignment PIN_AD11 -to out_1[3]
set_location_assignment PIN_AE11 -to out_1[4]
set_location_assignment PIN_V14 -to out_1[5]
set_location_assignment PIN_V13 -to out_1[6]
set_location_assignment PIN_V20 -to out_2[0]
set_location_assignment PIN_V21 -to out_2[1]
set_location_assignment PIN_W21 -to out_2[2]
set_location_assignment PIN_Y22 -to out_2[3]
set_location_assignment PIN_AA24 -to out_2[4]
set_location_assignment PIN_AA23 -to out_2[5]
set_location_assignment PIN_AB24 -to out_2[6]
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE TreeAdder_Waveform.vwf
set_global_assignment -name VHDL_FILE Seg_Display_Two.vhd
set_global_assignment -name VHDL_FILE Seg_Display_Decoder.vhd
set_global_assignment -name VHDL_FILE Csc21100_4bit_add_sub.vhd
set_global_assignment -name VHDL_FILE Multiplier.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE Multiplier_Waveform.vwf
set_global_assignment -name BDF_FILE Block_Schematic.bdf
set_global_assignment -name TEXT_FILE Text1.txt
set_global_assignment -name BDF_FILE Block2.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE MultiplierWaveform2.vwf
set_global_assignment -name VHDL_FILE FullAdder.vhd
set_global_assignment -name TEXT_FILE Text2.txt
set_global_assignment -name VHDL_FILE Display.vhd
set_global_assignment -name BDF_FILE Block1.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE TreeAdder_Waveform.vwf
set_global_assignment -name VHDL_FILE busWire.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top