0.6
2019.1
May 24 2019
15:06:07
C:/Users/19722/Desktop/project_6/project_6.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sim_1/imports/Desktop/test3.v,1678230230,verilog,,,,check_the_rgb_signals;check_the_sync_signals;testSyncs,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/imports/Desktop/labVGA_clks.v,1678150187,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/shipStateMachine.v,,CB4CE_MXILINX_clkcntrl4;FTCE_MXILINX_clkcntrl4;clk_wiz_0;clkcntrl4;labVGA_clks,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/LSFR.v,1678158766,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/Ring_Counter.v,,LSFR,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/Ring_Counter.v,1678158805,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/Selector.v,,Ring_Counter,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/Selector.v,1678158804,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/State_Machine.v,,Selector,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/State_Machine.v,1679001259,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/Target.v,,SMachine_Logic;State_Machine,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/Target.v,1678501563,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TimeCounter.v,,Target,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TimeCounter.v,1678680139,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v,,Time_Counter,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v,1679116588,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/countU16DL.v,,TopLevel,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/countU16DL.v,1678999217,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/countUD4L.v,,countU16DL,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/countUD4L.v,1678500591,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/edgeDetector.v,,countUD4L,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/edgeDetector.v,1679115484,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/hex7seg.v,,edgeDetector,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/hex7seg.v,1678158803,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/imports/Desktop/labVGA_clks.v,,hex7seg,,,,,,,,
C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/shipStateMachine.v,1678962710,verilog,,C:/Users/19722/Desktop/project_6/project_6.srcs/sim_1/imports/Desktop/test3.v,,shipSMachine_Logic;shipState_Machine,,,,,,,,
