{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.2,
          "height": 6.0,
          "width": 2.0
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": true,
          "min_clearance": 0.09999999999999999
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "warning",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.254,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.7999999999999999,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_on_pad_in_zone": false,
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.2,
        0.25,
        0.3,
        0.3576,
        0.5,
        0.65,
        1.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        },
        {
          "diameter": 1.0,
          "drill": 0.5
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "panel_2_2.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "JLC",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6,
        "nets": [
          "Board_0-QSPI_SCK",
          "Board_0-unconnected-(U1-GPIO3-Pad5)",
          "Board_0-BOOT",
          "Board_0-QSPI_CS",
          "Board_0-Net-(X1-OSC1)",
          "Board_0-+1V1",
          "Board_0-NS_RST",
          "Board_0-NS_SCL",
          "Board_0-QSPI_SD1",
          "Board_0-RST",
          "Board_0-unconnected-(U1-GPIO5-Pad7)",
          "Board_0-unconnected-(U1-GPIO21-Pad32)",
          "Board_0-BOARD_DET",
          "Board_0-QSPI_SD3",
          "Board_0-Net-(U1-GPIO28_ADC2)",
          "Board_0-QSPI_SD0",
          "Board_0-NS_CPU",
          "Board_0-Net-(U1-GPIO29_ADC3)",
          "Board_0-unconnected-(U1-GPIO10-Pad13)",
          "Board_0-DBG_DAT",
          "Board_0-LED_DATA",
          "Board_0-unconnected-(U1-GPIO1-Pad3)",
          "Board_0-unconnected-(U1-GPIO19-Pad30)",
          "Board_0-Net-(JP1-B)",
          "Board_0-NS_SDA",
          "Board_0-unconnected-(U1-GPIO17-Pad28)",
          "Board_0-unconnected-(U1-GPIO20-Pad31)",
          "Board_0-DBG_CLK",
          "Board_0-D-",
          "Board_0-GND",
          "Board_0-Net-(U1-GPIO27_ADC1)",
          "Board_0-XIN",
          "Board_0-NS_CMD",
          "Board_0-unconnected-(U1-GPIO9-Pad12)",
          "Board_0-unconnected-(U1-GPIO22-Pad34)",
          "Board_0-D+",
          "Board_0-unconnected-(U1-GPIO24-Pad36)",
          "Board_0-unconnected-(U1-GPIO7-Pad9)",
          "Board_0-unconnected-(U1-GPIO23-Pad35)",
          "Board_0-XOUT",
          "Board_0-NS_D0",
          "Board_0-NS_CLK",
          "Board_0-unconnected-(U1-GPIO14-Pad17)",
          "Board_0-unconnected-(U5-DOUT-Pad1)",
          "Board_0-unconnected-(U1-GPIO0-Pad2)",
          "Board_0-unconnected-(U1-GPIO4-Pad6)",
          "Board_0-unconnected-(U1-GPIO6-Pad8)",
          "Board_0-unconnected-(U1-GPIO8-Pad11)",
          "Board_0-QSPI_SD2",
          "Board_0-unconnected-(U1-GPIO2-Pad4)",
          "Board_0-+3V3",
          "Board_0-unconnected-(U1-GPIO18-Pad29)",
          "Board_0-unconnected-(U1-GPIO11-Pad14)"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-JLC",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6,
        "nets": [
          "Board_1-unconnected-(U1-GPIO2-Pad4)",
          "Board_1-LED_DATA",
          "Board_1-DBG_CLK",
          "Board_1-QSPI_SD2",
          "Board_1-unconnected-(U1-GPIO7-Pad9)",
          "Board_1-Net-(U1-GPIO28_ADC2)",
          "Board_1-unconnected-(U1-GPIO0-Pad2)",
          "Board_1-NS_SCL",
          "Board_1-NS_RST",
          "Board_1-NS_CPU",
          "Board_1-Net-(X1-OSC1)",
          "Board_1-QSPI_SCK",
          "Board_1-QSPI_SD1",
          "Board_1-unconnected-(U1-GPIO18-Pad29)",
          "Board_1-QSPI_SD0",
          "Board_1-unconnected-(U1-GPIO21-Pad32)",
          "Board_1-unconnected-(U1-GPIO3-Pad5)",
          "Board_1-unconnected-(U1-GPIO6-Pad8)",
          "Board_1-unconnected-(U1-GPIO24-Pad36)",
          "Board_1-+1V1",
          "Board_1-NS_SDA",
          "Board_1-unconnected-(U1-GPIO1-Pad3)",
          "Board_1-QSPI_SD3",
          "Board_1-unconnected-(U1-GPIO11-Pad14)",
          "Board_1-NS_CMD",
          "Board_1-unconnected-(U1-GPIO4-Pad6)",
          "Board_1-BOARD_DET",
          "Board_1-QSPI_CS",
          "Board_1-unconnected-(U1-GPIO14-Pad17)",
          "Board_1-unconnected-(U1-GPIO10-Pad13)",
          "Board_1-+3V3",
          "Board_1-unconnected-(U1-GPIO8-Pad11)",
          "Board_1-unconnected-(U1-GPIO20-Pad31)",
          "Board_1-NS_CLK",
          "Board_1-unconnected-(U1-GPIO9-Pad12)",
          "Board_1-unconnected-(U1-GPIO5-Pad7)",
          "Board_1-BOOT",
          "Board_1-XOUT",
          "Board_1-NS_D0",
          "Board_1-unconnected-(U1-GPIO22-Pad34)",
          "Board_1-unconnected-(U5-DOUT-Pad1)",
          "Board_1-unconnected-(U1-GPIO19-Pad30)",
          "Board_1-D-",
          "Board_1-Net-(JP1-B)",
          "Board_1-DBG_DAT",
          "Board_1-D+",
          "Board_1-GND",
          "Board_1-Net-(U1-GPIO29_ADC3)",
          "Board_1-unconnected-(U1-GPIO23-Pad35)",
          "Board_1-Net-(U1-GPIO27_ADC1)",
          "Board_1-RST",
          "Board_1-unconnected-(U1-GPIO17-Pad28)",
          "Board_1-XIN"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-JLC",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6,
        "nets": [
          "Board_2-unconnected-(U1-GPIO22-Pad34)",
          "Board_2-BOARD_DET",
          "Board_2-NS_D0",
          "Board_2-D+",
          "Board_2-unconnected-(U1-GPIO11-Pad14)",
          "Board_2-unconnected-(U1-GPIO14-Pad17)",
          "Board_2-unconnected-(U1-GPIO21-Pad32)",
          "Board_2-unconnected-(U1-GPIO19-Pad30)",
          "Board_2-NS_SDA",
          "Board_2-unconnected-(U1-GPIO17-Pad28)",
          "Board_2-QSPI_SCK",
          "Board_2-unconnected-(U5-DOUT-Pad1)",
          "Board_2-NS_RST",
          "Board_2-unconnected-(U1-GPIO10-Pad13)",
          "Board_2-unconnected-(U1-GPIO4-Pad6)",
          "Board_2-LED_DATA",
          "Board_2-QSPI_SD0",
          "Board_2-unconnected-(U1-GPIO18-Pad29)",
          "Board_2-unconnected-(U1-GPIO24-Pad36)",
          "Board_2-Net-(U1-GPIO28_ADC2)",
          "Board_2-unconnected-(U1-GPIO20-Pad31)",
          "Board_2-XIN",
          "Board_2-unconnected-(U1-GPIO2-Pad4)",
          "Board_2-unconnected-(U1-GPIO7-Pad9)",
          "Board_2-Net-(U1-GPIO29_ADC3)",
          "Board_2-unconnected-(U1-GPIO9-Pad12)",
          "Board_2-+1V1",
          "Board_2-unconnected-(U1-GPIO3-Pad5)",
          "Board_2-QSPI_SD3",
          "Board_2-Net-(U1-GPIO27_ADC1)",
          "Board_2-QSPI_SD1",
          "Board_2-unconnected-(U1-GPIO0-Pad2)",
          "Board_2-Net-(JP1-B)",
          "Board_2-NS_CPU",
          "Board_2-BOOT",
          "Board_2-QSPI_SD2",
          "Board_2-GND",
          "Board_2-+3V3",
          "Board_2-unconnected-(U1-GPIO6-Pad8)",
          "Board_2-NS_SCL",
          "Board_2-unconnected-(U1-GPIO8-Pad11)",
          "Board_2-NS_CMD",
          "Board_2-NS_CLK",
          "Board_2-DBG_CLK",
          "Board_2-unconnected-(U1-GPIO23-Pad35)",
          "Board_2-D-",
          "Board_2-unconnected-(U1-GPIO1-Pad3)",
          "Board_2-RST",
          "Board_2-Net-(X1-OSC1)",
          "Board_2-unconnected-(U1-GPIO5-Pad7)",
          "Board_2-QSPI_CS",
          "Board_2-XOUT",
          "Board_2-DBG_DAT"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-JLC",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6,
        "nets": []
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6,
        "nets": [
          "Board_3-unconnected-(U1-GPIO5-Pad7)",
          "Board_3-NS_CPU",
          "Board_3-unconnected-(U1-GPIO9-Pad12)",
          "Board_3-QSPI_CS",
          "Board_3-DBG_CLK",
          "Board_3-XIN",
          "Board_3-unconnected-(U1-GPIO20-Pad31)",
          "Board_3-unconnected-(U1-GPIO22-Pad34)",
          "Board_3-GND",
          "Board_3-D-",
          "Board_3-unconnected-(U1-GPIO18-Pad29)",
          "Board_3-Net-(U1-GPIO29_ADC3)",
          "Board_3-Net-(JP1-B)",
          "Board_3-Net-(X1-OSC1)",
          "Board_3-unconnected-(U1-GPIO24-Pad36)",
          "Board_3-unconnected-(U1-GPIO14-Pad17)",
          "Board_3-unconnected-(U1-GPIO3-Pad5)",
          "Board_3-unconnected-(U1-GPIO6-Pad8)",
          "Board_3-unconnected-(U1-GPIO11-Pad14)",
          "Board_3-unconnected-(U1-GPIO23-Pad35)",
          "Board_3-unconnected-(U1-GPIO7-Pad9)",
          "Board_3-BOOT",
          "Board_3-NS_CLK",
          "Board_3-NS_D0",
          "Board_3-BOARD_DET",
          "Board_3-+3V3",
          "Board_3-DBG_DAT",
          "Board_3-Net-(U1-GPIO28_ADC2)",
          "Board_3-unconnected-(U1-GPIO8-Pad11)",
          "Board_3-NS_SDA",
          "Board_3-QSPI_SD3",
          "Board_3-unconnected-(U1-GPIO21-Pad32)",
          "Board_3-unconnected-(U1-GPIO19-Pad30)",
          "Board_3-NS_SCL",
          "Board_3-unconnected-(U1-GPIO17-Pad28)",
          "Board_3-unconnected-(U5-DOUT-Pad1)",
          "Board_3-unconnected-(U1-GPIO4-Pad6)",
          "Board_3-QSPI_SD1",
          "Board_3-+1V1",
          "Board_3-D+",
          "Board_3-unconnected-(U1-GPIO0-Pad2)",
          "Board_3-NS_CMD",
          "Board_3-LED_DATA",
          "Board_3-QSPI_SD2",
          "Board_3-unconnected-(U1-GPIO2-Pad4)",
          "Board_3-RST",
          "Board_3-QSPI_SD0",
          "Board_3-XOUT",
          "Board_3-unconnected-(U1-GPIO10-Pad13)",
          "Board_3-Net-(U1-GPIO27_ADC1)",
          "Board_3-unconnected-(U1-GPIO1-Pad3)",
          "Board_3-QSPI_SCK",
          "Board_3-NS_RST"
        ]
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-JLC",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.45,
        "via_drill": 0.2,
        "wire_width": 6,
        "nets": []
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": []
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}