<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterBankInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPURegisterBankInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegisterBankInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPURegisterBankInfo -----------------------------------*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file declares the targeting of the RegisterBankInfo class for AMDGPU.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Register_8h.html">llvm/CodeGen/Register.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/RegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8h.html#a8bdaaf8253971d9243f96a6f2bf6eda5">   21</a></span>&#160;<span class="preprocessor">#define GET_REGBANK_DECLARATIONS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegisterBank.inc&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>LLT;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MachineIRBuilder;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>SIInstrInfo;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>SIRegisterInfo;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/// This class provides the information for the target register banks.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">   34</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">AMDGPUGenRegisterBankInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="AMDGPURegisterBankInfo_8h.html#ac2766f078fe28daefc06a8f6b21d9057">   38</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_CLASS</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenRegisterBank.inc&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;};</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html">   42</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">AMDGPUGenRegisterBankInfo</a> {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">   44</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">Subtarget</a>;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">   45</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">   46</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">TII</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a>(</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> &amp;SGPROperandRegs,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;MachineBasicBlock::iterator&gt;</a> Range,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;Register, 4&gt;</a> &amp;SGPROperandRegs,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af693d8401a06eab53b8b5b2d6df05243">buildReadFirstLane</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                              <a class="code" href="classllvm_1_1Register.html">Register</a> Src) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> OpIndices) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                    <span class="keywordtype">unsigned</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e">applyMappingDynStackAlloc</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                 <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921">applyMappingLoad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                        <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">int</span> RSrcIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26">applyMappingSBufferLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">applyMappingBFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a367653388456c67ece31ff347e08cce6">applyMappingMAD_64_32</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">handleD16VData</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                          <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  std::pair&lt;Register, unsigned&gt;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// See RegisterBankInfo::applyMapping.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">applyMappingImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">getRegBankID</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                        <span class="keywordtype">unsigned</span> Default = AMDGPU::VGPRRegBankID) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// Return a value mapping for an operand that is required to be an SGPR.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Return a value mapping for an operand that is required to be a VGPR.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// Return a value mapping for an operand that is required to be a AGPR.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  /// Split 64-bit value \p Reg into two 32-bit halves and populate them into \p</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// Regs. This appropriately sets the regbank of the new registers.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 2&gt;</a> &amp;Regs,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                 <a class="code" href="classllvm_1_1LLT.html">LLT</a> HalfTy,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                 <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> NumOps&gt;</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">  132</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a> {</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html#a00a983beb8b55153ca1cc4512449757a">  133</a></span>&#160;    int8_t <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html#a00a983beb8b55153ca1cc4512449757a">RegBanks</a>[NumOps];</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html#a50d31677a2e3aa629de952887378018c">  134</a></span>&#160;    int16_t <a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html#a50d31677a2e3aa629de952887378018c">Cost</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  };</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> NumOps&gt;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aa107212adb29846a878039871d4f23b5">addMappingFromTable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                      <span class="keyword">const</span> std::array&lt;unsigned, NumOps&gt; RegSrcOpIdx,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry&lt;NumOps&gt;</a>&gt; Table) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a>(</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a>(</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">getMappingType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a>(</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="keywordtype">int</span> RsrcIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">copyCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;A, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                    <span class="keywordtype">unsigned</span> Size) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">getBreakDownCost</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;ValMapping,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *CurBank = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                             <a class="code" href="classllvm_1_1LLT.html">LLT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">getInstrAlternativeMappings</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">getInstrMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">bool</span> foldExtractEltToCmpSelect(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                 <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">bool</span> foldInsertEltToCmpSelect(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;};</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;} <span class="comment">// End llvm namespace.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a854d61301ea33c4f27021c50ae9e8bdf"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a854d61301ea33c4f27021c50ae9e8bdf">llvm::AMDGPURegisterBankInfo::getSGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getSGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03497">AMDGPURegisterBankInfo.cpp:3497</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04884">NVPTXISelLowering.cpp:4884</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00042">AMDGPURegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abb1babbd49300ea60d3fe16eb5472749"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abb1babbd49300ea60d3fe16eb5472749">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingAllVGPR(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03364">AMDGPURegisterBankInfo.cpp:3364</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aRegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a8096db0f3faef0f2b85f2ed8c0975e2e"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a8096db0f3faef0f2b85f2ed8c0975e2e">llvm::AMDGPURegisterBankInfo::applyMappingImpl</a></div><div class="ttdeci">void applyMappingImpl(const OperandsMapper &amp;OpdMapper) const override</div><div class="ttdoc">See RegisterBankInfo::applyMapping.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">AMDGPURegisterBankInfo.cpp:2116</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a542fc1282cd157921c7f0900b73c63dd"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a542fc1282cd157921c7f0900b73c63dd">llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo</a></div><div class="ttdeci">AMDGPURegisterBankInfo(const GCNSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00196">AMDGPURegisterBankInfo.cpp:196</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abb21f77ed3dc15eb330b93b3efaa94ba"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abb21f77ed3dc15eb330b93b3efaa94ba">llvm::AMDGPURegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">This function must return a legal mapping, because AMDGPURegisterBankInfo::getInstrAlternativeMapping...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">AMDGPURegisterBankInfo.cpp:3533</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00135">SmallSet.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a6dca2bae7706ebd6d1d1681137040243"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a6dca2bae7706ebd6d1d1681137040243">llvm::AMDGPURegisterBankInfo::getVGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getVGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03508">AMDGPURegisterBankInfo.cpp:3508</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a774f70ec47e4b324901ebbb23573157d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a774f70ec47e4b324901ebbb23573157d">llvm::AMDGPURegisterBankInfo::TII</a></div><div class="ttdeci">const SIInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00046">AMDGPURegisterBankInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abf49a8e95b46f26d4977f6fa5d56da26"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abf49a8e95b46f26d4977f6fa5d56da26">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad</a></div><div class="ttdeci">bool applyMappingSBufferLoad(const OperandsMapper &amp;OpdMapper) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">AMDGPURegisterBankInfo.cpp:1334</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_afef42b99585e128b23a4980bc0bc1824"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#afef42b99585e128b23a4980bc0bc1824">llvm::AMDGPURegisterBankInfo::TRI</a></div><div class="ttdeci">const SIRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00045">AMDGPURegisterBankInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a9d554817cae8090009510677635a1c7b"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a9d554817cae8090009510677635a1c7b">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic</a></div><div class="ttdeci">RegisterBankInfo::InstructionMappings getInstrAlternativeMappingsIntrinsic(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">AMDGPURegisterBankInfo.cpp:334</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry_html_a50d31677a2e3aa629de952887378018c"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html#a50d31677a2e3aa629de952887378018c">llvm::AMDGPURegisterBankInfo::OpRegBankEntry::Cost</a></div><div class="ttdeci">int16_t Cost</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00134">AMDGPURegisterBankInfo.h:134</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a08eccc4e20c9a72b79a429c6b3e23381"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a08eccc4e20c9a72b79a429c6b3e23381">llvm::AMDGPURegisterBankInfo::copyCost</a></div><div class="ttdeci">unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00218">AMDGPURegisterBankInfo.cpp:218</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry_html_a00a983beb8b55153ca1cc4512449757a"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html#a00a983beb8b55153ca1cc4512449757a">llvm::AMDGPURegisterBankInfo::OpRegBankEntry::RegBanks</a></div><div class="ttdeci">int8_t RegBanks[NumOps]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00133">AMDGPURegisterBankInfo.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_af693d8401a06eab53b8b5b2d6df05243"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#af693d8401a06eab53b8b5b2d6df05243">llvm::AMDGPURegisterBankInfo::buildReadFirstLane</a></div><div class="ttdeci">Register buildReadFirstLane(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Src) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">AMDGPURegisterBankInfo.cpp:684</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a06010b168d1560e305bedddb74ab5921"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a06010b168d1560e305bedddb74ab5921">llvm::AMDGPURegisterBankInfo::applyMappingLoad</a></div><div class="ttdeci">bool applyMappingLoad(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">AMDGPURegisterBankInfo.cpp:1050</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_acefa289ec10ccb3fb0a928a8609b3724"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#acefa289ec10ccb3fb0a928a8609b3724">llvm::AMDGPURegisterBankInfo::getAGPROpMapping</a></div><div class="ttdeci">const ValueMapping * getAGPROpMapping(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03516">AMDGPURegisterBankInfo.cpp:3516</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_aa107212adb29846a878039871d4f23b5"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aa107212adb29846a878039871d4f23b5">llvm::AMDGPURegisterBankInfo::addMappingFromTable</a></div><div class="ttdeci">InstructionMappings addMappingFromTable(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, const std::array&lt; unsigned, NumOps &gt; RegSrcOpIdx, ArrayRef&lt; OpRegBankEntry&lt; NumOps &gt;&gt; Table) const</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a941f1e23c69340ff634ea8bbb015e6d0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a941f1e23c69340ff634ea8bbb015e6d0">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr</a></div><div class="ttdeci">const ValueMapping * getValueMappingForPtr(const MachineRegisterInfo &amp;MRI, Register Ptr) const</div><div class="ttdoc">Return the mapping for a pointer argument.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03427">AMDGPURegisterBankInfo.cpp:3427</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">llvm::AMDGPURegisterBankInfo::OpRegBankEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00132">AMDGPURegisterBankInfo.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a367653388456c67ece31ff347e08cce6"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a367653388456c67ece31ff347e08cce6">llvm::AMDGPURegisterBankInfo::applyMappingMAD_64_32</a></div><div class="ttdeci">bool applyMappingMAD_64_32(const OperandsMapper &amp;OpdMapper) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01560">AMDGPURegisterBankInfo.cpp:1560</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ac08f356ffc589b235ea7a767ed09331d"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac08f356ffc589b235ea7a767ed09331d">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane</a></div><div class="ttdeci">void constrainOpWithReadfirstlane(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, unsigned OpIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01010">AMDGPURegisterBankInfo.cpp:1010</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a1d33fd387b81b22c1074a78d30192fea"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a1d33fd387b81b22c1074a78d30192fea">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands</a></div><div class="ttdeci">bool collectWaterfallOperands(SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, ArrayRef&lt; unsigned &gt; OpIndices) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00972">AMDGPURegisterBankInfo.cpp:972</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00030">SIRegisterInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a3d8badc0c5eeec688355e80d3f116ac3"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a3d8badc0c5eeec688355e80d3f116ac3">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects</a></div><div class="ttdeci">RegisterBankInfo::InstructionMappings getInstrAlternativeMappingsIntrinsicWSideEffects(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">AMDGPURegisterBankInfo.cpp:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00279">RegisterBankInfo.h:279</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a0924254734e306adcc8cdcd0e2a3544c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a0924254734e306adcc8cdcd0e2a3544c">llvm::AMDGPURegisterBankInfo::splitBufferOffsets</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; splitBufferOffsets(MachineIRBuilder &amp;B, Register Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01805">AMDGPURegisterBankInfo.cpp:1805</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a53fe77055b01a82e1a53e7798cef110a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">AMDGPURegisterBankInfo.cpp:275</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ada542413c7089fe35272a9ec47c19116"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ada542413c7089fe35272a9ec47c19116">llvm::AMDGPURegisterBankInfo::Subtarget</a></div><div class="ttdeci">const GCNSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00044">AMDGPURegisterBankInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ac390939d904c03a62f806bac6ae2626c"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ac390939d904c03a62f806bac6ae2626c">llvm::AMDGPURegisterBankInfo::getBreakDownCost</a></div><div class="ttdeci">unsigned getBreakDownCost(const ValueMapping &amp;ValMapping, const RegisterBank *CurBank=nullptr) const override</div><div class="ttdoc">Get the cost of using ValMapping to decompose a register.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00249">AMDGPURegisterBankInfo.cpp:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00189">RegisterBankInfo.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a9561c2ca7dd4fcd8cf869156fbc79d79"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a9561c2ca7dd4fcd8cf869156fbc79d79">llvm::AMDGPURegisterBankInfo::getMappingType</a></div><div class="ttdeci">unsigned getMappingType(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03288">AMDGPURegisterBankInfo.cpp:3288</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a909ca36ce602ebf9224694d163064009"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a909ca36ce602ebf9224694d163064009">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping</a></div><div class="ttdeci">void split64BitValueForMapping(MachineIRBuilder &amp;B, SmallVector&lt; Register, 2 &gt; &amp;Regs, LLT HalfTy, Register Reg) const</div><div class="ttdoc">Split 64-bit value Reg into two 32-bit halves and populate them into Regs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00640">AMDGPURegisterBankInfo.cpp:640</a></div></div>
<div class="ttc" id="aTargetLibraryInfo_8cpp_html_aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a></div><div class="ttdeci">@ Ptr</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00062">TargetLibraryInfo.cpp:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_aba8269780a1b283db0509e18d3f99d92"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#aba8269780a1b283db0509e18d3f99d92">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingSOP(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03322">AMDGPURegisterBankInfo.cpp:3322</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a52a5e2013d4605db2e56f9e094b0f44b"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a52a5e2013d4605db2e56f9e094b0f44b">llvm::AMDGPURegisterBankInfo::applyMappingImage</a></div><div class="ttdeci">bool applyMappingImage(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI, int RSrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01209">AMDGPURegisterBankInfo.cpp:1209</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00145">RegisterBankInfo.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_abed896b56b0c65ef8efa59f57678b23e"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#abed896b56b0c65ef8efa59f57678b23e">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc</a></div><div class="ttdeci">bool applyMappingDynStackAlloc(MachineInstr &amp;MI, const OperandsMapper &amp;OpdMapper, MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01162">AMDGPURegisterBankInfo.cpp:1162</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a4a2188152bd06bdcbbbc6e200395a6d0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a4a2188152bd06bdcbbbc6e200395a6d0">llvm::AMDGPURegisterBankInfo::buildVCopy</a></div><div class="ttdeci">bool buildVCopy(MachineIRBuilder &amp;B, Register DstReg, Register SrcReg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01849">AMDGPURegisterBankInfo.cpp:1849</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUGenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUGenRegisterBankInfo.html">llvm::AMDGPUGenRegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00034">AMDGPURegisterBankInfo.h:34</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a5f5e4d60d30f6101d9aedbc3e0e13bc0">llvm::AMDGPURegisterBankInfo::handleD16VData</a></div><div class="ttdeci">Register handleD16VData(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdoc">Handle register layout difference for f16 images for some subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01765">AMDGPURegisterBankInfo.cpp:1765</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a578172134538b718906c8255c4d0eb6a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a578172134538b718906c8255c4d0eb6a">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop</a></div><div class="ttdeci">bool executeInWaterfallLoop(MachineIRBuilder &amp;B, iterator_range&lt; MachineBasicBlock::iterator &gt; Range, SmallSet&lt; Register, 4 &gt; &amp;SGPROperandRegs, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Legalize instruction MI where operands in OpIndices must be SGPRs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">AMDGPURegisterBankInfo.cpp:756</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ae970f1f2282bb17dad3a3050c6c41888"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ae970f1f2282bb17dad3a3050c6c41888">llvm::AMDGPURegisterBankInfo::applyMappingBFE</a></div><div class="ttdeci">bool applyMappingBFE(const OperandsMapper &amp;OpdMapper, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l01453">AMDGPURegisterBankInfo.cpp:1453</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a61f99fec329ba9cbb633996ee0452363"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a61f99fec329ba9cbb633996ee0452363">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad</a></div><div class="ttdeci">const RegisterBankInfo::InstructionMapping &amp; getInstrMappingForLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03442">AMDGPURegisterBankInfo.cpp:3442</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ae6a779141ce10443d7b7d15b7ca76160"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ae6a779141ce10443d7b7d15b7ca76160">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP</a></div><div class="ttdeci">const InstructionMapping &amp; getDefaultMappingVOP(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03340">AMDGPURegisterBankInfo.cpp:3340</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_ab65adad01ce4004d6fe95c5b740190ab"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#ab65adad01ce4004d6fe95c5b740190ab">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">AMDGPURegisterBankInfo.cpp:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00044">SIInstrInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators.</div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00030">iterator_range.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_af5a764fec0343cb91d369059651a11e4"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#af5a764fec0343cb91d369059651a11e4">llvm::AMDGPURegisterBankInfo::isSALUMapping</a></div><div class="ttdeci">bool isSALUMapping(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03306">AMDGPURegisterBankInfo.cpp:3306</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a27d74d69cbd37e794e77ff37aa8d3401"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a27d74d69cbd37e794e77ff37aa8d3401">llvm::AMDGPURegisterBankInfo::getImageMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getImageMapping(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI, int RsrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03383">AMDGPURegisterBankInfo.cpp:3383</a></div></div>
<div class="ttc" id="aRegister_8h_html"><div class="ttname"><a href="Register_8h.html">Register.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a5bc45f557d3d69066e2c03a39ca51793"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a5bc45f557d3d69066e2c03a39ca51793">llvm::AMDGPURegisterBankInfo::getRegBankID</a></div><div class="ttdeci">unsigned getRegBankID(Register Reg, const MachineRegisterInfo &amp;MRI, unsigned Default=AMDGPU::VGPRRegBankID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l03489">AMDGPURegisterBankInfo.cpp:3489</a></div></div>
<div class="ttc" id="aSmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:15 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
