NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v3.sv","mvau_stream_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Signals","Signal"],["Testbench","Testbench"]],[[25,0,2,"Testbench","Testbench"],[26,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[27,0,2,"Signals","Signals"],[28,0,3,"rst_n","rst_n"],[29,0,3,"in_v","in_v"],[30,0,3,"weights","weights"],[31,0,3,"in_wgt","in_wgt"],[32,0,3,"in_wgt_um","in_wgt_um"],[33,0,3,"in_mat","in_mat"],[34,0,3,"in_act","in_act"],[35,0,3,"mvau_beh","mvau_beh"],[36,0,3,"out_v","out_v"],[37,0,3,"out","out"],[38,0,3,"out_packed","out_packed"],[39,0,3,"test_count","test_count"],[40,0,3,"latency","latency"],[41,0,3,"sim_start","sim_start"],[42,0,3,"do_comp","do_comp"],[43,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[44,0,0,"CLK_GEN","CLK_GEN"],[45,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[46,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[47,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[48,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[49,0,1,"CALC_LATENCY","CALC_LATENCY"]]);