{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 04 11:54:25 2008 " "Info: Processing started: Mon Feb 04 11:54:25 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ECG -c ECG --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ECG -c ECG --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register hb_mem:inst2\|index\[0\]\[7\] register hb_mem:inst2\|r_index\[0\]\[2\] 8.379 ns " "Info: Slack time is 8.379 ns for clock \"clock\" between source register \"hb_mem:inst2\|index\[0\]\[7\]\" and destination register \"hb_mem:inst2\|r_index\[0\]\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "86.05 MHz 11.621 ns " "Info: Fmax is 86.05 MHz (period= 11.621 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.814 ns + Largest register register " "Info: + Largest register to register requirement is 19.814 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.125 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 354 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 354; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 96 -400 -232 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.560 ns) 3.125 ns hb_mem:inst2\|r_index\[0\]\[2\] 2 REG LC_X33_Y22_N1 7 " "Info: 2: + IC(1.697 ns) + CELL(0.560 ns) = 3.125 ns; Loc. = LC_X33_Y22_N1; Fanout = 7; REG Node = 'hb_mem:inst2\|r_index\[0\]\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.257 ns" { clock hb_mem:inst2|r_index[0][2] } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.70 % ) " "Info: Total cell delay = 1.428 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.697 ns ( 54.30 % ) " "Info: Total interconnect delay = 1.697 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst2|r_index[0][2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst2|r_index[0][2] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.125 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 354 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 354; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 96 -400 -232 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.560 ns) 3.125 ns hb_mem:inst2\|index\[0\]\[7\] 2 REG LC_X32_Y22_N8 7 " "Info: 2: + IC(1.697 ns) + CELL(0.560 ns) = 3.125 ns; Loc. = LC_X32_Y22_N8; Fanout = 7; REG Node = 'hb_mem:inst2\|index\[0\]\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.257 ns" { clock hb_mem:inst2|index[0][7] } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.70 % ) " "Info: Total cell delay = 1.428 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.697 ns ( 54.30 % ) " "Info: Total interconnect delay = 1.697 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst2|index[0][7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst2|index[0][7] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst2|r_index[0][2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst2|r_index[0][2] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst2|index[0][7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst2|index[0][7] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst2|r_index[0][2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst2|r_index[0][2] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst2|index[0][7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst2|index[0][7] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.435 ns - Longest register register " "Info: - Longest register to register delay is 11.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hb_mem:inst2\|index\[0\]\[7\] 1 REG LC_X32_Y22_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y22_N8; Fanout = 7; REG Node = 'hb_mem:inst2\|index\[0\]\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { hb_mem:inst2|index[0][7] } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.533 ns) 1.686 ns hb_mem:inst2\|Add3~203 2 COMB LC_X33_Y26_N9 6 " "Info: 2: + IC(1.153 ns) + CELL(0.533 ns) = 1.686 ns; Loc. = LC_X33_Y26_N9; Fanout = 6; COMB Node = 'hb_mem:inst2\|Add3~203'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.686 ns" { hb_mem:inst2|index[0][7] hb_mem:inst2|Add3~203 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.493 ns) 2.179 ns hb_mem:inst2\|Add3~204 3 COMB LC_X33_Y25_N0 6 " "Info: 3: + IC(0.000 ns) + CELL(0.493 ns) = 2.179 ns; Loc. = LC_X33_Y25_N0; Fanout = 6; COMB Node = 'hb_mem:inst2\|Add3~204'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.493 ns" { hb_mem:inst2|Add3~203 hb_mem:inst2|Add3~204 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.612 ns) + CELL(0.451 ns) 3.242 ns hb_mem:inst2\|Add1~353COUT1_375 4 COMB LC_X34_Y25_N0 2 " "Info: 4: + IC(0.612 ns) + CELL(0.451 ns) = 3.242 ns; Loc. = LC_X34_Y25_N0; Fanout = 2; COMB Node = 'hb_mem:inst2\|Add1~353COUT1_375'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.063 ns" { hb_mem:inst2|Add3~204 hb_mem:inst2|Add1~353COUT1_375 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 3.304 ns hb_mem:inst2\|Add1~359COUT1_376 5 COMB LC_X34_Y25_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 3.304 ns; Loc. = LC_X34_Y25_N1; Fanout = 2; COMB Node = 'hb_mem:inst2\|Add1~359COUT1_376'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { hb_mem:inst2|Add1~353COUT1_375 hb_mem:inst2|Add1~359COUT1_376 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 3.366 ns hb_mem:inst2\|Add1~361COUT1_377 6 COMB LC_X34_Y25_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.062 ns) = 3.366 ns; Loc. = LC_X34_Y25_N2; Fanout = 2; COMB Node = 'hb_mem:inst2\|Add1~361COUT1_377'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { hb_mem:inst2|Add1~359COUT1_376 hb_mem:inst2|Add1~361COUT1_377 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 3.815 ns hb_mem:inst2\|Add1~362 7 COMB LC_X34_Y25_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.449 ns) = 3.815 ns; Loc. = LC_X34_Y25_N3; Fanout = 1; COMB Node = 'hb_mem:inst2\|Add1~362'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.449 ns" { hb_mem:inst2|Add1~361COUT1_377 hb_mem:inst2|Add1~362 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.459 ns) 5.500 ns hb_mem:inst2\|LessThan1~217 8 COMB LC_X34_Y27_N5 1 " "Info: 8: + IC(1.226 ns) + CELL(0.459 ns) = 5.500 ns; Loc. = LC_X34_Y27_N5; Fanout = 1; COMB Node = 'hb_mem:inst2\|LessThan1~217'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.685 ns" { hb_mem:inst2|Add1~362 hb_mem:inst2|LessThan1~217 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.213 ns) 6.077 ns hb_mem:inst2\|LessThan1~218 9 COMB LC_X34_Y27_N8 1 " "Info: 9: + IC(0.364 ns) + CELL(0.213 ns) = 6.077 ns; Loc. = LC_X34_Y27_N8; Fanout = 1; COMB Node = 'hb_mem:inst2\|LessThan1~218'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.577 ns" { hb_mem:inst2|LessThan1~217 hb_mem:inst2|LessThan1~218 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 6.303 ns hb_mem:inst2\|LessThan1~219 10 COMB LC_X34_Y27_N9 2 " "Info: 10: + IC(0.139 ns) + CELL(0.087 ns) = 6.303 ns; Loc. = LC_X34_Y27_N9; Fanout = 2; COMB Node = 'hb_mem:inst2\|LessThan1~219'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.226 ns" { hb_mem:inst2|LessThan1~218 hb_mem:inst2|LessThan1~219 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.213 ns) 7.957 ns hb_mem:inst2\|r_index\[0\]\[0\]~3069 11 COMB LC_X35_Y21_N6 21 " "Info: 11: + IC(1.441 ns) + CELL(0.213 ns) = 7.957 ns; Loc. = LC_X35_Y21_N6; Fanout = 21; COMB Node = 'hb_mem:inst2\|r_index\[0\]\[0\]~3069'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.654 ns" { hb_mem:inst2|LessThan1~219 hb_mem:inst2|r_index[0][0]~3069 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.459 ns) 9.761 ns hb_mem:inst2\|r_index~3109 12 COMB LC_X35_Y25_N9 1 " "Info: 12: + IC(1.345 ns) + CELL(0.459 ns) = 9.761 ns; Loc. = LC_X35_Y25_N9; Fanout = 1; COMB Node = 'hb_mem:inst2\|r_index~3109'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.804 ns" { hb_mem:inst2|r_index[0][0]~3069 hb_mem:inst2|r_index~3109 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.235 ns) 11.435 ns hb_mem:inst2\|r_index\[0\]\[2\] 13 REG LC_X33_Y22_N1 7 " "Info: 13: + IC(1.439 ns) + CELL(0.235 ns) = 11.435 ns; Loc. = LC_X33_Y22_N1; Fanout = 7; REG Node = 'hb_mem:inst2\|r_index\[0\]\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.674 ns" { hb_mem:inst2|r_index~3109 hb_mem:inst2|r_index[0][2] } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.716 ns ( 32.50 % ) " "Info: Total cell delay = 3.716 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.719 ns ( 67.50 % ) " "Info: Total interconnect delay = 7.719 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.435 ns" { hb_mem:inst2|index[0][7] hb_mem:inst2|Add3~203 hb_mem:inst2|Add3~204 hb_mem:inst2|Add1~353COUT1_375 hb_mem:inst2|Add1~359COUT1_376 hb_mem:inst2|Add1~361COUT1_377 hb_mem:inst2|Add1~362 hb_mem:inst2|LessThan1~217 hb_mem:inst2|LessThan1~218 hb_mem:inst2|LessThan1~219 hb_mem:inst2|r_index[0][0]~3069 hb_mem:inst2|r_index~3109 hb_mem:inst2|r_index[0][2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.435 ns" { hb_mem:inst2|index[0][7] hb_mem:inst2|Add3~203 hb_mem:inst2|Add3~204 hb_mem:inst2|Add1~353COUT1_375 hb_mem:inst2|Add1~359COUT1_376 hb_mem:inst2|Add1~361COUT1_377 hb_mem:inst2|Add1~362 hb_mem:inst2|LessThan1~217 hb_mem:inst2|LessThan1~218 hb_mem:inst2|LessThan1~219 hb_mem:inst2|r_index[0][0]~3069 hb_mem:inst2|r_index~3109 hb_mem:inst2|r_index[0][2] } { 0.000ns 1.153ns 0.000ns 0.612ns 0.000ns 0.000ns 0.000ns 1.226ns 0.364ns 0.139ns 1.441ns 1.345ns 1.439ns } { 0.000ns 0.533ns 0.493ns 0.451ns 0.062ns 0.062ns 0.449ns 0.459ns 0.213ns 0.087ns 0.213ns 0.459ns 0.235ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst2|r_index[0][2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst2|r_index[0][2] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst2|index[0][7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst2|index[0][7] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.435 ns" { hb_mem:inst2|index[0][7] hb_mem:inst2|Add3~203 hb_mem:inst2|Add3~204 hb_mem:inst2|Add1~353COUT1_375 hb_mem:inst2|Add1~359COUT1_376 hb_mem:inst2|Add1~361COUT1_377 hb_mem:inst2|Add1~362 hb_mem:inst2|LessThan1~217 hb_mem:inst2|LessThan1~218 hb_mem:inst2|LessThan1~219 hb_mem:inst2|r_index[0][0]~3069 hb_mem:inst2|r_index~3109 hb_mem:inst2|r_index[0][2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.435 ns" { hb_mem:inst2|index[0][7] hb_mem:inst2|Add3~203 hb_mem:inst2|Add3~204 hb_mem:inst2|Add1~353COUT1_375 hb_mem:inst2|Add1~359COUT1_376 hb_mem:inst2|Add1~361COUT1_377 hb_mem:inst2|Add1~362 hb_mem:inst2|LessThan1~217 hb_mem:inst2|LessThan1~218 hb_mem:inst2|LessThan1~219 hb_mem:inst2|r_index[0][0]~3069 hb_mem:inst2|r_index~3109 hb_mem:inst2|r_index[0][2] } { 0.000ns 1.153ns 0.000ns 0.612ns 0.000ns 0.000ns 0.000ns 1.226ns 0.364ns 0.139ns 1.441ns 1.345ns 1.439ns } { 0.000ns 0.533ns 0.493ns 0.451ns 0.062ns 0.062ns 0.449ns 0.459ns 0.213ns 0.087ns 0.213ns 0.459ns 0.235ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\] register lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\] 735 ps " "Info: Minimum slack time is 735 ps for clock \"clock\" between source register \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\]\" and destination register \"lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.659 ns + Shortest register register " "Info: + Shortest register to register delay is 0.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\] 1 REG LC_X17_Y22_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y22_N6; Fanout = 5; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "db/cntr_a28.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_a28.tdf" 149 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.235 ns) 0.659 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\] 2 REG LC_X17_Y22_N6 5 " "Info: 2: + IC(0.424 ns) + CELL(0.235 ns) = 0.659 ns; Loc. = LC_X17_Y22_N6; Fanout = 5; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.659 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "db/cntr_a28.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_a28.tdf" 149 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.66 % ) " "Info: Total cell delay = 0.235 ns ( 35.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.424 ns ( 64.34 % ) " "Info: Total interconnect delay = 0.424 ns ( 64.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.659 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.659 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.424ns } { 0.000ns 0.235ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.158 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 354 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 354; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 96 -400 -232 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.560 ns) 3.158 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\] 2 REG LC_X17_Y22_N6 5 " "Info: 2: + IC(1.730 ns) + CELL(0.560 ns) = 3.158 ns; Loc. = LC_X17_Y22_N6; Fanout = 5; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.290 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "db/cntr_a28.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_a28.tdf" 149 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.22 % ) " "Info: Total cell delay = 1.428 ns ( 45.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.730 ns ( 54.78 % ) " "Info: Total interconnect delay = 1.730 ns ( 54.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.158 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.158 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.158 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 354 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 354; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 96 -400 -232 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.560 ns) 3.158 ns lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\] 2 REG LC_X17_Y22_N6 5 " "Info: 2: + IC(1.730 ns) + CELL(0.560 ns) = 3.158 ns; Loc. = LC_X17_Y22_N6; Fanout = 5; REG Node = 'lpm_fifo0:inst\|scfifo:scfifo_component\|scfifo_76v:auto_generated\|a_dpfifo_qtu:dpfifo\|cntr_a28:wr_ptr\|safe_q\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.290 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "db/cntr_a28.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_a28.tdf" 149 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.22 % ) " "Info: Total cell delay = 1.428 ns ( 45.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.730 ns ( 54.78 % ) " "Info: Total interconnect delay = 1.730 ns ( 54.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.158 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.158 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.158 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.158 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.158 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.158 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "db/cntr_a28.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_a28.tdf" 149 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "db/cntr_a28.tdf" "" { Text "K:/ece480/verilog/final/db/cntr_a28.tdf" 149 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.158 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.158 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.158 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.158 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.659 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.659 ns" { lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.424ns } { 0.000ns 0.235ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.158 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.158 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.158 ns" { clock lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.158 ns" { clock clock~out0 lpm_fifo0:inst|scfifo:scfifo_component|scfifo_76v:auto_generated|a_dpfifo_qtu:dpfifo|cntr_a28:wr_ptr|safe_q[13] } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "relay_logic:inst4\|counter:LEVEL\|count\[3\] toHigh clock 8.390 ns register " "Info: tsu for register \"relay_logic:inst4\|counter:LEVEL\|count\[3\]\" (data pin = \"toHigh\", clock pin = \"clock\") is 8.390 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.486 ns + Longest pin register " "Info: + Longest pin to register delay is 11.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns toHigh 1 PIN PIN_K11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_K11; Fanout = 2; PIN Node = 'toHigh'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { toHigh } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 184 -400 -232 200 "toHigh" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.788 ns) + CELL(0.332 ns) 6.261 ns relay_logic:inst4\|counter:LEVEL\|count\[0\]~1120 2 COMB LC_X36_Y29_N2 2 " "Info: 2: + IC(4.788 ns) + CELL(0.332 ns) = 6.261 ns; Loc. = LC_X36_Y29_N2; Fanout = 2; COMB Node = 'relay_logic:inst4\|counter:LEVEL\|count\[0\]~1120'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.120 ns" { toHigh relay_logic:inst4|counter:LEVEL|count[0]~1120 } "NODE_NAME" } } { "../relay_logic/counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.459 ns) 7.074 ns relay_logic:inst4\|counter:LEVEL\|count~1121 3 COMB LC_X36_Y29_N3 2 " "Info: 3: + IC(0.354 ns) + CELL(0.459 ns) = 7.074 ns; Loc. = LC_X36_Y29_N3; Fanout = 2; COMB Node = 'relay_logic:inst4\|counter:LEVEL\|count~1121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.813 ns" { relay_logic:inst4|counter:LEVEL|count[0]~1120 relay_logic:inst4|counter:LEVEL|count~1121 } "NODE_NAME" } } { "../relay_logic/counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.459 ns) 9.036 ns relay_logic:inst4\|counter:LEVEL\|count\[0\]~1124 4 COMB LC_X32_Y21_N1 3 " "Info: 4: + IC(1.503 ns) + CELL(0.459 ns) = 9.036 ns; Loc. = LC_X32_Y21_N1; Fanout = 3; COMB Node = 'relay_logic:inst4\|counter:LEVEL\|count\[0\]~1124'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.962 ns" { relay_logic:inst4|counter:LEVEL|count~1121 relay_logic:inst4|counter:LEVEL|count[0]~1124 } "NODE_NAME" } } { "../relay_logic/counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.726 ns) 11.486 ns relay_logic:inst4\|counter:LEVEL\|count\[3\] 5 REG LC_X36_Y30_N0 10 " "Info: 5: + IC(1.724 ns) + CELL(0.726 ns) = 11.486 ns; Loc. = LC_X36_Y30_N0; Fanout = 10; REG Node = 'relay_logic:inst4\|counter:LEVEL\|count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.450 ns" { relay_logic:inst4|counter:LEVEL|count[0]~1124 relay_logic:inst4|counter:LEVEL|count[3] } "NODE_NAME" } } { "../relay_logic/counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.117 ns ( 27.14 % ) " "Info: Total cell delay = 3.117 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.369 ns ( 72.86 % ) " "Info: Total interconnect delay = 8.369 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.486 ns" { toHigh relay_logic:inst4|counter:LEVEL|count[0]~1120 relay_logic:inst4|counter:LEVEL|count~1121 relay_logic:inst4|counter:LEVEL|count[0]~1124 relay_logic:inst4|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.486 ns" { toHigh toHigh~out0 relay_logic:inst4|counter:LEVEL|count[0]~1120 relay_logic:inst4|counter:LEVEL|count~1121 relay_logic:inst4|counter:LEVEL|count[0]~1124 relay_logic:inst4|counter:LEVEL|count[3] } { 0.000ns 0.000ns 4.788ns 0.354ns 1.503ns 1.724ns } { 0.000ns 1.141ns 0.332ns 0.459ns 0.459ns 0.726ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../relay_logic/counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.106 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 354 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 354; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 96 -400 -232 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.560 ns) 3.106 ns relay_logic:inst4\|counter:LEVEL\|count\[3\] 2 REG LC_X36_Y30_N0 10 " "Info: 2: + IC(1.678 ns) + CELL(0.560 ns) = 3.106 ns; Loc. = LC_X36_Y30_N0; Fanout = 10; REG Node = 'relay_logic:inst4\|counter:LEVEL\|count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.238 ns" { clock relay_logic:inst4|counter:LEVEL|count[3] } "NODE_NAME" } } { "../relay_logic/counter.v" "" { Text "K:/ece480/verilog/relay_logic/counter.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.98 % ) " "Info: Total cell delay = 1.428 ns ( 45.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 54.02 % ) " "Info: Total interconnect delay = 1.678 ns ( 54.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.106 ns" { clock relay_logic:inst4|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.106 ns" { clock clock~out0 relay_logic:inst4|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.678ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.486 ns" { toHigh relay_logic:inst4|counter:LEVEL|count[0]~1120 relay_logic:inst4|counter:LEVEL|count~1121 relay_logic:inst4|counter:LEVEL|count[0]~1124 relay_logic:inst4|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.486 ns" { toHigh toHigh~out0 relay_logic:inst4|counter:LEVEL|count[0]~1120 relay_logic:inst4|counter:LEVEL|count~1121 relay_logic:inst4|counter:LEVEL|count[0]~1124 relay_logic:inst4|counter:LEVEL|count[3] } { 0.000ns 0.000ns 4.788ns 0.354ns 1.503ns 1.724ns } { 0.000ns 1.141ns 0.332ns 0.459ns 0.459ns 0.726ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.106 ns" { clock relay_logic:inst4|counter:LEVEL|count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.106 ns" { clock clock~out0 relay_logic:inst4|counter:LEVEL|count[3] } { 0.000ns 0.000ns 1.678ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ready hb_mem:inst2\|r_index\[0\]\[11\] 12.259 ns register " "Info: tco from clock \"clock\" to destination pin \"ready\" through register \"hb_mem:inst2\|r_index\[0\]\[11\]\" is 12.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.129 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 354 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 354; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 96 -400 -232 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.560 ns) 3.129 ns hb_mem:inst2\|r_index\[0\]\[11\] 2 REG LC_X36_Y21_N8 6 " "Info: 2: + IC(1.701 ns) + CELL(0.560 ns) = 3.129 ns; Loc. = LC_X36_Y21_N8; Fanout = 6; REG Node = 'hb_mem:inst2\|r_index\[0\]\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.261 ns" { clock hb_mem:inst2|r_index[0][11] } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.64 % ) " "Info: Total cell delay = 1.428 ns ( 45.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.701 ns ( 54.36 % ) " "Info: Total interconnect delay = 1.701 ns ( 54.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.129 ns" { clock hb_mem:inst2|r_index[0][11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.129 ns" { clock clock~out0 hb_mem:inst2|r_index[0][11] } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.954 ns + Longest register pin " "Info: + Longest register to pin delay is 8.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hb_mem:inst2\|r_index\[0\]\[11\] 1 REG LC_X36_Y21_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y21_N8; Fanout = 6; REG Node = 'hb_mem:inst2\|r_index\[0\]\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { hb_mem:inst2|r_index[0][11] } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.332 ns) 1.796 ns hb_mem:inst2\|Equal1~155 2 COMB LC_X30_Y22_N5 1 " "Info: 2: + IC(1.464 ns) + CELL(0.332 ns) = 1.796 ns; Loc. = LC_X30_Y22_N5; Fanout = 1; COMB Node = 'hb_mem:inst2\|Equal1~155'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.796 ns" { hb_mem:inst2|r_index[0][11] hb_mem:inst2|Equal1~155 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.459 ns) 3.589 ns hb_mem:inst2\|Equal1~158 3 COMB LC_X33_Y21_N1 1 " "Info: 3: + IC(1.334 ns) + CELL(0.459 ns) = 3.589 ns; Loc. = LC_X33_Y21_N1; Fanout = 1; COMB Node = 'hb_mem:inst2\|Equal1~158'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.793 ns" { hb_mem:inst2|Equal1~155 hb_mem:inst2|Equal1~158 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.332 ns) 4.256 ns hb_mem:inst2\|Equal1~162 4 COMB LC_X33_Y21_N2 6 " "Info: 4: + IC(0.335 ns) + CELL(0.332 ns) = 4.256 ns; Loc. = LC_X33_Y21_N2; Fanout = 6; COMB Node = 'hb_mem:inst2\|Equal1~162'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.667 ns" { hb_mem:inst2|Equal1~158 hb_mem:inst2|Equal1~162 } "NODE_NAME" } } { "../heartbeat_buffer/hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.087 ns) 4.716 ns mc_interface:inst5\|ready~44 5 COMB LC_X33_Y21_N9 2 " "Info: 5: + IC(0.373 ns) + CELL(0.087 ns) = 4.716 ns; Loc. = LC_X33_Y21_N9; Fanout = 2; COMB Node = 'mc_interface:inst5\|ready~44'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.460 ns" { hb_mem:inst2|Equal1~162 mc_interface:inst5|ready~44 } "NODE_NAME" } } { "../mc_interface/mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(2.504 ns) 8.954 ns ready 6 PIN PIN_G11 0 " "Info: 6: + IC(1.734 ns) + CELL(2.504 ns) = 8.954 ns; Loc. = PIN_G11; Fanout = 0; PIN Node = 'ready'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.238 ns" { mc_interface:inst5|ready~44 ready } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 248 1256 1432 264 "ready" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.714 ns ( 41.48 % ) " "Info: Total cell delay = 3.714 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.240 ns ( 58.52 % ) " "Info: Total interconnect delay = 5.240 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.954 ns" { hb_mem:inst2|r_index[0][11] hb_mem:inst2|Equal1~155 hb_mem:inst2|Equal1~158 hb_mem:inst2|Equal1~162 mc_interface:inst5|ready~44 ready } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.954 ns" { hb_mem:inst2|r_index[0][11] hb_mem:inst2|Equal1~155 hb_mem:inst2|Equal1~158 hb_mem:inst2|Equal1~162 mc_interface:inst5|ready~44 ready } { 0.000ns 1.464ns 1.334ns 0.335ns 0.373ns 1.734ns } { 0.000ns 0.332ns 0.459ns 0.332ns 0.087ns 2.504ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.129 ns" { clock hb_mem:inst2|r_index[0][11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.129 ns" { clock clock~out0 hb_mem:inst2|r_index[0][11] } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.954 ns" { hb_mem:inst2|r_index[0][11] hb_mem:inst2|Equal1~155 hb_mem:inst2|Equal1~158 hb_mem:inst2|Equal1~162 mc_interface:inst5|ready~44 ready } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.954 ns" { hb_mem:inst2|r_index[0][11] hb_mem:inst2|Equal1~155 hb_mem:inst2|Equal1~158 hb_mem:inst2|Equal1~162 mc_interface:inst5|ready~44 ready } { 0.000ns 1.464ns 1.334ns 0.335ns 0.373ns 1.734ns } { 0.000ns 0.332ns 0.459ns 0.332ns 0.087ns 2.504ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "read data\[0\] 11.136 ns Longest " "Info: Longest tpd from source pin \"read\" to destination pin \"data\[0\]\" is 11.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns read 1 PIN PIN_K15 19 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_K15; Fanout = 19; PIN Node = 'read'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 280 712 880 296 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.564 ns) + CELL(0.087 ns) 5.792 ns mc_interface:inst5\|data_out\[0\]~135 2 COMB LC_X21_Y20_N3 1 " "Info: 2: + IC(4.564 ns) + CELL(0.087 ns) = 5.792 ns; Loc. = LC_X21_Y20_N3; Fanout = 1; COMB Node = 'mc_interface:inst5\|data_out\[0\]~135'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.651 ns" { read mc_interface:inst5|data_out[0]~135 } "NODE_NAME" } } { "../mc_interface/mc_interface.v" "" { Text "K:/ece480/verilog/mc_interface/mc_interface.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.840 ns) + CELL(2.504 ns) 11.136 ns data\[0\] 3 PIN PIN_AB17 0 " "Info: 3: + IC(2.840 ns) + CELL(2.504 ns) = 11.136 ns; Loc. = PIN_AB17; Fanout = 0; PIN Node = 'data\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.344 ns" { mc_interface:inst5|data_out[0]~135 data[0] } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 264 1256 1432 280 "data\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.732 ns ( 33.51 % ) " "Info: Total cell delay = 3.732 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.404 ns ( 66.49 % ) " "Info: Total interconnect delay = 7.404 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.136 ns" { read mc_interface:inst5|data_out[0]~135 data[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.136 ns" { read read~out0 mc_interface:inst5|data_out[0]~135 data[0] } { 0.000ns 0.000ns 4.564ns 2.840ns } { 0.000ns 1.141ns 0.087ns 2.504ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|ram_block1a11~porta_datain_reg5 heartbeat\[6\] clock -2.192 ns memory " "Info: th for memory \"lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|ram_block1a11~porta_datain_reg5\" (data pin = \"heartbeat\[6\]\", clock pin = \"clock\") is -2.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.382 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 3.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 354 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 354; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 96 -400 -232 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.711 ns) 3.382 ns lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|ram_block1a11~porta_datain_reg5 2 MEM MRAM_X20_Y7 1 " "Info: 2: + IC(1.803 ns) + CELL(0.711 ns) = 3.382 ns; Loc. = MRAM_X20_Y7; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|ram_block1a11~porta_datain_reg5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.514 ns" { clock lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_p0l1.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_p0l1.tdf" 387 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 46.69 % ) " "Info: Total cell delay = 1.579 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 53.31 % ) " "Info: Total interconnect delay = 1.803 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.382 ns" { clock lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.382 ns" { clock clock~out0 lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } { 0.000ns 0.000ns 1.803ns } { 0.000ns 0.868ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.020 ns + " "Info: + Micro hold delay of destination is 0.020 ns" {  } { { "db/altsyncram_p0l1.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_p0l1.tdf" 387 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.594 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns heartbeat\[6\] 1 PIN PIN_AC17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_AC17; Fanout = 1; PIN Node = 'heartbeat\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { heartbeat[6] } "NODE_NAME" } } { "ECG.bdf" "" { Schematic "K:/ece480/verilog/final/ECG.bdf" { { 488 -312 -144 504 "heartbeat\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.268 ns) + CELL(0.306 ns) 5.594 ns lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|ram_block1a11~porta_datain_reg5 2 MEM MRAM_X20_Y7 1 " "Info: 2: + IC(4.268 ns) + CELL(0.306 ns) = 5.594 ns; Loc. = MRAM_X20_Y7; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst3\|altsyncram:altsyncram_component\|altsyncram_p0l1:auto_generated\|ram_block1a11~porta_datain_reg5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.574 ns" { heartbeat[6] lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_p0l1.tdf" "" { Text "K:/ece480/verilog/final/db/altsyncram_p0l1.tdf" 387 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 23.70 % ) " "Info: Total cell delay = 1.326 ns ( 23.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.268 ns ( 76.30 % ) " "Info: Total interconnect delay = 4.268 ns ( 76.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.594 ns" { heartbeat[6] lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.594 ns" { heartbeat[6] heartbeat[6]~out0 lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } { 0.000ns 0.000ns 4.268ns } { 0.000ns 1.020ns 0.306ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.382 ns" { clock lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.382 ns" { clock clock~out0 lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } { 0.000ns 0.000ns 1.803ns } { 0.000ns 0.868ns 0.711ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.594 ns" { heartbeat[6] lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.594 ns" { heartbeat[6] heartbeat[6]~out0 lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_p0l1:auto_generated|ram_block1a11~porta_datain_reg5 } { 0.000ns 0.000ns 4.268ns } { 0.000ns 1.020ns 0.306ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 04 11:54:27 2008 " "Info: Processing ended: Mon Feb 04 11:54:27 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
