#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005E5670 .scope module, "Exemplo0043" "Exemplo0043" 2 68;
 .timescale 0 0;
v0061EEC0_0 .net "clock", 0 0, v0061EDF0_0; 1 drivers
RS_00622C44 .resolv tri, v0061E940_0, v0061EA90_0, v0061EBC8_0, v0061ED10_0;
v0061EF28_0 .net8 "p1", 0 0, RS_00622C44; 4 drivers
v0061EFE8_0 .net "p2", 0 0, C4<z>; 0 drivers
v0061F040_0 .net "p3", 0 0, C4<z>; 0 drivers
v0061F0B0_0 .net "p4", 0 0, C4<z>; 0 drivers
S_0061ED68 .scope module, "clk" "clock" 2 70, 3 9, S_005E5670;
 .timescale 0 0;
v0061EDF0_0 .var "clk", 0 0;
S_0061EC20 .scope module, "pls1" "pulse1" 2 73, 2 13, S_005E5670;
 .timescale 0 0;
v0061ECA8_0 .alias "clock", 0 0, v0061EEC0_0;
v0061ED10_0 .var "signal", 0 0;
S_0061EAE8 .scope module, "pls2" "pulse2" 2 74, 2 29, S_005E5670;
 .timescale 0 0;
v0061EB70_0 .alias "clock", 0 0, v0061EEC0_0;
v0061EBC8_0 .var "signal", 0 0;
E_00620258 .event posedge, v005E4D40_0;
S_0061E9B0 .scope module, "pls3" "pulse3" 2 75, 2 41, S_005E5670;
 .timescale 0 0;
v0061EA38_0 .alias "clock", 0 0, v0061EEC0_0;
v0061EA90_0 .var "signal", 0 0;
S_005E4CB8 .scope module, "pls4" "pulse4" 2 76, 2 54, S_005E5670;
 .timescale 0 0;
v005E4D40_0 .alias "clock", 0 0, v0061EEC0_0;
v0061E940_0 .var "signal", 0 0;
E_005E62A8 .event negedge, v005E4D40_0;
    .scope S_0061ED68;
T_0 ;
    %set/v v0061EDF0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0061ED68;
T_1 ;
    %delay 12, 0;
    %load/v 8, v0061EDF0_0, 1;
    %inv 8, 1;
    %set/v v0061EDF0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0061EC20;
T_2 ;
    %wait E_00620258;
    %set/v v0061ED10_0, 1, 1;
    %delay 4, 0;
    %set/v v0061ED10_0, 0, 1;
    %delay 4, 0;
    %set/v v0061ED10_0, 1, 1;
    %delay 4, 0;
    %set/v v0061ED10_0, 0, 1;
    %delay 4, 0;
    %set/v v0061ED10_0, 1, 1;
    %delay 4, 0;
    %set/v v0061ED10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0061EAE8;
T_3 ;
    %wait E_00620258;
    %set/v v0061EBC8_0, 1, 1;
    %delay 5, 0;
    %set/v v0061EBC8_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0061E9B0;
T_4 ;
    %wait E_005E62A8;
    %set/v v0061EA90_0, 1, 1;
    %delay 15, 0;
    %set/v v0061EA90_0, 0, 1;
    %delay 15, 0;
    %set/v v0061EA90_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_005E4CB8;
T_5 ;
    %wait E_005E62A8;
    %set/v v0061E940_0, 1, 1;
    %delay 20, 0;
    %set/v v0061E940_0, 0, 1;
    %delay 20, 0;
    %set/v v0061E940_0, 1, 1;
    %delay 20, 0;
    %set/v v0061E940_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_005E5670;
T_6 ;
    %vpi_call 2 79 "$dumpfile", "Exemplo0043.vcd";
    %vpi_call 2 80 "$dumpvars", 2'sb01, v0061EEC0_0, v0061EF28_0, v0061EFE8_0, v0061F040_0, v0061F0B0_0;
    %delay 480, 0;
    %vpi_call 2 82 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Documents and Settings\DJONATAS\Desktop\arquitetura\440954\guia_06\Exemplo0043.v";
    "./clock.v";
