// Seed: 976667078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_5;
  assign id_5 = 1;
  wire id_6;
  ;
  assign id_5 = -1;
  localparam id_7 = 1;
  logic id_8;
  logic id_9;
  ;
  wire id_10 = id_6;
  assign id_10 = id_7;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
    , id_14,
    input supply0 id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11
    , id_15, id_16,
    input wor id_12
);
  wire id_17;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17
  );
endmodule
