#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x285c0d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x284fba0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x285d3d0 .functor NOT 1, L_0x2895300, C4<0>, C4<0>, C4<0>;
L_0x2895060 .functor XOR 1, L_0x2894f00, L_0x2894fc0, C4<0>, C4<0>;
L_0x28951f0 .functor XOR 1, L_0x2895060, L_0x2895120, C4<0>, C4<0>;
v0x2892e50_0 .net *"_ivl_10", 0 0, L_0x2895120;  1 drivers
v0x2892f50_0 .net *"_ivl_12", 0 0, L_0x28951f0;  1 drivers
v0x2893030_0 .net *"_ivl_2", 0 0, L_0x2894e60;  1 drivers
v0x28930f0_0 .net *"_ivl_4", 0 0, L_0x2894f00;  1 drivers
v0x28931d0_0 .net *"_ivl_6", 0 0, L_0x2894fc0;  1 drivers
v0x2893300_0 .net *"_ivl_8", 0 0, L_0x2895060;  1 drivers
v0x28933e0_0 .net "a", 0 0, v0x28912e0_0;  1 drivers
v0x2893480_0 .net "b", 0 0, v0x2891380_0;  1 drivers
v0x2893520_0 .net "c", 0 0, v0x2891420_0;  1 drivers
v0x28935c0_0 .var "clk", 0 0;
v0x2893660_0 .net "d", 0 0, v0x2891560_0;  1 drivers
v0x2893700_0 .net "q_dut", 0 0, L_0x2894a60;  1 drivers
v0x28937a0_0 .net "q_ref", 0 0, L_0x285d440;  1 drivers
v0x2893840_0 .var/2u "stats1", 159 0;
v0x28938e0_0 .var/2u "strobe", 0 0;
v0x2893980_0 .net "tb_match", 0 0, L_0x2895300;  1 drivers
v0x2893a40_0 .net "tb_mismatch", 0 0, L_0x285d3d0;  1 drivers
v0x2893c10_0 .net "wavedrom_enable", 0 0, v0x2891650_0;  1 drivers
v0x2893cb0_0 .net "wavedrom_title", 511 0, v0x28916f0_0;  1 drivers
L_0x2894e60 .concat [ 1 0 0 0], L_0x285d440;
L_0x2894f00 .concat [ 1 0 0 0], L_0x285d440;
L_0x2894fc0 .concat [ 1 0 0 0], L_0x2894a60;
L_0x2895120 .concat [ 1 0 0 0], L_0x285d440;
L_0x2895300 .cmp/eeq 1, L_0x2894e60, L_0x28951f0;
S_0x28678b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x284fba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2854660 .functor OR 1, v0x28912e0_0, v0x2891380_0, C4<0>, C4<0>;
L_0x2868330 .functor OR 1, v0x2891420_0, v0x2891560_0, C4<0>, C4<0>;
L_0x285d440 .functor AND 1, L_0x2854660, L_0x2868330, C4<1>, C4<1>;
v0x285d640_0 .net *"_ivl_0", 0 0, L_0x2854660;  1 drivers
v0x285d6e0_0 .net *"_ivl_2", 0 0, L_0x2868330;  1 drivers
v0x28547b0_0 .net "a", 0 0, v0x28912e0_0;  alias, 1 drivers
v0x2854850_0 .net "b", 0 0, v0x2891380_0;  alias, 1 drivers
v0x2890760_0 .net "c", 0 0, v0x2891420_0;  alias, 1 drivers
v0x2890870_0 .net "d", 0 0, v0x2891560_0;  alias, 1 drivers
v0x2890930_0 .net "q", 0 0, L_0x285d440;  alias, 1 drivers
S_0x2890a90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x284fba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28912e0_0 .var "a", 0 0;
v0x2891380_0 .var "b", 0 0;
v0x2891420_0 .var "c", 0 0;
v0x28914c0_0 .net "clk", 0 0, v0x28935c0_0;  1 drivers
v0x2891560_0 .var "d", 0 0;
v0x2891650_0 .var "wavedrom_enable", 0 0;
v0x28916f0_0 .var "wavedrom_title", 511 0;
E_0x28627e0/0 .event negedge, v0x28914c0_0;
E_0x28627e0/1 .event posedge, v0x28914c0_0;
E_0x28627e0 .event/or E_0x28627e0/0, E_0x28627e0/1;
E_0x2862a30 .event posedge, v0x28914c0_0;
E_0x284c9f0 .event negedge, v0x28914c0_0;
S_0x2890de0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2890a90;
 .timescale -12 -12;
v0x2890fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28910e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2890a90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2891850 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x284fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2893fe0 .functor NOT 1, v0x2891420_0, C4<0>, C4<0>, C4<0>;
L_0x2894070 .functor NOT 1, v0x2891560_0, C4<0>, C4<0>, C4<0>;
L_0x2894100 .functor AND 1, L_0x2893fe0, L_0x2894070, C4<1>, C4<1>;
L_0x2894170 .functor NOT 1, v0x2891380_0, C4<0>, C4<0>, C4<0>;
L_0x2894210 .functor AND 1, L_0x2894170, v0x2891420_0, C4<1>, C4<1>;
L_0x28942d0 .functor NOT 1, v0x2891560_0, C4<0>, C4<0>, C4<0>;
L_0x2894380 .functor AND 1, L_0x2894210, L_0x28942d0, C4<1>, C4<1>;
L_0x2894490 .functor NOT 1, v0x2891420_0, C4<0>, C4<0>, C4<0>;
L_0x2894550 .functor AND 1, v0x2891380_0, L_0x2894490, C4<1>, C4<1>;
L_0x2894610 .functor AND 1, L_0x2894550, v0x2891560_0, C4<1>, C4<1>;
L_0x2894730 .functor AND 1, v0x2891380_0, v0x2891420_0, C4<1>, C4<1>;
L_0x28948b0 .functor AND 1, L_0x2894730, v0x2891560_0, C4<1>, C4<1>;
L_0x2894ad0 .functor OR 1, L_0x2894100, L_0x2894380, C4<0>, C4<0>;
L_0x2894be0 .functor OR 1, L_0x2894ad0, L_0x2894610, C4<0>, C4<0>;
L_0x2894a60 .functor OR 1, L_0x2894be0, L_0x28948b0, C4<0>, C4<0>;
v0x2891b40_0 .net *"_ivl_0", 0 0, L_0x2893fe0;  1 drivers
v0x2891c20_0 .net *"_ivl_10", 0 0, L_0x28942d0;  1 drivers
v0x2891d00_0 .net *"_ivl_14", 0 0, L_0x2894490;  1 drivers
v0x2891df0_0 .net *"_ivl_16", 0 0, L_0x2894550;  1 drivers
v0x2891ed0_0 .net *"_ivl_2", 0 0, L_0x2894070;  1 drivers
v0x2892000_0 .net *"_ivl_20", 0 0, L_0x2894730;  1 drivers
v0x28920e0_0 .net *"_ivl_24", 0 0, L_0x2894ad0;  1 drivers
v0x28921c0_0 .net *"_ivl_26", 0 0, L_0x2894be0;  1 drivers
v0x28922a0_0 .net *"_ivl_6", 0 0, L_0x2894170;  1 drivers
v0x2892380_0 .net *"_ivl_8", 0 0, L_0x2894210;  1 drivers
v0x2892460_0 .net "a", 0 0, v0x28912e0_0;  alias, 1 drivers
v0x2892500_0 .net "and1", 0 0, L_0x2894100;  1 drivers
v0x28925c0_0 .net "and2", 0 0, L_0x2894380;  1 drivers
v0x2892680_0 .net "and3", 0 0, L_0x2894610;  1 drivers
v0x2892740_0 .net "and4", 0 0, L_0x28948b0;  1 drivers
v0x2892800_0 .net "b", 0 0, v0x2891380_0;  alias, 1 drivers
v0x28928f0_0 .net "c", 0 0, v0x2891420_0;  alias, 1 drivers
v0x28929e0_0 .net "d", 0 0, v0x2891560_0;  alias, 1 drivers
v0x2892ad0_0 .net "q", 0 0, L_0x2894a60;  alias, 1 drivers
S_0x2892c30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x284fba0;
 .timescale -12 -12;
E_0x2862580 .event anyedge, v0x28938e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28938e0_0;
    %nor/r;
    %assign/vec4 v0x28938e0_0, 0;
    %wait E_0x2862580;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2890a90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2891560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2891420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2891380_0, 0;
    %assign/vec4 v0x28912e0_0, 0;
    %wait E_0x284c9f0;
    %wait E_0x2862a30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2891560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2891420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2891380_0, 0;
    %assign/vec4 v0x28912e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28627e0;
    %load/vec4 v0x28912e0_0;
    %load/vec4 v0x2891380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2891420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2891560_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2891560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2891420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2891380_0, 0;
    %assign/vec4 v0x28912e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28910e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28627e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2891560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2891420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2891380_0, 0;
    %assign/vec4 v0x28912e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x284fba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28935c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28938e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x284fba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28935c0_0;
    %inv;
    %store/vec4 v0x28935c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x284fba0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28914c0_0, v0x2893a40_0, v0x28933e0_0, v0x2893480_0, v0x2893520_0, v0x2893660_0, v0x28937a0_0, v0x2893700_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x284fba0;
T_7 ;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2893840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x284fba0;
T_8 ;
    %wait E_0x28627e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2893840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2893840_0, 4, 32;
    %load/vec4 v0x2893980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2893840_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2893840_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2893840_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28937a0_0;
    %load/vec4 v0x28937a0_0;
    %load/vec4 v0x2893700_0;
    %xor;
    %load/vec4 v0x28937a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2893840_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2893840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2893840_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/circuit3/iter0/response0/top_module.sv";
